{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577379143961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577379143962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:52:23 2019 " "Processing started: Thu Dec 26 08:52:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577379143962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577379143962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577379143962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577379144220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379144260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379144260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "mux.sv" "" { Text "E:/altera/13.0sp1/CA5/mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379144262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379144262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smbs.sv 1 1 " "Found 1 design units, including 1 entities, in source file smbs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SMBSB " "Found entity 1: SMBSB" {  } { { "smbs.sv" "" { Text "E:/altera/13.0sp1/CA5/smbs.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379144263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379144263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.sv" "" { Text "E:/altera/13.0sp1/CA5/shiftreg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379144265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577379144265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ca5.bdf 1 1 " "Using design file ca5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CA5 " "Found entity 1: CA5" {  } { { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577379144293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1577379144293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA5 " "Elaborating entity \"CA5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577379144295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:inst5 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:inst5\"" {  } { { "ca5.bdf" "inst5" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 104 344 480 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577379144304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst6 " "Elaborating entity \"controller\" for hierarchy \"controller:inst6\"" {  } { { "ca5.bdf" "inst6" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 344 360 504 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577379144315 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataSize controller.sv(43) " "Verilog HDL Always Construct warning at controller.sv(43): variable \"dataSize\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577379144317 "|CA5|controller:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Count controller.sv(6) " "Verilog HDL Always Construct warning at controller.sv(6): inferring latch(es) for variable \"Count\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577379144318 "|CA5|controller:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataSize controller.sv(6) " "Verilog HDL Always Construct warning at controller.sv(6): inferring latch(es) for variable \"dataSize\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577379144318 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[0\] controller.sv(6) " "Inferred latch for \"dataSize\[0\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144320 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[1\] controller.sv(6) " "Inferred latch for \"dataSize\[1\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144320 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[2\] controller.sv(6) " "Inferred latch for \"dataSize\[2\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144320 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[3\] controller.sv(6) " "Inferred latch for \"dataSize\[3\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144320 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[4\] controller.sv(6) " "Inferred latch for \"dataSize\[4\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144320 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataSize\[5\] controller.sv(6) " "Inferred latch for \"dataSize\[5\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144321 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[0\] controller.sv(6) " "Inferred latch for \"Count\[0\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144321 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[1\] controller.sv(6) " "Inferred latch for \"Count\[1\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144321 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[2\] controller.sv(6) " "Inferred latch for \"Count\[2\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144321 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[3\] controller.sv(6) " "Inferred latch for \"Count\[3\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144322 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[4\] controller.sv(6) " "Inferred latch for \"Count\[4\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144322 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[5\] controller.sv(6) " "Inferred latch for \"Count\[5\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144322 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[6\] controller.sv(6) " "Inferred latch for \"Count\[6\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144322 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[7\] controller.sv(6) " "Inferred latch for \"Count\[7\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144322 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[8\] controller.sv(6) " "Inferred latch for \"Count\[8\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144323 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[9\] controller.sv(6) " "Inferred latch for \"Count\[9\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144323 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[10\] controller.sv(6) " "Inferred latch for \"Count\[10\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144323 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[11\] controller.sv(6) " "Inferred latch for \"Count\[11\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144323 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[12\] controller.sv(6) " "Inferred latch for \"Count\[12\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144323 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[13\] controller.sv(6) " "Inferred latch for \"Count\[13\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144324 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[14\] controller.sv(6) " "Inferred latch for \"Count\[14\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144324 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[15\] controller.sv(6) " "Inferred latch for \"Count\[15\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144324 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[16\] controller.sv(6) " "Inferred latch for \"Count\[16\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144324 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[17\] controller.sv(6) " "Inferred latch for \"Count\[17\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144324 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[18\] controller.sv(6) " "Inferred latch for \"Count\[18\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144325 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[19\] controller.sv(6) " "Inferred latch for \"Count\[19\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144325 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[20\] controller.sv(6) " "Inferred latch for \"Count\[20\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144325 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[21\] controller.sv(6) " "Inferred latch for \"Count\[21\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144325 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[22\] controller.sv(6) " "Inferred latch for \"Count\[22\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144325 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[23\] controller.sv(6) " "Inferred latch for \"Count\[23\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144325 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[24\] controller.sv(6) " "Inferred latch for \"Count\[24\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144326 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[25\] controller.sv(6) " "Inferred latch for \"Count\[25\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144326 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[26\] controller.sv(6) " "Inferred latch for \"Count\[26\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144326 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[27\] controller.sv(6) " "Inferred latch for \"Count\[27\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144326 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[28\] controller.sv(6) " "Inferred latch for \"Count\[28\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144327 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[29\] controller.sv(6) " "Inferred latch for \"Count\[29\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144327 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[30\] controller.sv(6) " "Inferred latch for \"Count\[30\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144327 "|CA5|controller:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[31\] controller.sv(6) " "Inferred latch for \"Count\[31\]\" at controller.sv(6)" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577379144327 "|CA5|controller:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:inst " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:inst\"" {  } { { "ca5.bdf" "inst" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 344 744 912 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577379144354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1577379145019 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577379145175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577379145319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577379145319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577379145624 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577379145624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577379145624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577379145624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577379145646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:52:25 2019 " "Processing ended: Thu Dec 26 08:52:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577379145646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577379145646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577379145646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577379145646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577379146763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577379146764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:52:26 2019 " "Processing started: Thu Dec 26 08:52:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577379146764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577379146764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CA5 -c CA5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577379146764 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1577379146844 ""}
{ "Info" "0" "" "Project  = CA5" {  } {  } 0 0 "Project  = CA5" 0 0 "Fitter" 0 0 1577379146845 ""}
{ "Info" "0" "" "Revision = CA5" {  } {  } 0 0 "Revision = CA5" 0 0 "Fitter" 0 0 1577379146845 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1577379146955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CA5 EP4CGX15BF14A7 " "Selected device EP4CGX15BF14A7 for design \"CA5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577379146960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577379147007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577379147008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1577379147008 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577379147511 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577379147522 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14C7 " "Device EP4CGX15BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577379147802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX15BF14I7 " "Device EP4CGX15BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577379147802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C7 " "Device EP4CGX30BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577379147802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14I7 " "Device EP4CGX30BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577379147802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C7 " "Device EP4CGX22BF14C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577379147802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14I7 " "Device EP4CGX22BF14I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1577379147802 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1577379147802 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577379147804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577379147804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577379147804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577379147804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1577379147804 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1577379147804 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577379147806 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w " "Pin w not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 128 480 656 144 "w" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "srOut\[5\] " "Pin srOut\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { srOut[5] } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 368 952 1128 384 "srOut" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "srOut\[4\] " "Pin srOut\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { srOut[4] } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 368 952 1128 384 "srOut" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "srOut\[3\] " "Pin srOut\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { srOut[3] } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 368 952 1128 384 "srOut" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "srOut\[2\] " "Pin srOut\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { srOut[2] } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 368 952 1128 384 "srOut" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "srOut\[1\] " "Pin srOut\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { srOut[1] } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 368 952 1128 384 "srOut" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "srOut\[0\] " "Pin srOut\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { srOut[0] } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 368 952 1128 384 "srOut" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { srOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "serIn " "Pin serIn not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { serIn } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 264 32 200 280 "serIn" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serIn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero " "Pin Zero not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Zero } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 128 104 272 144 "Zero" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 384 8 176 400 "CLK" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 544 32 200 560 "RST" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1577379148110 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1577379148110 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1577379148385 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CA5.sdc " "Synopsys Design Constraints File file not found: 'CA5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1577379148386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1577379148386 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1577379148389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577379148389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1577379148390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577379148412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst6\|ps.100 " "Destination node controller:inst6\|ps.100" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 3 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst6|ps.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577379148412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:inst6\|ps.010 " "Destination node controller:inst6\|ps.010" {  } { { "controller.sv" "" { Text "E:/altera/13.0sp1/CA5/controller.sv" 3 -1 0 } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst6|ps.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1577379148412 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1577379148412 ""}  } { { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 384 8 176 400 "CLK" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577379148412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node RST~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1577379148413 ""}  } { { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 544 32 200 560 "RST" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1577379148413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577379148816 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577379148816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1577379148816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577379148817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577379148817 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577379148818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577379148832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1577379148832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577379148832 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 2 7 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 2 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1577379148834 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1577379148834 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1577379148834 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1577379148835 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1577379148835 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1577379148835 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577379148846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577379149966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577379150056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577379150070 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577379150748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577379150748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577379151914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1577379152677 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577379152677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577379154178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1577379154180 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577379154180 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1577379154227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577379154356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577379154564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577379154657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577379155441 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577379155847 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V J7 " "Pin CLK uses I/O standard 2.5 V at J7" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 384 8 176 400 "CLK" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1577379156133 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 2.5 V J6 " "Pin RST uses I/O standard 2.5 V at J6" {  } { { "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RST } } } { "ca5.bdf" "" { Schematic "E:/altera/13.0sp1/CA5/ca5.bdf" { { 544 32 200 560 "RST" "" } } } } { "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/13.0sp1/CA5/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1577379156133 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1577379156133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/13.0sp1/CA5/output_files/CA5.fit.smsg " "Generated suppressed messages file E:/altera/13.0sp1/CA5/output_files/CA5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577379156208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577379156756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:52:36 2019 " "Processing ended: Thu Dec 26 08:52:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577379156756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577379156756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577379156756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577379156756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577379158039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577379158039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:52:37 2019 " "Processing started: Thu Dec 26 08:52:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577379158039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577379158039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CA5 -c CA5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577379158040 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1577379158764 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577379158786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577379159146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:52:39 2019 " "Processing ended: Thu Dec 26 08:52:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577379159146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577379159146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577379159146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577379159146 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577379159950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577379160461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577379160461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:52:40 2019 " "Processing started: Thu Dec 26 08:52:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577379160461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577379160461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CA5 -c CA5 " "Command: quartus_sta CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577379160461 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1577379160539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577379160641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577379160641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577379160690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1577379160690 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "38 " "TimeQuest Timing Analyzer is analyzing 38 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1577379160896 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CA5.sdc " "Synopsys Design Constraints File file not found: 'CA5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1577379161033 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1577379161033 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst6\|Count\[0\] controller:inst6\|Count\[0\] " "create_clock -period 1.000 -name controller:inst6\|Count\[0\] controller:inst6\|Count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161034 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161034 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controller:inst6\|ps.000 controller:inst6\|ps.000 " "create_clock -period 1.000 -name controller:inst6\|ps.000 controller:inst6\|ps.000" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161034 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161034 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1577379161126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161127 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1577379161128 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1577379161135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577379161167 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577379161167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.723 " "Worst-case setup slack is -5.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.723      -151.665 controller:inst6\|ps.000  " "   -5.723      -151.665 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.309        -5.965 CLK  " "   -1.309        -5.965 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379161170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.432 " "Worst-case hold slack is -0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -1.016 CLK  " "   -0.432        -1.016 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372         0.000 controller:inst6\|ps.000  " "    1.372         0.000 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379161174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577379161178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577379161180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.427 CLK  " "   -3.000       -23.427 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 controller:inst6\|ps.000  " "    0.407         0.000 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 controller:inst6\|Count\[0\]  " "    0.452         0.000 controller:inst6\|Count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379161184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379161184 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1577379161280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1577379161313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1577379162009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577379162109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577379162109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.819 " "Worst-case setup slack is -4.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.819      -127.481 controller:inst6\|ps.000  " "   -4.819      -127.481 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.104        -4.683 CLK  " "   -1.104        -4.683 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379162113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.581 " "Worst-case hold slack is -0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581        -1.290 CLK  " "   -0.581        -1.290 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068         0.000 controller:inst6\|ps.000  " "    1.068         0.000 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379162120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577379162127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577379162132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.500 CLK  " "   -3.000       -19.500 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277         0.000 controller:inst6\|Count\[0\]  " "    0.277         0.000 controller:inst6\|Count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425         0.000 controller:inst6\|ps.000  " "    0.425         0.000 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379162139 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1577379162266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1577379162546 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1577379162546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.131 " "Worst-case setup slack is -2.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131       -54.173 controller:inst6\|ps.000  " "   -2.131       -54.173 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022        -0.022 CLK  " "   -0.022        -0.022 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379162595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.616 " "Worst-case hold slack is -0.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616        -2.197 CLK  " "   -0.616        -2.197 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617         0.000 controller:inst6\|ps.000  " "    0.617         0.000 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379162603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577379162610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1577379162617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -14.606 CLK  " "   -3.000       -14.606 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 controller:inst6\|Count\[0\]  " "    0.388         0.000 controller:inst6\|Count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 controller:inst6\|ps.000  " "    0.396         0.000 controller:inst6\|ps.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1577379162624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1577379162624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577379163255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1577379163255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577379163363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:52:43 2019 " "Processing ended: Thu Dec 26 08:52:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577379163363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577379163363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577379163363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577379163363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577379164605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577379164606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 08:52:44 2019 " "Processing started: Thu Dec 26 08:52:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577379164606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577379164606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CA5 -c CA5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CA5 -c CA5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577379164606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_125c_slow.vo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_125c_slow.vo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_-40c_slow.vo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_-40c_slow.vo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_min_1200mv_-40c_fast.vo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5_min_1200mv_-40c_fast.vo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5.vo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5.vo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_125c_v_slow.sdo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_125c_v_slow.sdo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165223 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_7_1200mv_-40c_v_slow.sdo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5_7_1200mv_-40c_v_slow.sdo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_min_1200mv_-40c_v_fast.sdo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5_min_1200mv_-40c_v_fast.sdo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CA5_v.sdo E:/altera/13.0sp1/CA5/simulation/modelsim/ simulation " "Generated file CA5_v.sdo in folder \"E:/altera/13.0sp1/CA5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1577379165362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577379165404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 08:52:45 2019 " "Processing ended: Thu Dec 26 08:52:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577379165404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577379165404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577379165404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577379165404 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus II Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577379166049 ""}
