/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* BUSY */
.set BUSY__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set BUSY__0__MASK, 0x04
.set BUSY__0__PC, CYREG_PRT3_PC2
.set BUSY__0__PORT, 3
.set BUSY__0__SHIFT, 2
.set BUSY__AG, CYREG_PRT3_AG
.set BUSY__AMUX, CYREG_PRT3_AMUX
.set BUSY__BIE, CYREG_PRT3_BIE
.set BUSY__BIT_MASK, CYREG_PRT3_BIT_MASK
.set BUSY__BYP, CYREG_PRT3_BYP
.set BUSY__CTL, CYREG_PRT3_CTL
.set BUSY__DM0, CYREG_PRT3_DM0
.set BUSY__DM1, CYREG_PRT3_DM1
.set BUSY__DM2, CYREG_PRT3_DM2
.set BUSY__DR, CYREG_PRT3_DR
.set BUSY__INP_DIS, CYREG_PRT3_INP_DIS
.set BUSY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set BUSY__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set BUSY__LCD_EN, CYREG_PRT3_LCD_EN
.set BUSY__MASK, 0x04
.set BUSY__PORT, 3
.set BUSY__PRT, CYREG_PRT3_PRT
.set BUSY__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set BUSY__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set BUSY__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set BUSY__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set BUSY__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set BUSY__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set BUSY__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set BUSY__PS, CYREG_PRT3_PS
.set BUSY__SHIFT, 2
.set BUSY__SLW, CYREG_PRT3_SLW

/* CLOCK1 */
.set CLOCK1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CLOCK1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CLOCK1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CLOCK1__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK1__INDEX, 0x00
.set CLOCK1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK1__PM_ACT_MSK, 0x01
.set CLOCK1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK1__PM_STBY_MSK, 0x01

/* CLOCK2 */
.set CLOCK2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CLOCK2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CLOCK2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CLOCK2__CFG2_SRC_SEL_MASK, 0x07
.set CLOCK2__INDEX, 0x01
.set CLOCK2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CLOCK2__PM_ACT_MSK, 0x02
.set CLOCK2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CLOCK2__PM_STBY_MSK, 0x02

/* COLLISION */
.set COLLISION__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set COLLISION__0__MASK, 0x01
.set COLLISION__0__PC, CYREG_PRT3_PC0
.set COLLISION__0__PORT, 3
.set COLLISION__0__SHIFT, 0
.set COLLISION__AG, CYREG_PRT3_AG
.set COLLISION__AMUX, CYREG_PRT3_AMUX
.set COLLISION__BIE, CYREG_PRT3_BIE
.set COLLISION__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COLLISION__BYP, CYREG_PRT3_BYP
.set COLLISION__CTL, CYREG_PRT3_CTL
.set COLLISION__DM0, CYREG_PRT3_DM0
.set COLLISION__DM1, CYREG_PRT3_DM1
.set COLLISION__DM2, CYREG_PRT3_DM2
.set COLLISION__DR, CYREG_PRT3_DR
.set COLLISION__INP_DIS, CYREG_PRT3_INP_DIS
.set COLLISION__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COLLISION__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COLLISION__LCD_EN, CYREG_PRT3_LCD_EN
.set COLLISION__MASK, 0x01
.set COLLISION__PORT, 3
.set COLLISION__PRT, CYREG_PRT3_PRT
.set COLLISION__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COLLISION__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COLLISION__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COLLISION__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COLLISION__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COLLISION__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COLLISION__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COLLISION__PS, CYREG_PRT3_PS
.set COLLISION__SHIFT, 0
.set COLLISION__SLW, CYREG_PRT3_SLW

/* FallingEdgeISR */
.set FallingEdgeISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set FallingEdgeISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set FallingEdgeISR__INTC_MASK, 0x01
.set FallingEdgeISR__INTC_NUMBER, 0
.set FallingEdgeISR__INTC_PRIOR_NUM, 7
.set FallingEdgeISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set FallingEdgeISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set FallingEdgeISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* IDLE */
.set IDLE__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set IDLE__0__MASK, 0x02
.set IDLE__0__PC, CYREG_PRT3_PC1
.set IDLE__0__PORT, 3
.set IDLE__0__SHIFT, 1
.set IDLE__AG, CYREG_PRT3_AG
.set IDLE__AMUX, CYREG_PRT3_AMUX
.set IDLE__BIE, CYREG_PRT3_BIE
.set IDLE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set IDLE__BYP, CYREG_PRT3_BYP
.set IDLE__CTL, CYREG_PRT3_CTL
.set IDLE__DM0, CYREG_PRT3_DM0
.set IDLE__DM1, CYREG_PRT3_DM1
.set IDLE__DM2, CYREG_PRT3_DM2
.set IDLE__DR, CYREG_PRT3_DR
.set IDLE__INP_DIS, CYREG_PRT3_INP_DIS
.set IDLE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set IDLE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set IDLE__LCD_EN, CYREG_PRT3_LCD_EN
.set IDLE__MASK, 0x02
.set IDLE__PORT, 3
.set IDLE__PRT, CYREG_PRT3_PRT
.set IDLE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set IDLE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set IDLE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set IDLE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set IDLE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set IDLE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set IDLE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set IDLE__PS, CYREG_PRT3_PS
.set IDLE__SHIFT, 1
.set IDLE__SLW, CYREG_PRT3_SLW

/* RisingEdgeISR */
.set RisingEdgeISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RisingEdgeISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RisingEdgeISR__INTC_MASK, 0x02
.set RisingEdgeISR__INTC_NUMBER, 1
.set RisingEdgeISR__INTC_PRIOR_NUM, 7
.set RisingEdgeISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set RisingEdgeISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RisingEdgeISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Rx__0__MASK, 0x80
.set Rx__0__PC, CYREG_PRT3_PC7
.set Rx__0__PORT, 3
.set Rx__0__SHIFT, 7
.set Rx__AG, CYREG_PRT3_AG
.set Rx__AMUX, CYREG_PRT3_AMUX
.set Rx__BIE, CYREG_PRT3_BIE
.set Rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx__BYP, CYREG_PRT3_BYP
.set Rx__CTL, CYREG_PRT3_CTL
.set Rx__DM0, CYREG_PRT3_DM0
.set Rx__DM1, CYREG_PRT3_DM1
.set Rx__DM2, CYREG_PRT3_DM2
.set Rx__DR, CYREG_PRT3_DR
.set Rx__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx__MASK, 0x80
.set Rx__PORT, 3
.set Rx__PRT, CYREG_PRT3_PRT
.set Rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx__PS, CYREG_PRT3_PS
.set Rx__SHIFT, 7
.set Rx__SLW, CYREG_PRT3_SLW

/* TIMER1 */
.set TIMER1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set TIMER1_TimerUDB_rstSts_stsreg__0__POS, 0
.set TIMER1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set TIMER1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set TIMER1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set TIMER1_TimerUDB_rstSts_stsreg__2__POS, 2
.set TIMER1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set TIMER1_TimerUDB_rstSts_stsreg__3__POS, 3
.set TIMER1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set TIMER1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set TIMER1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TIMER1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TIMER1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set TIMER1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set TIMER1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set TIMER1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set TIMER1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set TIMER1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set TIMER1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set TIMER1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set TIMER1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set TIMER1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set TIMER1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set TIMER1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set TIMER1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set TIMER1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set TIMER1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set TIMER1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set TIMER1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set TIMER1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set TIMER1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set TIMER1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set TIMER1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set TIMER1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set TIMER1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set TIMER1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set TIMER1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set TIMER1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* TimerISR */
.set TimerISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TimerISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TimerISR__INTC_MASK, 0x04
.set TimerISR__INTC_NUMBER, 2
.set TimerISR__INTC_PRIOR_NUM, 7
.set TimerISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set TimerISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TimerISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
