`timescale 1ns / 1ps
module sensor_array(
    input clk,
    input rstn,
    input pio1,
    input pio2,
    output led0_r,
    output led0_g,
    output state
);

reg led_r, led_g;
reg state1 = 0;
always @(posedge clk) begin
    if(pio1 == 1 && state == 0) begin
        led_r = 1;
        led_g = 0;
        state1 = 0; end
    else begin
        led_r = 0;
        led_g = 1; 
        state1 = 1; end
    if(pio2 == 0 && state == 1)begin
        led_r = 0;
        led_g = 1;
        state1 = 0;end
    if(!rstn) begin
        state1 = 0;end
end
assign led0_r = led_r;
assign led0_g = led_g;
assign state = state1;

endmodule;
