// Seed: 786293576
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply0 id_5
);
  supply1 id_7;
  assign id_5 = 1'd0;
  assign id_1 = 1;
  supply1 id_8;
  assign id_8 = {1{id_2}};
  assign id_7 = 1;
  id_9(
      id_9
  );
  assign module_1.type_4 = 0;
  assign id_7 = 1;
  assign id_4 = id_8;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri1 id_5
    , id_18,
    output supply1 id_6,
    input wire id_7
    , id_19,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    input tri id_11,
    output tri0 id_12,
    inout tri0 id_13,
    output tri0 id_14,
    output wire id_15,
    input supply1 id_16
);
  wor  id_20;
  wire id_21;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_7,
      id_5,
      id_2,
      id_8
  );
  assign id_15 = id_20;
endmodule
