[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPL0102-100RUCR production of TEXAS INSTRUMENTS from the text:I2C INTERFACEVOLATILE\nREGISTERS\nNON-VOLATILE\nREGISTERSA0 A1 A2 HA\nLAHB\nLBWA\nWBVDD VSS\nGNDSDASCL\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nTPL0102 Two256-Taps Digital Potentiometers WithNon-Volatile Memory\n11Features\n1•Two Potentiometers with 256-Position Resolution\n•Non-volatile Memory Stores Wiper Settings\n•100kΩEnd-to-End Resistance (TPL0102-100)\n•Fast Power-up Response Time toWiper Setting:\n<100µs\n•±0.5LSB INL, ±0.25 LSB DNL (Voltage-Divider\nMode)\n•4ppm/ °CRatiometric Temperature Coefficient\n•I2C-compatible Serial Interface\n•2.7Vto5.5VSingle-Supply Operation\n•±2.25 Vto±2.75 VDual-Supply Operation\n•Operating Temperature Range from –40°Cto\n85°C\n•Shutdown Mode\n•ESD Performance Tested PerJESD 22\n–2000-V Human Body Model (A114-B, Class II)\n–1000-V Charged-Device Model (C101)\n2Applications\n•Adjustable Gain Amplifiers andOffset Trimming\n•Adjustable Power Supplies\n•Precision Calibration ofSetPoint Thresholds\n•Sensor Trimming andCalibration\n•Mechanical Potentiometer Replacement3Description\nThe TPL0102 has two linear-taper digital\npotentiometers (DPOTs) with 256 wiper positions.\nEach potentiometer can beused asathree-terminal\npotentiometer orasatwo-terminal rheostat. The\nTPL0102-100 has anend-to-end resistance of100\nkΩ.\nThe TPL0102 has non-volatile memory (EEPROM)\nwhich canbeused tostore thewiper position. This is\nbeneficial because thewiper position isstored even\nduring power-off and isautomatically reinstated after\npower-on. The internal registers oftheTPL0102 can\nbeaccessed using theI2Cinterface.\nThe TPL0102 isavailable ina14-pin MicroQFN and\n14-pin TSSOP package with aspecified temperature\nrange of–40°Cto85°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPL0102X2QFN (14) 2.00 mm×2.00 mm\nTSSOP (14) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Schematic\n2TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ..................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Operating Characteristics .......................................... 6\n6.7 Timing Requirements ................................................ 7\n6.8 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 12\n7.4 Device Functional Modes ........................................ 137.5 Programming with I2C............................................. 20\n7.6 Register Maps ........................................................ 25\n8Application andImplementation ........................ 28\n8.1 Application Information ............................................ 28\n8.2 Typical Applications ............................................... 28\n9Power Supply Recommendations ...................... 34\n9.1 Power Sequence ..................................................... 34\n9.2 Wiper Position Upon Power Up.............................. 34\n9.3 Dual-Supply vsSingle-Supply ................................. 34\n10Layout ................................................................... 35\n10.1 Layout Guidelines ................................................. 35\n10.2 Layout Example .................................................... 35\n11Device andDocumentation Support ................. 36\n11.1 Community Resources .......................................... 36\n11.2 Trademarks ........................................................... 36\n11.3 Electrostatic Discharge Caution ............................ 36\n11.4 Glossary ................................................................ 36\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 36\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(August 2011) toRevision C Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nChanges from Revision A(March 2011) toRevision B Page\n•Added Recommended Operating Conditions table. ............................................................................................................... 4\nHA\nLA\nWA\nHB\nLB\nWB\nA2VDD\nA0\nA1\nGND\nSCL\nSDA\nVSS1\n2\n3\n4\n5\n6\n714\n13\n12\n11\n10\n9\n8\n1\n2\n3\n4\n5 6 7 8910111213 14HA\nLA\nWA\nHB\nLB\nWB A2VDD A0\nA1\nGND\nSCL\nSDA\nVSS\n3TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated5PinConfiguration andFunctions\nRUC Package\n14-Pin MicroQFN\nTopView\nPWPackage\n14-Pin TSSOP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nHA 1 I/O High terminal ofpotentiometer A\nLA 2 I/O Low terminal ofpotentiometer A\nWA 3 I/O Wiper terminal ofpotentiometer A\nHB 4 I/O High terminal ofpotentiometer B\nLB 5 I/O Low terminal ofpotentiometer B\nWB 6 I/O Wiper terminal ofpotentiometer B\nA2 7 I I2Caddress bit2\nVSS 8 –Negative power supply pin(Dual-Supply Operation) ortiedtoGND (Single-Supply\nOperation)\nSDA 9 I/O I2Cdata I/O\nSCL 10 I I2Cclock Input\nGND 11 – Ground\nA1 12 I I2Caddress bit1\nA0 13 I I2Caddress bit0\nVDD 14 – Positive power supply pin\n4TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated(1) Stresses above these ratings may cause permanent damage. Exposure toabsolute maximum conditions forextended periods may\ndegrade device reliability. These arestress ratings only, andfunctional operation ofthedevice atthese oranyother conditions beyond\nthose specified isnotimplied.\n(2) The algebraic convention, whereby themost negative value isaminimum andthemost positive value isamaximum.\n(3) Allvoltages arewith respect toground, unless otherwise specified.6Specifications\n6.1 Absolute Maximum Ratings(1)(2)(3)\nMIN MAX UNIT\nVDDtoGND\nSupply voltage–0.3 7 V\nVSStoGND –7 0.3 V\nVDDtoVSS 7 V\nVH,VL,VW Voltage atresistor terminals VSS–0.3 VDD+0.3 V\nVI Digital input voltage –0.3 VDD+0.3 V\nIH,IL,IWPulse current ±20 mA\nContinuous current ±2 mA\nTstg Storage temperature -65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1000\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVDDSingle supply operation (VSS=0V) 2.7 5.5\nV\nDual supply operation (VSS=–VDD) 2.25 2.75\nVH,VL Terminal voltage range VSS VDD V\nVIH Digital input voltage high (SCL, SDA, A0,A1,A2) 0.7×VDD 5.5 V\nVIL Digital input voltage low(SCL, SDA, A0,A1,A2) 0 0.3×VDD V\nIW Wiper current ±2 mA\nTA Ambient temperature –40 85 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)TPL0102\nUNIT PW(TSSOP) RUC (X2QFN)\n14PINS 14PINS\nRθJA Junction-to-ambient thermal resistance 112.9 119.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 39.9 51.3 °C/W\nRθJB Junction-to-board thermal resistance 55.9 59.0 °C/W\nψJT Junction-to-top characterization parameter 3.5 1.2 °C/W\nψJB Junction-to-board characterization parameter 55.2 59.0 °C/W\nH\nLWRTOTAL\nCLCH\nCW\nki\nii V 0 for k i\niIYV/c61 /c185 /c61\n5TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated(1) Terminal andWiper Capacitance extracted from selfadmittance ofthree port network measurement\n(2) Digital Potentiometer Macromodel\n(3) LSB =(VMEAS[code 255]–VMEAS[code 0])/255\n(4) INL=((VMEAS[code x]–VMEAS[code 0])/LSB) -[code x]\n(5) DNL =((VMEAS[code x]–VMEAS[code x-1])/LSB) –1\n(6) IDEAL_LSB =(VH-VL)/256\n(7) ZSERROR =VMEAS[code 0]/IDEAL_LSB\n(8) FSERROR =[(VMEAS[code 255]–(VH-VL))/IDEAL_LSB] +1\n(9) MATCH VDM=(VMEAS_A[code x]–VMEAS_B[code x])/IDEAL_LSB6.5 Electrical Characteristics\nVDD=2.7Vto5.5V,VSS=0V,VH=VDD,VL=GND, TA=–40°Cto85°C(unless otherwise noted). Typical values areat\nVDD=5V,TA=25°C(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nRTOTEnd-to-End resistance\n(Between HandL\nTerminals)80 100 120 kΩ\nRH,RL Terminal resistance 60 200 Ω\nRW Wiper resistance 25 100 Ω\nCH,CL(1)(2)Terminal capacitance 22 pF\nCW(1)(2)Wiper capacitance 16 pF\nILKGTerminal leakage\ncurrentVH=VSStoVDD,VL=Floating\nOR\nVL=VSStoVDD,VH=Floating0.1 1 µA\nTCRResistance temperature\ncoefficientInput Code =0x80h 92 ppm/ °C\nRTOT,MATCHChannel-to-channel\nresistance match0.1 %\nVoltage Divider Mode\nINL(3)(4)Integral non-linearity –0.5 0.5 LSB\nDNL(3)(5)Differential non-linearity –0.25 0.25 LSB\nZSERROR(6)(7)Zero-scale error 0 0.1 2 LSB\nFSERROR(6)(8)Full-scale error –2 –0.1 0 LSB\nMATCH VDM(6)(9) Channel-to-Channel\nmatchingWiper atthesame tapposition, same voltage atall\nHandsame voltage atallLterminals–2 2 LSB\nTCVDMRatiometric\ntemperature coefficientWiper setatmid-scale 4 ppm/ °C\nBW BandwidthWiper setatmid-scale\nCLOAD =10pF229 kHz\ntSW Wiper setting time 3.6 µs\nTHDTotal harmonic\ndistortionVH=1VRMSat1kHz,\nVL=(VDD–VSS)/2,\nMeasurement atpinW0.03 %\nXTALK Cross talkfH=1kHz,\nVL=GND,\nMeasurement atpinW–82 dB\n6TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVDD=2.7Vto5.5V,VSS=0V,VH=VDD,VL=GND, TA=–40°Cto85°C(unless otherwise noted). Typical values areat\nVDD=5V,TA=25°C(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(10) RLSB =(RMEAS[code 255]–RMEAS[code 0])/255\n(11) RINL =((RMEAS[code x]–RMEAS[code 0])/RLSB) -[code x]\n(12) RDNL =((RMEAS[code x]–RMEAS[code x-1])/RLSB )–1\n(13) IDEAL_RLSB =RTOT/256\n(14) OFFSET RM=RMEAS[code 0]/IDEAL_RLSB\n(15) MATCH RM=(RMEAS_A[code x]–RMEAS_B[code x])/IDEAL_RLSBRHEOSTAT MODE (Measurements between WandLwith Hnotconnected, orbetween WandHwith Lnotconnected)\nRINL(10)(11)Integral non-linearity –1 1 LSB\nRDNL(10)(12)Differential non-linearity –0.5 0.5 LSB\nOFFSET RM(13)(14)Offset 0 0.2 2 LSB\nMATCH RM(13)(15) Channel-to-Channel\nmatching–2 2 LSB\nBW BandwidthCode =0x00h,\nLFloating,\nInput applied toW,Measure atH,CLOAD =10pF54 kHz\n6.6 Operating Characteristics\nVDD=2.7Vto5.5V,VSS=0V,VH=VDD,VL=GND, TA=–40°Cto85°C(unless otherwise noted). Typical values areat\nVDD=5V,TA=25°C(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIDD(STBY) VDDstandby currentVDD=2.75 V,VSS=–2.75,\nI2Cinterface instandby mode0.2 1 µA\nISS(STBY) VSSstandby currentVDD=2.75 V,VSS=–2.75,\nI2Cinterface instandby mode–1 –0.2 µA\nIDD(SHUTDOWN) VDDshutdown currentVDD=2.75 V,VSS=–2.75,\nI2Cinterface instandby mode0.2 1 µA\nISS(SHUTDOWN) VSSshutdown currentVDD=2.75 V,VSS=–2.75,\nI2Cinterface instandby mode–1 –0.2 µA\nIDDVDDcurrent during non-volatile\nwriteVDD=2.75 V,VSS=–2.75200 µA\nISSVSScurrent during non-volatile\nwriteVDD=2.75 V,VSS=–2.75–200 µA\nILKG(DIG)Digital pins leakage current\n(A0, A1,A2,SDA, andSCL)–1 1 µA\nVPOR Power-on recall voltageMinimum VDDatwhich memory\nrecall occurs23 V\nEEPROM Specification\nEEPROM endurance 100000 Cycles\nEEPROM retention TA=85°C 100 Years\ntWC Non-volatile write cycle time 20 ms\nWiper Timing Characteristics\nt(WRT) Wiper response time SCL falling edge oflastbitof\nwiper data byte towiper new\nposition600 ns\nt(SR) Wiper position recall time from\nshut-down modeSCL falling edge oflastbitofACR\ndata byte towiper stored position\nandHconnection800 ns\nt(D) Power-up delay VDDabove VPOR,towiper initial\nvalue register recall completed,\nandI2Cinterface instandby mode35 100 µs\nC(PIN) Pincapacitance A0,A1,A2,SDA, SCL pins 7 pF\n7TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedOperating Characteristics (continued)\nVDD=2.7Vto5.5V,VSS=0V,VH=VDD,VL=GND, TA=–40°Cto85°C(unless otherwise noted). Typical values areat\nVDD=5V,TA=25°C(unless otherwise noted).\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nI2CInterface Specifications\nVIH Input high voltage 0.7xVDD 5.5 V\nVIL Input lowvoltage 0 0.3xVDD V\nVOL Output lowvoltage SDA pin,IOL=4mA 0.4 V\nCIN Pincapacitance A0,A1,A2,SDA, SCL pins 7 pF\n(1) Cb=total capacitance ofonebuslineinpF6.7 Timing Requirements\nVDD=2.7Vto5.5V,VSS=0V,VH=VDD,VL=GND, TA=–40°Cto85°C(unless otherwise noted). Typical values areatVDD\n=5V,TA=25°C(unless otherwise noted).\nSTANDARD\nMODE I2CBUSFAST\nMODE I2CBUS UNIT\nMIN MAX MIN MAX\nI2CInterface Timing Requirements\nfSCL I2Cclock frequency 0 100 0 400 kHz\ntSCH I2Cclock high time 4 0.6 µs\ntSCL I2Cclock lowtime 4.7 1.3 µs\ntsp I2Cspike time 0 50 0 50 ns\ntSDS I2Cserial data setup time 250 100 ns\ntSDH I2Cserial data hold time 0 0 ns\ntICR I2Cinput risetime 1000 20+0.1C b(1)300 ns\ntICF I2Cinput falltime 300 20+0.1C b(1)300 ns\ntICF I2Coutput falltime, 10pFto400pFbus 300 20+0.1C b(1)300 ns\ntBUF I2Cbusfree time between stop andstart 4.7 1.3 µs\ntSTS I2Cstart orrepeater start condition setup time 4.7 1.3 µs\ntSTH I2Cstart orrepeater start condition hold time 4 0.6 µs\ntSPS I2Cstop condition setup time 4 0.6 µs\ntVD(DATA) Valid data time, SCL lowtoSDA output valid 1 1µs\n3tVD(ACK) Valid data time ofACK condition, ACK signal from SCL\nlowtoSDA (out) low1 1µs\n-0.4-0.200.20.4\nRDNL - LSB\n0 32 64 96 128 160 192 224\nDigital CodeT = -40°CA\nT = 25°CAT = 85°CAV = 5 VDD\n00.10.20.30.4\nINL - LSB\n0 32 64 96 128 160 192 224\nDigital CodeT = -40°CA\nT = 25°CAT = 85°CA\n-0.1\n-0.2\n-0.3V = 5 VDD\n0 32 64 96 128 160 192 224\nDigital Code-0.3-0.2-0.100.10.20.3\nDNL - LSBV = 5 VI V = 2.7 VIV = 5.5 VIT = 25°CA\n0 32 64 96 128 160 192 224\nDigital CodeV = 5 VIV = 2.7 VIV = 5.5 VIT = 25°CA\n-0.100.10.20.30.4\nINL - LSB\n0 32 64 96 128 160 192 224\nDigital Code-0.3-0.2-0.100.10.20.3\nDNL - LSBT = 85°CAT = 25°CAT = -40°CAV = 5 VDD\n-0.100.10.20.30.4\n0 32 64 96 128 160 192 224\nDigital CodeT = 85°CAT = 25°CAT = -40°CAINL - LSBV = 5 VDD\n8TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated6.8 Typical Characteristics\nFigure 1.Voltage Divider Mode INLvsDigital Code (VDD=5\nV)Figure 2.Voltage Divider Mode DNL vsDigital Code (VDD=5\nV)\nFigure 3.Voltage Divider Mode INLvsDigital Code (25°C) Figure 4.Voltage Divider Mode DNL vsDigital Code (25°C)\nFigure 5.Rheostat Mode RINL vsDigital Code (VDD=5V) Figure 6.Rheostat Mode RDNL vsDigital Code (VDD=5V)\n00.511.52\nZS Error - LSB\n-40 -15 10 35 60 85\nT - Free-Air Temperature - °CAV = 5 VIV = 2.7 VI\nV = 5.5 VI\n-40 -15 10 35 60 85\nT - Free-Air Temperature - °CA-1-0.75-0.5-0.2500.250.5\nFS Error - LSBV = 5 VI\nV = 2.7 VIV = 5.5 VI\n16 80 144 208\nDigital Code0100200300400500600\nTC - ppm/°C\nV = 5 VIV = 2.7 VI\nV = 5.5 VI\n-25-20-15-10-50\nGain - dB\n100 1k 10k 100k 1M\nf - Frequency - HzCode = 80h\n-0.4-0.200.20.4\nRDNL - LSB\n0 32 64 96 128 160 192 224\nDigital CodeV = 5 VIV = 2.7 VIV = 5.5 VIT = 25°CA\n-0.4-0.200.20.40.6\n0 32 64 96 128 160 192 224\nDigital CodeV = 5 VIV = 2.7 VI\nV = 5.5 VIRINL - LSBT = 25°CA\n9TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Rheostat Mode RINL vsDigital Code (25°C) Figure 8.Rheostat Mode RDNL vsDigital Code (25°C)\nFigure 9.Rheostat Mode TCRvsDigital Code Figure 10.Rheostat Mode Gain vsFrequency\nFigure 11.Voltage Divider Mode FSError vsTemperature Figure 12.Voltage Divider Mode ZSError vsTemperature\n020406080100120140160180200\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5V = 2.7 VIV = 5 VI\nV - Input Voltage - VII - Supply Current - ADD/c109\n85°C, LA85°C, LB25°C, LB\n25°C, WB25°C, LA\n-40°C, WA-40°C, LB\n-40°C, WB-40°C, LA\n85°C, WB\n85°C, WA\n25°C, WA\n0102030405060708090100110120130\nResistance -/c87\n0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 2.7\nV - Input Voltage - VI\n0102030405060708090100110\n25°C, WA85°C, WA85°C, WB\n25°C, WB\n-40°C, WB\n-40°C, WA\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5\nV - Input Voltage - VIResistance -/c8785°C, LA85°C, LB\n-40°C, LB\n-40°C, LA\n25°C, LA25°C, LB\n00.40.81.21.62\nOffset Error - LSB\n-40 -15 10 35 60 85\nT - Free-Air Temperature - °CAV = 5 VI V = 2.7 VIV = 5.5 VI\n-4 0 4 8 1.2 1.6\nt - Time - S /c1092.382.42.422.442.462.482.52.52\nV - Input Voltage - VIV = 5 V,\nV = V ,\nV = GND,\nC = 10 pFDD\nH DD\nL\nLOAD\n10TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Rheostat Mode Offset Error vsTemperature Figure 14.Midscale Wiper Glitch (0x7Fh to0x80h)\nFigure 15.Wiper toLow Terminal Resistance (VDD=5V) Figure 16.Wiper toLow Terminal Resistance (VDD=2.7V)\nFigure 17.Supply Current vsDigital Input Voltage\n11TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPL0102 hastwolinear-taper digital potentiometers with 256 wiper positions and anend-to-end resistance\nof100kΩ.Each potentiometer canbeused asathree-terminal potentiometer orasatwo-terminal rheostat. The\ntwopotentiometers canboth beused inVoltage Divider Mode, Rheostat Mode, orShutdown Mode atthesame\ntime, oranycombination ofthose modes. Forexample, potentiometer Acanbeused inVoltage Divider Mode\nand potentiometer Bcanbeused inVoltage Divider Mode, orpotentiometer Acanbeused inVoltage Divider\nMode andpotentiometer Bcanbeused inRheostat Mode. The twopotentiometers arefunctionally independent\nofoneanother.\nThe High (H)and Low (L)terminals oftheTPL0102 areequivalent tothefixed terminals ofamechanical\npotentiometer. The HandLterminals donothave anypolarity restrictions (Hcanbeatahigher voltage than L,\norLcanbeatahigher voltage than H).The position ofthewiper (W)terminal iscontrolled bythevalue inthe\nWiper Resistance (WR) 8-bit register. When theWRregister contains allzeroes (zero-scale), thewiper terminal\nisclosest toitsLterminal. Asthevalue oftheWR register increases from allzeroes toallones (full-scale), the\nwiper moves monotonically from theposition closest toLterminal totheposition closest totheHterminal. Atthe\nsame time, theresistance between WandLincreases monotonically, whereas theresistance between WandH\ndecreases monotonically.\nThe TPL0102 has non-volatile memory (EEPROM) which can beused tostore thewiper position. When the\ndevice ispowered down, thelastvalue stored intheInitial Value Register (IVR) willbemaintained inthenon-\nvolatile memory. When power isrestored, thecontents oftheIVRareautomatically recalled andloaded intothe\ncorresponding WR register tosetthewipers .The internal registers oftheTPL0102 canbeaccessed using the\nI2Cinterface. The factory-programmed default value fortheIVR upon power upis0x80h (1000 0000). The WR\nregister can bewritten todirectly without first writing totheIVR, depending upon thesetting ofthevolatile\nmemory (VOL) intheACR (Access Control Register) .IftheWRregister iswritten todirectly without writing tothe\nIVRaswell, thisresults inthewiper position changing toadesired position, buttheposition willnotbestored in\nmemory andwillnotbereloaded upon powering upthedevice.\nWith one TPL0102, avariable resistor with 512 settings canbeused since there aretwopotentiometers inone\nTPL0102. Inorder toachieve this, thetwopotentiometers should beinRheostat Mode andwired sothatterminal\nLofpotentiometer Bistiedtoterminal Wofpotentiometer A.This willprovide 512settings between terminal Lof\npotentiometer Aandterminal Wofpotentiometer B.\nI2C INTERFACEVOLATILE\nREGISTERS\nNON-VOLATILE\nREGISTERSA0 A1 A2 HA\nLAHB\nLBWA\nWBVDD VSS\nGNDSDASCL\n12TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated7.2 Functional Block Diagram\n7.3 Feature Description\nThe TPL0102 hastwolinear-taper digital potentiometers (DPOTs) with 256 wiper positions. Each potentiometer\ncanbeused asathree-terminal potentiometer oratwo-terminal rheostat. The TPL0102-100 hasanend-to-end\nresistance of100kΩwith a20% end-to-end resistance tolerance. Non-volatile memory (EEPROM) canbeused\ntostore thewiper position allowing thewiper position tobestored even during power-off and automatically\nreinstated after power-on. The internal registers oftheTPL0102 canbeaccessed using theI2Cdigital interface.\nThe TPL0102 isavailable ina14-pin MicroQFN (2.00 mmx2.00 mm) and14-pin TSSOP package.\n/c40 /c41HW H LDV V V 1256/c230 /c246/c230 /c246/c61 /c45 /c180 /c45 /c231 /c247/c231 /c247/c232 /c248/c232 /c248\n/c40 /c41W WL H LDV V V V256/c61 /c61 /c45 /c180\nH\nLWVHW\nVH - VL\nVWL\nH\nLWSwitch open when SHDN = Low\nSwitch closed when SHDN = High\n13TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Shutdown Mode\nThe TPL0102 can beputinShutdown Mode byexecuting theproper command intheACR (Access Control\nRegister) .Please seetheTPL0102 Register Map formore details. When active, thisfeature causes terminal Hto\nbecome high impedance.\nFigure 18.Equivalent Circuit forShutdown Mode\n7.4.2 Voltage Divider Mode\nThe digital potentiometer generates avoltage divider when allthree terminals areused. The voltage divider at\nwiper-to-H andwiper-to-L isproportional totheinput voltage atHtoL.\nFigure 19.Equivalent Circuit forVoltage Divider Mode\nForexample, connecting terminal Hto5Vandterminal Ltoground, theoutput voltage atterminal Wcanrange\nfrom 0Vto5V.The general equation defining theoutput voltage atterminal Wforany valid input voltage\napplied toterminal Handterminal Lis\n(1)\nThe voltage difference between terminal Handterminal Wcanalso becalculated\nwhere\n•Disthedecimal value ofthewiper code. (2)\nWL TOTDR R256/c61 /c180\nH (Floating)\nLWH (Connected)\nLW \nRWL RWLRTOT RTOTOR\nHW TOTDR R 1256/c230 /c246/c230 /c246/c61 /c180 /c45 /c231 /c247/c231 /c247/c232 /c248/c232 /c248\nH\nL (Floating)WH\nL (Connected)W RHW RHW\nRTOT\nRTOT OR\n14TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedDevice Functional Modes (continued)\n7.4.3 Rheostat Mode\nThe TPL0102 operates inrheostat mode when only twoterminals areused asavariable resistor. The variable\nresistance caneither bebetween terminal Handterminal Worbetween terminal Landterminal W.The unused\nterminal can beleftfloating oritcan betied toterminal W.The nominal resistance between terminal Hand\nterminal Lis100 kΩand has256 tappoints accessed bythewiper terminal. The 8-bit volatile register value is\nused todetermine oneofthe256possible wiper positions.\nInrheostat mode, tosettheresistance between terminal Handterminal W,thepotentiometer canbeconfigured\nintwopossible ways.\nFigure 20.Equivalent Circuit forRheostat Mode with Terminal HtoTerminal WResistance\nThe general equation fordetermining thedigitally programmed output resistance between Terminal Hand\nTerminal Wis:\nwhere\n•RTOTistheend-to-end resistance between terminal Handterminal L.\n•Disthedecimal value ofthewiper code. (3)\nSimilarly, tosettheresistance between terminal Land terminal W,thepotentiometer canbeconfigured intwo\npossible ways.\nFigure 21.Equivalent Circuit forRheostat Mode with Terminal LtoTerminal WResistance\nThe general equation fordetermining thedigitally programmed output resistance between terminal Landterminal\nWis\nwhere\n•RTOTistheend-to-end resistance between terminal Handterminal L.\n•Disthedecimal value ofthewiper code. (4)\n15TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedDevice Functional Modes (continued)\nThe following table shows theideal values forDPOT with End-to End resistance of100kΩ.The absolute values\nofresistance canvary significantly buttheRatio (RWL/RHW)isextremely accurate.\nThe linearity values are"relative" linearity values (i.e. linearity after zero-scale and full-scale offset errors are\nremoved). Please take thisinto account when expecting acertain absolute accuracy since some error willbe\nintroduced once yougetclose inmagnitude totheoffset errors.\nStep Hex Binary RWL(kΩ) RHW(kΩ) RWL/RHW\n0(zero-scale) 0x00h 0000 0000 0.00 100.00 0.00\n1 0x01h 0000 0001 0.39 99.61 0.00\n2 0x02h 0000 0010 0.78 99.22 0.01\n3 0x03h 0000 0011 1.17 98.83 0.01\n4 0x04h 0000 0100 1.56 98.44 0.02\n5 0x05h 0000 0101 1.95 98.05 0.02\n6 0x06h 0000 0110 2.34 97.66 0.02\n7 0x07h 0000 0111 2.73 97.27 0.03\n8 0x08h 0000 1000 3.13 96.88 0.03\n9 0x09h 0000 1001 3.52 96.48 0.04\n10 0x0Ah 0000 1010 3.91 96.09 0.04\n11 0x0Bh 0000 1011 4.30 95.70 0.04\n12 0x0Ch 0000 1100 4.69 95.31 0.05\n13 0x0Dh 0000 1101 5.08 94.92 0.05\n14 0x0Eh 0000 1110 5.47 94.53 0.06\n15 0x0Fh 0000 1111 5.86 94.14 0.06\n16 0x10h 0001 0000 6.25 93.75 0.07\n17 0x11h 0001 0001 6.64 93.36 0.07\n18 0x12h 0001 0010 7.03 92.97 0.08\n19 0x13h 0001 0011 7.42 92.58 0.08\n20 0x14h 0001 0100 7.81 92.19 0.08\n21 0x15h 0001 0101 8.20 91.80 0.09\n22 0x16h 0001 0110 8.59 91.41 0.09\n23 0x17h 0001 0111 8.98 91.02 0.10\n24 0x18h 0001 1000 9.38 90.63 0.10\n25 0x19h 0001 1001 9.77 90.23 0.11\n26 0x1Ah 0001 1010 10.16 89.84 0.11\n27 0x1Bh 0001 1011 10.55 89.45 0.12\n28 0x1Ch 0001 1100 10.94 89.06 0.12\n29 0x1Dh 0001 1101 11.33 88.67 0.13\n30 0x1Eh 0001 1110 11.72 88.28 0.13\n31 0x1Fh 0001 1111 12.11 87.89 0.14\n32 0x20h 0010 0000 12.50 87.50 0.14\n33 0x21h 0010 0001 12.89 87.11 0.15\n34 0x22h 0010 0010 13.28 86.72 0.15\n35 0x23h 0010 0011 13.67 86.33 0.16\n36 0x24h 0010 0100 14.06 85.94 0.16\n37 0x25h 0010 0101 14.45 85.55 0.17\n38 0x26h 0010 0110 14.84 85.16 0.17\n39 0x27h 0010 0111 15.23 84.77 0.18\n40 0x28h 0010 1000 15.63 84.38 0.19\n41 0x29h 0010 1001 16.02 83.98 0.19\n16TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedStep Hex Binary RWL(kΩ) RHW(kΩ) RWL/RHW\n42 0x2Ah 0010 1010 16.41 83.59 0.20\n43 0x2Bh 0010 1011 16.80 83.20 0.20\n44 0x2Ch 0010 1100 17.19 82.81 0.21\n45 0x2Dh 0010 1101 17.58 82.42 0.21\n46 0x2Eh 0010 1110 17.97 82.03 0.22\n47 0x2Fh 0010 1111 18.36 81.64 0.22\n48 0x30h 0011 0000 18.75 81.25 0.23\n49 0x31h 0011 0001 19.14 80.86 0.24\n50 0x32h 0011 0010 19.53 80.47 0.24\n51 0x33h 0011 0011 19.92 80.08 0.25\n52 0x34h 0011 0100 20.31 79.69 0.25\n53 0x35h 0011 0101 20.70 79.30 0.26\n54 0x36h 0011 0110 21.09 78.91 0.27\n55 0x37h 0011 0111 21.48 78.52 0.27\n56 0x38h 0011 1000 21.88 78.13 0.28\n57 0x39h 0011 1001 22.27 77.73 0.29\n58 0x3Ah 0011 1010 22.66 77.34 0.29\n59 0x3Bh 0011 1011 23.05 76.95 0.30\n60 0x3Ch 0011 1100 23.44 76.56 0.31\n61 0x3Dh 0011 1101 23.83 76.17 0.31\n62 0x3Eh 0011 1110 24.22 75.78 0.32\n63 0x3Fh 0011 1111 24.61 75.39 0.33\n64 0x40h 0100 0000 25.00 75.00 0.33\n65 0x41h 0100 0001 25.39 74.61 0.34\n66 0x42h 0100 0010 25.78 74.22 0.35\n67 0x43h 0100 0011 26.17 73.83 0.35\n68 0x44h 0100 0100 26.56 73.44 0.36\n69 0x45h 0100 0101 26.95 73.05 0.37\n70 0x46h 0100 0110 27.34 72.66 0.38\n71 0x47h 0100 0111 27.73 72.27 0.38\n72 0x48h 0100 1000 28.13 71.88 0.39\n73 0x49h 0100 1001 28.52 71.48 0.40\n74 0x4Ah 0100 1010 28.91 71.09 0.41\n75 0x4Bh 0100 1011 29.30 70.70 0.41\n76 0x4Ch 0100 1100 29.69 70.31 0.42\n77 0x4Dh 0100 1101 30.08 69.92 0.43\n78 0x4Eh 0100 1110 30.47 69.53 0.44\n79 0x4Fh 0100 1111 30.86 69.14 0.45\n80 0x50h 0101 0000 31.25 68.75 0.45\n81 0x51h 0101 0001 31.64 68.36 0.46\n82 0x52h 0101 0010 32.03 67.97 0.47\n83 0x53h 0101 0011 32.42 67.58 0.48\n84 0x54h 0101 0100 32.81 67.19 0.49\n85 0x55h 0101 0101 33.20 66.80 0.50\n86 0x56h 0101 0110 33.59 66.41 0.51\n87 0x57h 0101 0111 33.98 66.02 0.51\n88 0x58h 0101 1000 34.38 65.63 0.52\n89 0x59h 0101 1001 34.77 65.23 0.53\n90 0x5Ah 0101 1010 35.16 64.84 0.54\n17TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedStep Hex Binary RWL(kΩ) RHW(kΩ) RWL/RHW\n91 0x5Bh 0101 1011 35.55 64.45 0.55\n92 0x5Ch 0101 1100 35.94 64.06 0.56\n93 0x5Dh 0101 1101 36.33 63.67 0.57\n94 0x5Eh 0101 1110 36.72 63.28 0.58\n95 0x5Fh 0101 1111 37.11 62.89 0.59\n96 0x60h 0110 0000 37.50 62.50 0.60\n97 0x61h 0110 0001 37.89 62.11 0.61\n98 0x62h 0110 0010 38.28 61.72 0.62\n99 0x63h 0110 0011 38.67 61.33 0.63\n100 0x64h 0110 0100 39.06 60.94 0.64\n101 0x65h 0110 0101 39.45 60.55 0.65\n102 0x66h 0110 0110 39.84 60.16 0.66\n103 0x67h 0110 0111 40.23 59.77 0.67\n104 0x68h 0110 1000 40.63 59.38 0.68\n105 0x69h 0110 1001 41.02 58.98 0.70\n106 0x6Ah 0110 1010 41.41 58.59 0.71\n107 0x6Bh 0110 1011 41.80 58.20 0.72\n108 0x6Ch 0110 1100 42.19 57.81 0.73\n109 0x6Dh 0110 1101 42.58 57.42 0.74\n110 0x6Eh 0110 1110 42.97 57.03 0.75\n111 0x6Fh 0110 1111 43.36 56.64 0.77\n112 0x70h 0111 0000 43.75 56.25 0.78\n113 0x71h 0111 0001 44.14 55.86 0.79\n114 0x72h 0111 0010 44.53 55.47 0.80\n115 0x73h 0111 0011 44.92 55.08 0.82\n116 0x74h 0111 0100 45.31 54.69 0.83\n117 0x75h 0111 0101 45.70 54.30 0.84\n118 0x76h 0111 0110 46.09 53.91 0.86\n119 0x77h 0111 0111 46.48 53.52 0.87\n120 0x78h 0111 1000 46.88 53.13 0.88\n121 0x79h 0111 1001 47.27 52.73 0.90\n122 0x7Ah 0111 1010 47.66 52.34 0.91\n123 0x7Bh 0111 1011 48.05 51.95 0.92\n124 0x7Ch 0111 1100 48.44 51.56 0.94\n125 0x7Dh 0111 1101 48.83 51.17 0.95\n126 0x7Eh 0111 1110 49.22 50.78 0.97\n127 0x7Fh 0111 1111 49.61 50.39 0.98\n128 0x80h 1000 0000 50.00 50.00 1.00\n129 0x81h 1000 0001 50.39 49.61 1.02\n130 0x82h 1000 0010 50.78 49.22 1.03\n131 0x83h 1000 0011 51.17 48.83 1.05\n132 0x84h 1000 0100 51.56 48.44 1.06\n133 0x85h 1000 0101 51.95 48.05 1.08\n134 0x86h 1000 0110 52.34 47.66 1.10\n135 0x87h 1000 0111 52.73 47.27 1.12\n136 0x88h 1000 1000 53.13 46.88 1.13\n137 0x89h 1000 1001 53.52 46.48 1.15\n138 0x8Ah 1000 1010 53.91 46.09 1.17\n139 0x8Bh 1000 1011 54.30 45.70 1.19\n18TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedStep Hex Binary RWL(kΩ) RHW(kΩ) RWL/RHW\n140 0x8Ch 1000 1100 54.69 45.31 1.21\n141 0x8Dh 1000 1101 55.08 44.92 1.23\n142 0x8Eh 1000 1110 55.47 44.53 1.25\n143 0x8Fh 1000 1111 55.86 44.14 1.27\n144 0x90h 1001 0000 56.25 43.75 1.29\n145 0x91h 1001 0001 56.64 43.36 1.31\n146 0x92h 1001 0010 57.03 42.97 1.33\n147 0x93h 1001 0011 57.42 42.58 1.35\n148 0x94h 1001 0100 57.81 42.19 1.37\n149 0x95h 1001 0101 58.20 41.80 1.39\n150 0x96h 1001 0110 58.59 41.41 1.42\n151 0x97h 1001 0111 58.98 41.02 1.44\n152 0x98h 1001 1000 59.38 40.63 1.46\n153 0x99h 1001 1001 59.77 40.23 1.49\n154 0x9Ah 1001 1010 60.16 39.84 1.51\n155 0x9Bh 1001 1011 60.55 39.45 1.53\n156 0x9Ch 1001 1100 60.94 39.06 1.56\n157 0x9Dh 1001 1101 61.33 38.67 1.59\n158 0x9Eh 1001 1110 61.72 38.28 1.61\n159 0x9Fh 1001 1111 62.11 37.89 1.64\n160 0xA0h 1010 0000 62.50 37.50 1.67\n161 0xA1h 1010 0001 62.89 37.11 1.69\n162 0xA2h 1010 0010 63.28 36.72 1.72\n163 0xA3h 1010 0011 63.67 36.33 1.75\n164 0xA4h 1010 0100 64.06 35.94 1.78\n165 0xA5h 1010 0101 64.45 35.55 1.81\n166 0xA6h 1010 0110 64.84 35.16 1.84\n167 0xA7h 1010 0111 65.23 34.77 1.88\n168 0xA8h 1010 1000 65.63 34.38 1.91\n169 0xA9h 1010 1001 66.02 33.98 1.94\n170 0xAAh 1010 1010 66.41 33.59 1.98\n171 0xABh 1010 1011 66.80 33.20 2.01\n172 0xACh 1010 1100 67.19 32.81 2.05\n173 0xADh 1010 1101 67.58 32.42 2.08\n174 0xAEh 1010 1110 67.97 32.03 2.12\n175 0xAFh 1010 1111 68.36 31.64 2.16\n176 0xB0h 1011 0000 68.75 31.25 2.20\n177 0xB1h 1011 0001 69.14 30.86 2.24\n178 0xB2h 1011 0010 69.53 30.47 2.28\n179 0xB3h 1011 0011 69.92 30.08 2.32\n180 0xB4h 1011 0100 70.31 29.69 2.37\n181 0xB5h 1011 0101 70.70 29.30 2.41\n182 0xB6h 1011 0110 71.09 28.91 2.46\n183 0xB7h 1011 0111 71.48 28.52 2.51\n184 0xB8h 1011 1000 71.88 28.13 2.56\n185 0xB9h 1011 1001 72.27 27.73 2.61\n186 0xBAh 1011 1010 72.66 27.34 2.66\n187 0xBBh 1011 1011 73.05 26.95 2.71\n188 0xBCh 1011 1100 73.44 26.56 2.76\n19TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedStep Hex Binary RWL(kΩ) RHW(kΩ) RWL/RHW\n189 0xBDh 1011 1101 73.83 26.17 2.82\n190 0xBEh 1011 1110 74.22 25.78 2.88\n191 0xBFh 1011 1111 74.61 25.39 2.94\n192 0xC0h 1100 0000 75.00 25.00 3.00\n193 0xC1h 1100 0001 75.39 24.61 3.06\n194 0xC2h 1100 0010 75.78 24.22 3.13\n195 0xC3h 1100 0011 76.17 23.83 3.20\n196 0xC4h 1100 0100 76.56 23.44 3.27\n197 0xC5h 1100 0101 76.95 23.05 3.34\n198 0xC6h 1100 0110 77.34 22.66 3.41\n199 0xC7h 1100 0111 77.73 22.27 3.49\n200 0xC8h 1100 1000 78.13 21.88 3.57\n201 0xC9h 1100 1001 78.52 21.48 3.65\n202 0xCAh 1100 1010 78.91 21.09 3.74\n203 0xCBh 1100 1011 79.30 20.70 3.83\n204 0xCCh 1100 1100 79.69 20.31 3.92\n205 0xCDh 1100 1101 80.08 19.92 4.02\n206 0xCEh 1100 1110 80.47 19.53 4.12\n207 0xCFh 1100 1111 80.86 19.14 4.22\n208 0xD0h 1101 0000 81.25 18.75 4.33\n209 0xD1h 1101 0001 81.64 18.36 4.45\n210 0xD2h 1101 0010 82.03 17.97 4.57\n211 0xD3h 1101 0011 82.42 17.58 4.69\n212 0xD4h 1101 0100 82.81 17.19 4.82\n213 0xD5h 1101 0101 83.20 16.80 4.95\n214 0xD6h 1101 0110 83.59 16.41 5.10\n215 0xD7h 1101 0111 83.98 16.02 5.24\n216 0xD8h 1101 1000 84.38 15.63 5.40\n217 0xD9h 1101 1001 84.77 15.23 5.56\n218 0xDAh 1101 1010 85.16 14.84 5.74\n219 0xDBh 1101 1011 85.55 14.45 5.92\n220 0xDCh 1101 1100 85.94 14.06 6.11\n221 0xDDh 1101 1101 86.33 13.67 6.31\n222 0xDEh 1101 1110 86.72 13.28 6.53\n223 0xDFh 1101 1111 87.11 12.89 6.76\n224 0xE0h 1110 0000 87.50 12.50 7.00\n225 0xE1h 1110 0001 87.89 12.11 7.26\n226 0xE2h 1110 0010 88.28 11.72 7.53\n227 0xE3h 1110 0011 88.67 11.33 7.83\n228 0xE4h 1110 0100 89.06 10.94 8.14\n229 0xE5h 1110 0101 89.45 10.55 8.48\n230 0xE6h 1110 0110 89.84 10.16 8.85\n231 0xE7h 1110 0111 90.23 9.77 9.24\n232 0xE8h 1110 1000 90.63 9.38 9.67\n233 0xE9h 1110 1001 91.02 8.98 10.13\n234 0xEAh 1110 1010 91.41 8.59 10.64\n235 0xEBh 1110 1011 91.80 8.20 11.19\n236 0xECh 1110 1100 92.19 7.81 11.80\n237 0xEDh 1110 1101 92.58 7.42 12.47\n20TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedStep Hex Binary RWL(kΩ) RHW(kΩ) RWL/RHW\n238 0xEEh 1110 1110 92.97 7.03 13.22\n239 0xEFh 1110 1111 93.36 6.64 14.06\n240 0xF0h 1111 0000 93.75 6.25 15.00\n241 0xF1h 1111 0001 94.14 5.86 16.07\n242 0xF2h 1111 0010 94.53 5.47 17.29\n243 0xF3h 1111 0011 94.92 5.08 18.69\n244 0xF4h 1111 0100 95.31 4.69 20.33\n245 0xF5h 1111 0101 95.70 4.30 22.27\n246 0xF6h 1111 0110 96.09 3.91 24.60\n247 0xF7h 1111 0111 96.48 3.52 27.44\n248 0xF8h 1111 1000 96.88 3.13 31.00\n249 0xF9h 1111 1001 97.27 2.73 35.57\n250 0xFAh 1111 1010 97.66 2.34 41.67\n251 0xFBh 1111 1011 98.05 1.95 50.20\n252 0xFCh 1111 1100 98.44 1.56 63.00\n253 0xFDh 1111 1101 98.83 1.17 84.33\n254 0xFEh 1111 1110 99.22 0.78 127.00\n255(full-scale) 0xFFh 1111 1111 99.61 0.3 255.00\n7.5 Programming with I2C\n7.5.1 I2CGeneral Operation\n7.5.1.1 I2CInterface\nThe TPL0102 has astandard bidirectional I2Cinterface that iscontrolled byamicrocontroller inorder to\nconfigure thedevice andread thestatus ofthedevice. Each device ontheI2Cbus, including thisdevice, hasa\nspecific device address todifferentiate between other devices that may beontheI2Cbus. Configuration ofthe\ndevice isperformed when themicrocontroller addresses thedevice, then accesses thedevice ’sinternal Register\nMaps, which have unique register addresses. The TPL0102 hasmultiple registers where data isstored, written,\norread. Please refer totheRegister Map formore details.\nThe physical I2Cinterface consists oftheserial clock (SCL) andserial data (SDA) lines. Both SDA andSCL lines\nmust beconnected toVDD through apull-up resistor. The size ofthepull-up resistor isdetermined bythe\namount ofcapacitance ontheI2Clines (forfurther details, please refer totheI2CBusPullup Resistor Calculation\nApplication Report). Data transfer may beinitiated only when thebusisnotbusy. Formore detailed information\nonI2C,please refer totheUnderstanding theI2CBusApplication Report.\n1.Suppose amaster wants tosend information totheTPL0102:\n•Master addresses TPL0102 (slave)\n•Master-transmitter sends data toTPL0102 (slave-receiver)\n•Master terminates thetransfer.\n2.Ifamaster wants toreceive information from TPL0102:\n•Master addresses TPL0102 (slave)\n•Master-receiver receives data from TPL0102 (slave-transmitter)\n•Master terminates thetransfer.\nThe master generates thetiming fortheSCL.\n7.5.1.2 START andSTOP Conditions\nI2Ccommunication with thisdevice isinitiated bythemaster sending aSTART condition and terminated bythe\nmaster sending aSTOP condition. Ahigh-to-low transition ontheSDA line while theSCL ishigh defines a\nSTART condition. Alow-to-high transition ontheSDA linewhile theSCL ishigh defines aSTOP condition.\nSCL\nSDA\nMSB Bit Bit Bit Bit Bit Bit LSB\nByte: 1010 1010 ( 0xAAh )1 0 1 0 1 0 1 0SDA line stable while SCL line is high\nACKACK\nSCL\nSDA\nSTART\nConditionSTOP\nConditionData Transfer\n21TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedProgramming with I2C(continued)\nFigure 22.Definition ofSTART andSTOP Conditions\n7.5.1.3 Data Validity andByte Formation\nOne data bitistransferred during each clock pulse oftheSCL. One byte iscomprised ofeight bitsontheSDA\nline. Abyte may either beadevice address, register address, ordata written toorread from aslave.\nData istransferred Most Significant Bit(MSB) first. Any number ofdata bytes canbetransferred from themaster\ntoslave between theSTART and STOP conditions. Data ontheSDA linemust remain stable during thehigh\nphase oftheclock period, aschanges inthedata linewhen theSCL ishigh areinterpreted ascontrol commands\n(START orSTOP).\nFigure 23.Definition ofByte Formation\n7.5.1.4 Acknowledge (ACK) andNotAcknowledge (NACK)\nEach byte isfollowed byone ACK bitfrom thereceiver. The ACK bitallows thereceiver tocommunicate tothe\ntransmitter thatthebyte was successfully received andanother byte may besent.\nThe transmitter must release theSDA linebefore thereceiver cansend theACK bit.Tosend anACK bit,the\nreceiver shall pulldown theSDA lineduring thelowphase oftheACK/NACK-related clock period (period 9),so\nthat theSDA lineisstable lowduring thehigh phase oftheACK/NACK-related clock period. Setup and hold\ntimes must betaken intoaccount.\nSCL\nSDA1 2 3 4 5 6 7 8 9\nNACK\nData Byte NSTOP\nConditionMSB\nD7 D6 D5 D4 D3 D2 D1LSB\nD0\nSCL\nSDA1 2 3 4 5 6 7 8 9\nSTART\nConditionMSB\nA6 A5 A4 A3 A2 A1 A0LSB\nACK\nDevice AddressR/W\n22TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedProgramming with I2C(continued)\nFigure 24.Example useofACK\nWhen theSDA lineremains high during theACK/NACK-related clock period, thisisaNACK signal. There are\nseveral conditions thatlead tothegeneration ofaNACK:\n•The receiver isunable toreceive ortransmit because itisperforming some real-time function andisnotready\ntostart communication with themaster.\n•During thetransfer, thereceiver gets data orcommands thatitdoes notunderstand.\n•During thetransfer, thereceiver cannot receive anymore data bytes.\n•Amaster-receiver isdone reading data andindicates thistotheslave through aNACK.\nFigure 25.Example useofNACK\n7.5.2 I2CWrite andRead Operation\n7.5.2.1 Auto Increment Function\nAuto increment allows multiple bytes tobewritten toorread from consecutive registers without requiring the\nmaster torepeatedly send thedevice address andregister address foreach data byte. This isbeneficial because\nauto increment substantially reduces thenumber ofbytes transferred between themaster andslave.\nFortheTPL0102, theregisters willauto increment aslong astheuser continues toenter data. Auto increment\nwillstop once theuser isfinished entering data bytes.\nS A6 A5 A4 A3 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 ARegister Address N (8 bits)\nD7 D6 D5 D4 D3 D2 D1 D0 AData Byte to Register N (8 bits)\nA P\nSTART R/W=0 ACK ACK ACK STOPWrite to one register in a device\nS A6 A5 A4 A3 A2 A1 A0 0Device (Slave) Address (7 bits)\nAD7 D6 D5 D4 D3 D2 D1 D0 AData Byte to Register N (8 bits)\nD7 D6 D5 D4 D3 D2 D1 D0Data Byte to Register N+1 (8 bits)\nA\nSTART ACK ACK ACKWrite to multiple registers in a device\nRegister Address N (8 bits)\nR/W=0B7B6 B5 B4 B3 B2 B1 B0 A\nACKMaster controls SDA line\nSlave controls SDA line\ncontinued D7 D6 D5 D4 D3 D2 D1 D0 AData Byte to Register N+2 (8 bits)\nD7 D6 D5 D4 D3 D2 D1 D0 AData Byte to Register N+3 (8 bits)\nACK ACKAP\nACK STOP\n23TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedProgramming with I2C(continued)\nIfthere aremore bytes towrite orread after thelastregister address iswritten toorread from intheregister\nmap, auto increment willloop around totheregister address atthebeginning oftheregister map. Forexample,\nafter theACR (register address 0x10h) has been written to,ifthere aremore bytes tobewritten, theregister\naddress willloop totheIVRA (register address 0x00h) atthebeginning oftheregister map.\n7.5.2.2 Write Operation\nFigure 26.Write Operation toOne orMultiple Registers\n7.5.2.3 Repeated Start\nArepeated START condition may beused inplace ofacomplete STOP condition follow byanother START\ncondition when performing aread function. The advantage ofthisisthattheI2Cbusdoes notbecome available\nafter thestop andtherefore prevents other devices from grabbing thebusbetween transfers.\nS A6 A5 A4 A3 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 ARegister Address N (8 bits)\nA\nSTART R/W=0 ACK ACKRead from multiple registers in a device\nP\nSTOPS A6 A5 A4 A3 A2 A1 A0Device (Slave) Address (7 bits)\nSTART1 A\nR/W=1 ACKD7 D6 D5 D4 D3 D2 D1 D0 AData Byte from Register N (8 bits)\nACK\nRead from multiple registers in a device (Repeated S tart)continued D7 D6 D5 D4 D3 D2 D1 D0 A\nACKD7 D6 D5 D4 D3 D2 D1 D0 NA\nNACKP\nSTOP\nS A6 A5 A4 A3 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 ARegister Address N (8 bits)\nA\nSTART R/W=0 ACK ACKSr A6 A5 A4 A3 A2 A1 A0Device (Slave) Address (7 bits)\nRepeated START1 A\nR/W=1 ACKD7 D6 D5 D4 D3 D2 D1 D0 AData Byte from Register N (8 bits)\nACK\ncontinued D7 D6 D5 D4 D3 D2 D1 D0 A\nACKD7 D6 D5 D4 D3 D2 D1 D0A\nACK\nNA\nNACKP\nSTOPA\nACKData Byte from Register N+1 (8 bits) Data Byte from Register N+2 (8 bits)Data Byte from Register N+1 (8 bits) Data Byte from Register N+2 (8 bits)\nS A6 A5 A4 A3 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 ARegister Address N (8 bits)\nA\nSTART R/W=0 ACK ACKRead from one register in a device\nP\nSTOPS A6 A5 A4 A3 A2 A1 A0Device (Slave) Address (7 bits)\nSTART1AD7 D6 D5 D4 D3 D2 D1 D0 NAData Byte from Register N (8 bits)\nP\nNACK STOP\nRead from one register in a device (Repeated Start)\nS A6 A5 A4 A3 A2 A1 A0 0Device (Slave) Address (7 bits)\nB7 B6 B5 B4 B3 B2 B1 B0 ARegister Address N (8 bits)\nA\nSTART ACK ACKSr A6 A5 A4 A3 A2 A1 A0Device (Slave) Address (7 bits)\nRepeated START1AD7 D6 D5 D4 D3 D2 D1 D0 NAData Byte from Register N (8 bits)\nP\nNACK STOP R/W=0R/W=1 ACK\nR/W=1 ACKMaster controls SDA line\nSlave controls SDA line\n24TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedProgramming with I2C(continued)\n7.5.2.4 Read Operation\nFigure 27.Read Operation from One Register\nFigure 28.Read Operation from Multiple Registers\nDevice 1 Device 2 Device 3SCL\nSDA\nA2 A2 A2\nA1 A1 A1\nA0 A0 A0Vcc Vcc Vcc\nBit 7 through bit 4: 1010\nBit 7\n(MSB)Bit 6 Bit 5 Bit 4 Bit 3\n(A2)Bit 2\n(A1)Bit 1\n(A0)Bit 0\n(LSB)\nDevice (Slave) Address R/WSTART\nConditionACK\n25TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated7.6 Register Maps\n7.6.1 Slave Address\nThe device (slave) address canbeconfigured bytheuser with 3bits(A2, A1,and A0), allowing for8different\npossibilities forthedevice address. Please seetheFigure 30foranexample.\nFigure 29.Device Address inContext with START andACK\nBit7\n(MSB)Bit6 Bit5 Bit4 Bit3 Bit2 Bit1Bit0\n(LSB)\n1 0 1 0 A2 A1 A0 R/W\nFigure 30shows anexample ofhow toconfigure A2,A1and A0togive unique device addresses onthesame\nI2Cbus. When abitiswired toVcc, thisgives thatbitavalue of1.When abitiswired toGND, thisgives thatbit\navalue of0.\nForexample, Device 1could betheTPL0102 ontheI2Cbus, which would have a7bitdevice address of1010\n110. There aresome interfaces that willrequire thedevice address tobeinputted inhex. Inorder tomake the\ndevice address 8bitsforhexnotation, aleading 0isadded totheleftofthe7bitdevice address. ForDevice 1,\nthe8bitdevice address is0101 0110 (0x56h). Device 2would have a7bitdevice address of1010 100, which\nwith aleading 0results inan8bitdevice address of0101 0100 (0x54h). Device 3would have a7bitdevice\naddress of1010 011, andwith aleading 0results inan8bitdevice address of0101 0011 (0x53h).\nFigure 30.Examples ofDevice Address Configuration onI2CBus\n26TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated7.6.2 TPL0102 Register Map\n•When writing theentire register map using auto increment, general purpose registers intheregister address\nmap need tobewritten with dummy bytes. The general purpose registers donoteffect theoutputs ofthe\npotentiometers.\n•Asstated intheOverview ,theVOL bitfrom theACR (Access Control Register) provides twooptions for\nregister accessibility. Either only volatile registers (WR) areaccessible tochange thewiper setting without\nstoring thevalue innon-volatile memory orvolatile registers (WR) and non-volatile registers (IVR) are\naccessible tochange thewiper setting, which allows thevalue tobestored innon-volatile memory.\n•The respective non-volatile and volatile registers have thesame register address, thus towrite toboth the\nvolatile andnon-volatile locations, only oneregister address needs tobeentered andtheVOL bitneeds tobe\nconfigured properly.\nREGISTER ADDRESS\n(HEX)REGISTER ADDRESS\n(BINARY)NON-VOLATILE VOLATILE\n0x00h 0000 0000 IVRA WRA\n0x01h 0000 0001 IVRB WRB\n0x02h 0000 0010 General purpose N/A\n0x03h 0000 0011 General purpose N/A\n0x04h 0000 0100 General purpose N/A\n0x05h 0000 0101 General purpose N/A\n0x06h 0000 0110 General purpose N/A\n0x07h 0000 0111 General purpose N/A\n0x08h 0000 1000 General purpose N/A\n0x09h 0000 1001 General purpose N/A\n0x0Ah 0000 1010 General purpose N/A\n0x0Bh 0000 1011 General purpose N/A\n0x0Ch 0000 1100 General purpose N/A\n0x0Dh 0000 1101 General purpose N/A\n0x0Eh 0000 1110 General purpose N/A\n0x0Fh 0000 1111 Reserved\n0x10h 0001 0000 N/A ACR\n7.6.3 IVRA (Initial Value Register forPotentiometer A)\n•Non-volatile register tostore wiper position forpotentiometer A\n•Register willhold value even when device ispowered down\nNAME TYPE SIZE (BITS) REGISTER ADDRESSFACTORY\nPROGRAMMED VALUE\nIVRA Non-volatile Write/Read 8 0x00h 0x80h\n7.6.4 WRA (Wiper Resistance Register forPotentiometer A)\n•Volatile register tochange wiper position forpotentiometer A\n•IVRA loads value toWRA todetermine wiper position\nNAME TYPE SIZE (BITS) REGISTER ADDRESS VALUE UPON RESET\nWRA Volatile Write/Read 8 0x00h IVRA value\n27TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated7.6.5 IVRB (Initial Value Register forPotentiometer B)\n•Non-volatile register tostore wiper position forpotentiometer B\n•Register willhold value even when device ispowered down\nNAME TYPE SIZE (BITS) REGISTER ADDRESSFACTORY\nPROGRAMMED VALUE\nIVRB Non-volatile Write/Read 8 0x01h 0x80h\n7.6.6 WRB (Wiper Resistance Register forPotentiometer B)\n•Volatile register tochange wiper position forpotentiometer B\n•IVRB loads value toWRB todetermine wiper position\nNAME TYPE SIZE (BITS) REGISTER ADDRESS VALUE UPON RESET\nWRB Volatile Write/Read 8 0x01h IVRB value\n7.6.7 ACR (Access Control Register)\n•Volatile register tocontrol register access, determine shut-down mode, andread non-volatile write operations\nNAME TYPE SIZE (BITS) REGISTER ADDRESS VALUE UPON RESET\nACR Volatile Write/Read 8 0x10h 0x40h\nNAME BITASSIGNMENT\nACRBit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0\nVOL SHDN WIP 0 0 0 0 0\nReset (Default) Value 0 1 0 0 0 0 0 0\nNAME TYPE SIZE (BITS) BITVALUE DESCRIPTION\nVOL Volatile Write/Read 10Non-volatile registers (IVRA, IVRB) areaccessible. Value\nwritten toIVRregister isalso written tothecorresponding\nWR. Ifread operation isperformed, only non-volatile\nregister (IVRA, IVRB) values willbereported.\n1Only Volatile Registers (WR) areaccessible. Ifread\noperation isperformed, only volatile (WRA, WRB) values\nwillbereported.\nSHDN Volatile Write/Read 10Shutdown mode isenabled. Both potentiometers arein\nshutdown mode. (see Shutdown Mode )\n1 Shutdown mode isdisabled\nWIP Volatile Read 10 Non-volatile write operation isnotinprogress\n1Non-volatile write operation isinprogress (itisnotpossible\ntowrite totheWRorACR while WIP =1)\nf\ninZGain 1Z/c61 /c43\nVo\n10 N\x9f\x03\nVccTPL0102\nOPA316HW\nL100 K\r33 pF\n100 \r\n50 \x9f\x03Vi +±\n28TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThere aremany applications inwhich variable resistance orvoltage division isneeded through theuse ofa\ndigital potentiometer such astheTPL0102; these arejustafewexamples. Inconjunction with various amplifiers,\ntheTPL0102 caneffectively beused inrheostat mode tomodify thegain ofanamplifier, involtage divider mode\ntocreate aDigital toAnalog Converter, oroneofthepotentiometers canbeused involtage divider mode while\ntheother isinrheostat mode tocreate avariable current sink.\n8.2 Typical Applications\n8.2.1 Adjustable Gain Non-Inverting Amplifier\nFigure 31.Gain Control Compensation Schematic\n8.2.1.1 Design Requirements\nDESIGN PARAMETER EXAMPLE VALUE\nGain range 6to60dB\n8.2.1.2 Detailed Design Procedure\nThe TPL0102 canbeused inrheostat mode with anOPA316 tocreate anadjustable gain non-inverting amplifier.\nThe capacitor andresistor values were chosen based upon theNon-Inverting Amplifier Gain equation:\n(5)\nWhere Zinistheimpedance between theinverting input and GND and Zfistheimpedance ofthefeedback\nnetwork.\nf\nin inZ ~0 VGain 1 1 1 0 dBZ Z V/c61 /c43 /c61 /c43 /c61 /c61\n100 k 100 k VGain 1 1 1 633 634 56 dB58 100 158 V/c87 /c87/c61 /c43 /c61 /c43 /c61 /c43 /c61 /c64/c87 /c43 /c87 /c87\n/c40 /c41f\nf1 1C 33 pF2 R f 3 dB 2 100 k 50 kHzπ π/c61 /c61 /c61/c180 /c180 /c180 /c45 /c180 /c180 /c87 /c180\n100 k 100 k VGain 1 1 1 1 2 6 dB100 k 100 100 k V/c87 /c87/c61 /c43 /c64 /c43 /c61 /c43 /c61 /c64/c87 /c43 /c87 /c87\n100 k 100 k VGain 1 1 1 1000 1001 60 dB~ 0 100 100 V/c87 /c87/c61 /c43 /c61 /c43 /c61 /c43 /c61 /c64/c87 /c43 /c87 /c87\nf f fZ R || C/c61\ninZ TPL0102 resistance 100/c61 /c43 /c87\n29TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedInthisapplication, thefollowing equations areused:\n(6)\nand\n(7)\nWhere RfandCfarethefeedback resistor andcapacitor, respectively.\nA100Ωresistor isadded inseries with theTPL0102 resistance inorder tostop theopamp from producing\ninfinite gain. When theTPL0102 isatzero-scale, theresistance between terminal Landterminal Wis~0Ω.This\nwould normally cause infinite gain, butwith the100Ωresistor isseries, thelowest Zincanbeis100Ω,which at\nDCwillcreate again ofroughly 60dB.\n(8)\nRfandCfwere chosen based upon characteristics ofthepotentiometer andopamp, respectively. The value ofRf\naffects thelevel ofgain, primarily atlowfrequencies. Since theTPL0102 hasafull-scale resistance of100 kΩ\nbetween terminal Wand terminal L,theRfwas chosen tomatch thisfull-scale resistance, which produces the\nminimum gain of6dB:\n(9)\nAsfrequency increases, Cfbegins tohave animpact ongain. Afrequency roll-off willoccur duetotheopen-loop\ngain oftheopamp, butinthisapplication, thedesired effect istohave Cfimpact therolloffbefore theopen loop\ngain oftheopamp. Atagain of40dB,theopamp open loop gain willforce therollofftooccur at100 kHz.\nTherefore, inorder forCftoimpact therolloffbefore theopen loop gain, rolloffduetothecapacitor must occur\natless than 100kHz. Inthisapplication, 50kHz isthedesired rollofffrequency, resulting inaCfvalue of33pF.\n(10)\nMeasurements were taken with a10kΩload. A50Ωresistor isincluded attheinput fortermination of\nmeasurement equipment.\n8.2.1.3 Application Curves\nAstheTPL0102 moves from full-scale tozero-scale, Zindecreases, which causes thegain oftheopamp to\nincrease from 6dBto56dB. The amplifier does notreach thefull60dBofcalculated gain because the\nresistance intheTPL0102 didnotreach 0Ω.Atzero-scale, theTPL0102 had aremaining resistance of\napproximately 58Ω.\n(11)\nThe application curve clearly shows theeffect ofthelowpass filter created bytheRfandCfcombination. Roll off\nbegins asfrequencies approach 50kHz because ofthepole created bythe33pFcapacitor. Asthefrequency\nincreases beyond 50kHz, thegain decreases by-20dB/dec until thegain levels offat1V/V or0dB. The gain\nlevels offdue tothenature ofnon-inverting opamp transfer functions. The feedback impedance, Zf,is\napproximately zero athigh frequency because Cfacts asashort. Asshown below, thisresults inagain of0dB:\n(12)\nAtapproximately 3MHz, thegain isagain reduced by–20dB/dec duetothepole created byopen-loop gain of\ntheOPA316.\nVoVi\n10 N\x9f\x03Vcc\nTPL0102\nOPA320H\nW\nL+\n±\nFrequency (Hz)Gain (dB)Gain vs Frequency per TPL0102 Setting\n1020305010020050010002000500010000 100000 1000000 1E+72E+75E+7-40-200204060\nD0020 (0x00h)\n1 (0x01h)\n4 (0x04h)\n8 (0x08h)\n16 (0x10h)\n32 (0x20h)\n64 (0x40)\n128 (0x80h)\n255 (0xFFh)\n30TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedFigure 32.Gain vsFrequency\n8.2.2 Digital toAnalog Converter (DAC)\nFigure 33.Digital toAnalog Converter Schematic\n8.2.2.1 Design Requirements\nDESIGN PARAMETER EXAMPLE VALUE\nInput Voltage Range 0to5V\nOutput Voltage Range 0to5V\n8.2.2.2 Detailed Design Procedure\nThe TPL0102 canbeused involtage divider mode with aunity-gain opamp buffer tocreate an8-bit Digital to\nAnalog Converter (DAC). The analog output voltage ofthecircuit isdetermined bythewiper setting programmed\nthrough theI2Cbus.\nThe opamp isrequired tobuffer thehigh-impedance output oftheTPL0102 orelse loading placed ontheoutput\nofthevoltage divider willaffect theoutput voltage.\nTPL0102 Code (Digital Input)Analog Output Voltage (V)Analog Output Voltage vs TPL0102 Code (DAC)\n0 30 60 90 120 150 180 210 240 2560123456\nD0035 V\n2.7 V\n31TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated8.2.2.3 Application Curves\nThe voltage atterminal Hdetermines themaximum analog voltage attheoutput. AstheTPL0102 moves from\nzero-scale tofull-scale, thevoltage divider adjusts with relation tothevoltage divider formula (Equation 1),\nresulting inthedesired voltage atterminal W.The voltage atterminal Wwillrange linearly from 0Vtothe\nterminal Hvoltage. Inthisexample, Vinatterminal His5Vand2.7V.\nFigure 34.TPL0102 Digital Input vsOPA320 Analog Output (DAC)\nset\nLOAD\nsetVIR/c61\n200 \x9f\x03Vcc\nTPL0102\nOPA317H\nW\nL\n1 nF 10 k\r\n1.2 k\rVcc\n150 k\rVcc\nLoad+\nLoad-RLOAD\nTPL0102H\nW\nLVset\nRsetILOAD\nVoltage\nDivider \nMode\nRheostat Mode\n32TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated8.2.3 Variable Current Sink\nFigure 35.Variable Current Sink Schematic\n8.2.3.1 Design Requirements\nDESIGN PARAMETER EXAMPLE VALUE\nLoad Current Range 0µAto1.33 mA\n8.2.3.2 Detailed Design Procedure\nBoth potentiometers within theTPL0102 can beused with anOPA317 opamp and N-Channel MOSFET to\nproduce avariable current sink. The first potentiometer, configured involtage divider mode, isused tosetthe\ninput voltage totheOPA317. The second potentiometer, configured inrheostat mode, isused tosetthespan of\nthecurrent (ILOAD)running through RLOAD.The load current forthecircuit isshown below:\n(13)\nTPL0102 Code (Voltage Divider Mode)Current (Amps)Current vs TPL0102 Code (Voltage Divider Mode) per TPL0102 Code (Rhetostat Mode)\n0 30 60 90 120 150 180 210 240 25600.00020.00040.00060.00080.0010.0012\nD003255 (0xFFh)\n252 (0xFCh)\n248 (0xF8h)\n240 (0xF0h)\n208 (0xD0h)\n128 (0x80h)\n0 (0x00h)\nset set\nLOAD_MAX\nset HW(Resistance)V V 2 VI 1.19 mAR TPL0102 1.2 k 480 1.2 k/c61 /c61 /c61 /c61/c43 /c87 /c87 /c43 /c87\nset set\nLOAD\nset HW(Resistance)V V 2 VI 19.76 μAR TPL0102 1.2 k 100 k 1.2 k/c61 /c61 /c61 /c61/c43 /c87 /c87 /c43 /c87\nset set\nLOAD_MAX\nset HW(Resistance)V V 2 VI 1.33 mAR TPL0102 1.2 k 300 1.2 k/c61 /c61 /c61 /c61/c43 /c87 /c87 /c43 /c87\n33TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments IncorporatedBased upon thevoltage divider formula between thesetting oftheTPL0102 andthe150kΩresistor, thevoltage\natthepositive input oftheOPA317, Vset,canrange from 0to2V.This leaves amaximum of3Vofvoltage drop\nfrom thepositive side tothenegative side oftheexternal load with a5Vsupply. A1.2kΩresistor isplaced in\nseries with theTPL0102 span setting potentiometer (Rset).Atfullscale ofthespan setting potentiometer andthe\nmaximum voltage atVset(2V),themaximum value forILOAD is:\n(14)\nWhen thespan setting potentiometer isatzero scale with themaximum voltage atVset,themaximum value for\nILOAD is:\n(15)\nThe same calculations can bemade when thepotentiometer involtage divider mode isazero scale. Atzero\nscale, Vsetwillbealmost negligible, resulting in0Aofcurrent nomatter thevalue ofthespan setting\npotentiometer.\n8.2.3.2.1 Compensation Components\nThis design requires afewcompensation components tostabilize thefeedback network. These include the1nF\ncapacitor andthe200Ωand10kΩresistors, which were selected based upon theTIPD102 reference design .\n8.2.3.3 Application Curves\nAstheTPL0102 inrheostat mode (span setting potentiometer) moves from zero-scale tofull-scale, anew step\n(line) iscreated with alarger achievable maximum current. The rheostat mode potentiometer directly\ncorresponds toRsetinEquation 13.The TPL0102 involtage divider mode produces thegranular current values\nbetween theminimum and maximum range. The voltage divider potentiometer directly corresponds toVsetin\nEquation 13.Forexample, when thepotentiometer inrheostat mode isatcode 256, thepotentiometer involtage\ndivider mode produces atheoretical maximum current of1.33 mAatcode 256andaminimum current of0µAat\ncode 0.\nThe current sink does notreach thefull1.33 mA because oftheerror inresistance ofthespan setting\npotentiometer. Atfull-scale, theresistor hadanactual resistance of480Ω.\n(16)\nFigure 36.Current vsSpan Setting Code\n34TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated9Power Supply Recommendations\n9.1 Power Sequence\nProtection diodes limit thevoltage compliance atterminal H,terminal L,and terminal W,making itimportant to\npower upVDDfirstbefore applying anyvoltage toterminal H,terminal L,andterminal W.The diodes areforward-\nbiasing, meaning VDDcanbepowered unintentionally ifVDDisnotpowered first. The ideal power-up sequence is\nVSS,VDD,VLOGIC ,digital inputs, andVH,VL,andVW.The order ofpowering digital inputs, VH,VL,andVWdoes not\nmatter aslong asthey arepowered after VSS,VDD,andVLOGIC .\n9.2 Wiper Position Upon Power Up\nItisprudent toknow thatwhen theDPOT ispowered off,theimpedance ofthedevice isnotknown. Upon power\nup,thedevice willgoto0x80h code foravery short period oftime while itloads thestored wiper position inthe\nEEPROM andthen willgotothestored position. This happens inless than 100uS.\n9.3 Dual-Supply vsSingle-Supply\nDual-supply operation allows theTPL0102 tohandle voltage that may swing negative. This isespecially useful\nforany application that involves negative voltages, such astheinput toanOpAmp oraudio signals. Itis\nrecommended that VSS(negative supply) ismirrored with VDD(positive supply) and both arecentered around\nGND. Forexample, ifdual-supply isdesired and VDD=2.50 V,then VSSshould beequal to-2.50 V,which will\nresult inGND centered between VDDandVSS.\nSingle-supply operation allows theTPL0102 tohandle positive voltages only. Insingle-supply, itisrecommended\nthatVSSistiedtoGND.\n0603 \nCapHA\nLA\nWA\nHB\nLB\nWB\nA2VDD\nA0\nA1\nGND\nSCL\nSDA\nVSS\n0603 \nCap\n0402 \nCap\nLocal SDALocal SCL \nTPL0102\n0402 \nCapVia to GND Plane\nVia to VDD Power Plane\nVia to VSS Power Plane\n35TPL0102\nwww.ti.com SLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nToensure reliability ofthedevice, please follow common printed-circuit board layout guidelines.\n•Leads totheinput should beasdirect aspossible with aminimum conductor length.\n•The ground path should have lowresistance andlowinductance.\n•Short trace-lengths should beused toavoid excessive loading.\n•Itiscommon tohave adedicated ground plane onaninner layer oftheboard.\n•Terminals thatareconnected toground should have alow-impedance path totheground plane intheform of\nwide polygon pours andmultiple vias.\n•Bypass capacitors should beused onpower supplies andshould beplaced asclose aspossible totheVDD\nandVSS pins.\n•Apply lowequivalent series resistance 0.1µFto10µFtantalum orelectrolytic capacitors atthesupplies to\nminimize transient disturbances andtofilter lowfrequency ripple.\n•Toreduce thetotal I2Cbus capacitance added byPCB parasitics, data lines (SCL and SDA) should bea\nshort aspossible andthewidths ofthetraces should also beminimized (e.g. 5-10 mils depending oncopper\nweight).\n10.2 Layout Example\nFigure 37.TPL0102 Layout Example\n36TPL0102\nSLIS134C –MARCH 2011 –REVISED SEPTEMBER 2015 www.ti.com\nProduct Folder Links: TPL0102Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.2 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPL0102-100PWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 EL-100\nTPL0102-100RUCR ACTIVE QFN RUC 143000RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 85 6NH\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF TPL0102-100 :\n•Enhanced Product: TPL0102-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPL0102-100PWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTPL0102-100RUCR QFN RUC 143000 180.0 8.42.32.30.554.08.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPL0102-100PWR TSSOP PW 142000 356.0 356.0 35.0\nTPL0102-100RUCR QFN RUC 143000 202.0 201.0 28.0\nPack Materials-Page 2\n\n\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.PACKAGE OUTLINE\n4220584/A   05/2019\nwww.ti.comX2QFN - 0.4 mm max height\nPLASTIC QUAD FLAT PACK- NO LEADRUC0014A\nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMM\nSYMMPIN 1 INDEX AREA2.1\n1.9\n2.1\n1.9\n0.4 MAX\n0.05\n0.00SEATING PLANEC\nPIN 1 ID\n(45oX0.1)2X 0.4\n8X 0.4\n1.6\n14X 0.25\n0.1514X 0.5\n0.3156 7\n8\n12\n13 14(0.15) TYP\nNOTES: (continued)\n3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .EXAMPLE BOARD LAYOUT\n4220584/A   05/2019\nwww.ti.comX2QFN - 0.4 mm max height RUC0014A\nPLASTIC QUAD FLAT PACK- NO LEAD\nSYMMSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 23X\n0.05 MAX\nALL AROUND\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDMETAL\nEXPOSED METALSOLDER MASK\nOPENING0.05 MIN\nALL AROUND SOLDER MASK\nOPENING\nEXPOSED METALMETAL UNDER\nSOLDER MASK14X (0.2)14X (0.6)\n(1.6)\n(1.8)(R0.05)8X (0.4)\n2X (0.4)(1.8)\nNOTES: (continued)\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4220584/A   05/2019\nwww.ti.comX2QFN - 0.4 mm max height RUC0014A\nPLASTIC QUAD FLAT PACK- NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.100mm THICK STENCIL\nSCALE: 23XSYMMSYMM\n14X (0.2)14X (0.6)\n(1.6)\n(1.8)(R0.05)8X (0.4)\n2X (0.4)(1.8)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPL0102-100RUCR

#### Key Specifications:
- **Voltage Ratings:**
  - Single-Supply Operation: 2.7V to 5.5V
  - Dual-Supply Operation: ±2.25V to ±2.75V
- **Current Ratings:**
  - Continuous current: ±2 mA
  - Pulse current: ±20 mA
- **Power Consumption:**
  - Standby current: 0.2 µA (typical)
  - Shutdown current: 0.2 µA (typical)
  - Non-volatile write current: 200 µA
- **Operating Temperature Range:**
  - -40°C to 85°C
- **Package Type:**
  - 14-pin MicroQFN (2.00 mm x 2.00 mm)
  - 14-pin TSSOP (5.00 mm x 4.40 mm)
- **Special Features:**
  - Two 256-position digital potentiometers
  - Non-volatile memory for wiper settings
  - I2C-compatible serial interface
  - Fast power-up response time (<100 µs)
  - ESD protection: 2000V (Human Body Model), 1000V (Charged Device Model)
- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The TPL0102 is a dual-channel digital potentiometer (DPOT) featuring two linear-taper potentiometers with 256 wiper positions each. It is designed to operate in both voltage divider and rheostat modes, allowing for versatile applications in electronic circuits. The device includes non-volatile memory (EEPROM) to store the last wiper position, ensuring that settings are retained even when power is removed. The TPL0102 can be controlled via an I2C interface, making it suitable for integration into digital systems.

#### Typical Applications:
- **Adjustable Gain Amplifiers:** The TPL0102 can be used to modify the gain of amplifiers by adjusting the resistance in feedback loops.
- **Adjustable Power Supplies:** It can serve as a variable resistor to control output voltage levels.
- **Precision Calibration:** The device is ideal for calibrating set-point thresholds in various sensors and measurement systems.
- **Mechanical Potentiometer Replacement:** It can replace traditional mechanical potentiometers in applications where digital control is preferred.
- **Digital to Analog Converters (DAC):** The TPL0102 can be configured to create a DAC by using its voltage divider capabilities in conjunction with an operational amplifier.

This summary provides a comprehensive overview of the TPL0102-100RUCR, highlighting its key specifications, functionality, and typical use cases in electronic applications.