Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 25 16:52:37 2025
| Host         : DESKTOP-UEGQADV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.210        0.000                      0                   20        0.251        0.000                      0                   20        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.210        0.000                      0                   20        0.251        0.000                      0                   20        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 uut1/dq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_done_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.773ns (33.560%)  route 1.530ns (66.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.856     5.954    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.432 r  uut1/dq_cnt_reg[3]/Q
                         net (fo=5, routed)           0.899     7.331    uut1/dq_cnt__0[3]
    SLICE_X113Y82        LUT5 (Prop_lut5_I4_O)        0.295     7.626 r  uut1/uut1//O
                         net (fo=1, routed)           0.632     8.257    uut1/dq_valid
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.678    15.466    uut1/clk_i_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/C
                         clock pessimism              0.466    15.932    
                         clock uncertainty           -0.035    15.896    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    15.467    uut1/dq_done_reg
  -------------------------------------------------------------------
                         required time                         15.467    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 uut1/dq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_done_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.773ns (31.793%)  route 1.658ns (68.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.856     5.954    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.432 f  uut1/dq_cnt_reg[3]/Q
                         net (fo=5, routed)           0.901     7.333    uut1/dq_cnt__0[3]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.295     7.628 r  uut1/dq_done/O
                         net (fo=2, routed)           0.758     8.385    uut1/p_0_in
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.678    15.466    uut1/clk_i_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/C
                         clock pessimism              0.466    15.932    
                         clock uncertainty           -0.035    15.896    
    SLICE_X113Y82        FDRE (Setup_fdre_C_CE)      -0.205    15.691    uut1/dq_done_reg
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 uut0/q_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.642ns (35.519%)  route 1.166ns (64.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.468ns = ( 15.468 - 10.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.857     5.955    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.518     6.473 f  uut0/q_cnt_reg[0]/Q
                         net (fo=6, routed)           0.826     7.299    uut0/q_cnt__0[0]
    SLICE_X112Y83        LUT5 (Prop_lut5_I2_O)        0.124     7.423 r  uut0/_inferred__1/i_/O
                         net (fo=1, routed)           0.339     7.762    uut0/q_valid
    SLICE_X112Y84        FDRE                                         r  uut0/q_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.680    15.468    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  uut0/q_valid_reg/C
                         clock pessimism              0.464    15.932    
                         clock uncertainty           -0.035    15.896    
    SLICE_X112Y84        FDRE (Setup_fdre_C_R)       -0.524    15.372    uut0/q_valid_reg
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 uut0/q_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.305%)  route 1.245ns (61.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 15.467 - 10.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.857     5.955    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478     6.433 r  uut0/q_cnt_reg[3]/Q
                         net (fo=4, routed)           0.866     7.299    uut0/q_cnt__0[3]
    SLICE_X112Y83        LUT5 (Prop_lut5_I3_O)        0.295     7.594 r  uut0/q_cnt/O
                         net (fo=4, routed)           0.379     7.973    uut0/p_1_in
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.679    15.467    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[0]/C
                         clock pessimism              0.488    15.955    
                         clock uncertainty           -0.035    15.919    
    SLICE_X112Y83        FDRE (Setup_fdre_C_CE)      -0.169    15.750    uut0/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 uut0/q_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.305%)  route 1.245ns (61.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 15.467 - 10.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.857     5.955    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478     6.433 r  uut0/q_cnt_reg[3]/Q
                         net (fo=4, routed)           0.866     7.299    uut0/q_cnt__0[3]
    SLICE_X112Y83        LUT5 (Prop_lut5_I3_O)        0.295     7.594 r  uut0/q_cnt/O
                         net (fo=4, routed)           0.379     7.973    uut0/p_1_in
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.679    15.467    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[1]/C
                         clock pessimism              0.488    15.955    
                         clock uncertainty           -0.035    15.919    
    SLICE_X112Y83        FDRE (Setup_fdre_C_CE)      -0.169    15.750    uut0/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 uut0/q_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.305%)  route 1.245ns (61.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 15.467 - 10.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.857     5.955    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478     6.433 r  uut0/q_cnt_reg[3]/Q
                         net (fo=4, routed)           0.866     7.299    uut0/q_cnt__0[3]
    SLICE_X112Y83        LUT5 (Prop_lut5_I3_O)        0.295     7.594 r  uut0/q_cnt/O
                         net (fo=4, routed)           0.379     7.973    uut0/p_1_in
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.679    15.467    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[2]/C
                         clock pessimism              0.488    15.955    
                         clock uncertainty           -0.035    15.919    
    SLICE_X112Y83        FDRE (Setup_fdre_C_CE)      -0.169    15.750    uut0/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 uut0/q_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.305%)  route 1.245ns (61.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 15.467 - 10.000 ) 
    Source Clock Delay      (SCD):    5.955ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.857     5.955    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.478     6.433 r  uut0/q_cnt_reg[3]/Q
                         net (fo=4, routed)           0.866     7.299    uut0/q_cnt__0[3]
    SLICE_X112Y83        LUT5 (Prop_lut5_I3_O)        0.295     7.594 r  uut0/q_cnt/O
                         net (fo=4, routed)           0.379     7.973    uut0/p_1_in
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.679    15.467    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/C
                         clock pessimism              0.488    15.955    
                         clock uncertainty           -0.035    15.919    
    SLICE_X112Y83        FDRE (Setup_fdre_C_CE)      -0.169    15.750    uut0/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 uut1/dq_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.773ns (37.656%)  route 1.280ns (62.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.856     5.954    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     6.432 f  uut1/dq_cnt_reg[3]/Q
                         net (fo=5, routed)           0.901     7.333    uut1/dq_cnt__0[3]
    SLICE_X113Y82        LUT4 (Prop_lut4_I0_O)        0.295     7.628 r  uut1/dq_done/O
                         net (fo=2, routed)           0.379     8.007    uut1/p_0_in
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.678    15.466    uut1/clk_i_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/C
                         clock pessimism              0.466    15.932    
                         clock uncertainty           -0.035    15.896    
    SLICE_X113Y82        FDRE (Setup_fdre_C_D)       -0.067    15.829    uut1/dq_done_reg
  -------------------------------------------------------------------
                         required time                         15.829    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             8.124ns  (required time - arrival time)
  Source:                 uut0/q_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.642ns (39.001%)  route 1.004ns (60.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.858     5.956    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  uut0/q_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  uut0/q_valid_reg/Q
                         net (fo=1, routed)           0.814     7.288    uut1/dq_cnt_reg[0]_0
    SLICE_X112Y82        LUT5 (Prop_lut5_I0_O)        0.124     7.412 r  uut1/dq_cnt/O
                         net (fo=4, routed)           0.190     7.602    uut1/dq_cnt_n_0
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.678    15.466    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/C
                         clock pessimism              0.464    15.930    
                         clock uncertainty           -0.035    15.894    
    SLICE_X112Y82        FDRE (Setup_fdre_C_CE)      -0.169    15.725    uut1/dq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  8.124    

Slack (MET) :             8.124ns  (required time - arrival time)
  Source:                 uut0/q_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.642ns (39.001%)  route 1.004ns (60.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 15.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.956ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.858     5.956    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  uut0/q_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.518     6.474 r  uut0/q_valid_reg/Q
                         net (fo=1, routed)           0.814     7.288    uut1/dq_cnt_reg[0]_0
    SLICE_X112Y82        LUT5 (Prop_lut5_I0_O)        0.124     7.412 r  uut1/dq_cnt/O
                         net (fo=4, routed)           0.190     7.602    uut1/dq_cnt_n_0
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.678    15.466    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[1]/C
                         clock pessimism              0.464    15.930    
                         clock uncertainty           -0.035    15.894    
    SLICE_X112Y82        FDRE (Setup_fdre_C_CE)      -0.169    15.725    uut1/dq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  8.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uut0/q_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.631     1.741    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/q_cnt_reg[0]/Q
                         net (fo=6, routed)           0.175     2.080    uut0/q_cnt__0[0]
    SLICE_X112Y83        LUT4 (Prop_lut4_I0_O)        0.043     2.123 r  uut0/q_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.123    uut0/p_2_in[3]
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.901     2.268    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[3]/C
                         clock pessimism             -0.526     1.741    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.131     1.872    uut0/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uut1/dq_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.630     1.740    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.904 r  uut1/dq_cnt_reg[0]/Q
                         net (fo=7, routed)           0.175     2.079    uut1/dq_cnt__0[0]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.043     2.122 r  uut1/dq_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.122    uut1/dq_cnt[3]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.900     2.267    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[3]/C
                         clock pessimism             -0.526     1.740    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.131     1.871    uut1/dq_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut0/q_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.631     1.741    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     1.905 f  uut0/q_cnt_reg[0]/Q
                         net (fo=6, routed)           0.175     2.080    uut0/q_cnt__0[0]
    SLICE_X112Y83        LUT4 (Prop_lut4_I0_O)        0.045     2.125 r  uut0/q_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.125    uut0/q_cnt[0]_i_1_n_0
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.901     2.268    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[0]/C
                         clock pessimism             -0.526     1.741    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.120     1.861    uut0/q_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uut1/dq_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.630     1.740    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.904 f  uut1/dq_cnt_reg[0]/Q
                         net (fo=7, routed)           0.175     2.079    uut1/dq_cnt__0[0]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.045     2.124 r  uut1/dq_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.124    uut1/dq_cnt[0]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.900     2.267    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/C
                         clock pessimism             -0.526     1.740    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.120     1.860    uut1/dq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 uut0/q_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.208ns (46.109%)  route 0.243ns (53.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.631     1.741    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/q_cnt_reg[1]/Q
                         net (fo=6, routed)           0.243     2.148    uut0/q_cnt__0[1]
    SLICE_X112Y83        LUT3 (Prop_lut3_I2_O)        0.044     2.192 r  uut0/q_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.192    uut0/p_2_in[2]
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.901     2.268    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[2]/C
                         clock pessimism             -0.526     1.741    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.131     1.872    uut0/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 uut0/q_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut0/q_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.228%)  route 0.243ns (53.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.631     1.741    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     1.905 r  uut0/q_cnt_reg[1]/Q
                         net (fo=6, routed)           0.243     2.148    uut0/q_cnt__0[1]
    SLICE_X112Y83        LUT2 (Prop_lut2_I1_O)        0.045     2.193 r  uut0/q_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.193    uut0/p_2_in[1]
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.901     2.268    uut0/clk_i_IBUF_BUFG
    SLICE_X112Y83        FDRE                                         r  uut0/q_cnt_reg[1]/C
                         clock pessimism             -0.526     1.741    
    SLICE_X112Y83        FDRE (Hold_fdre_C_D)         0.121     1.862    uut0/q_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 uut1/dq_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.208ns (43.945%)  route 0.265ns (56.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.630     1.740    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.904 r  uut1/dq_cnt_reg[1]/Q
                         net (fo=7, routed)           0.265     2.169    uut1/dq_cnt__0[1]
    SLICE_X112Y82        LUT3 (Prop_lut3_I2_O)        0.044     2.213 r  uut1/dq_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.213    uut1/dq_cnt[2]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.900     2.267    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[2]/C
                         clock pessimism             -0.526     1.740    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.131     1.871    uut1/dq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 uut1/dq_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.064%)  route 0.265ns (55.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.630     1.740    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.904 r  uut1/dq_cnt_reg[1]/Q
                         net (fo=7, routed)           0.265     2.169    uut1/dq_cnt__0[1]
    SLICE_X112Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.214 r  uut1/dq_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.214    uut1/dq_cnt[1]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.900     2.267    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[1]/C
                         clock pessimism             -0.526     1.740    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.121     1.861    uut1/dq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 uut1/dq_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.638%)  route 0.259ns (55.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.630     1.740    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.904 r  uut1/dq_cnt_reg[0]/Q
                         net (fo=7, routed)           0.143     2.047    uut1/dq_cnt__0[0]
    SLICE_X113Y82        LUT4 (Prop_lut4_I3_O)        0.045     2.092 r  uut1/dq_done/O
                         net (fo=2, routed)           0.116     2.208    uut1/p_0_in
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.900     2.267    uut1/clk_i_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  uut1/dq_done_reg/C
                         clock pessimism             -0.513     1.753    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.070     1.823    uut1/dq_done_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 uut1/dq_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/dq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.247ns (55.993%)  route 0.194ns (44.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.630     1.740    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.148     1.888 f  uut1/dq_cnt_reg[2]/Q
                         net (fo=6, routed)           0.138     2.027    uut1/dq_cnt__0[2]
    SLICE_X112Y82        LUT5 (Prop_lut5_I2_O)        0.099     2.126 r  uut1/dq_cnt/O
                         net (fo=4, routed)           0.056     2.181    uut1/dq_cnt_n_0
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.900     2.267    uut1/clk_i_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  uut1/dq_cnt_reg[0]/C
                         clock pessimism             -0.526     1.740    
    SLICE_X112Y82        FDRE (Hold_fdre_C_CE)       -0.016     1.724    uut1/dq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.457    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y83   uut0/q_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y83   uut0/q_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y83   uut0/q_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y83   uut0/q_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y84   uut0/q_valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y82   uut1/dq_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y82   uut1/dq_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y82   uut1/dq_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y82   uut1/dq_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   uut0/q_valid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y82   uut1/dq_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y84   uut0/q_valid_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y83   uut0/q_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y82   uut1/dq_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y82   uut1/dq_done_reg/C



