---
title: "verilog-preprocessor-re"
layout: doc
---
<strong>verilog-preprocessor-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
"\\(?:\\<\\(`\\(?:__\\(?:\\(?:FIL\\|LIN\\)E__\\)\\|celldefine\\|e\\(?:lse\\|nd\\(?:_keywords\\|celldefine\\|if\\)\\)\\|nounconnected_drive\\|resetall\\|un\\(?:connected_drive\\|defineall\\)\\)\\)\\>\\)\\|\\(?:\\<\\(`elsif\\|`ifn?def\\|`undef\\|`default_nettype\\|`begin_keywords\\)\\>\\s-\\)\\|\\(?:\\<\\(`line\\)\\>\\s-+[0-9]+\\s-+\"[^\"]+\"\\s-+[012]\\)\\|\\(?:\\<\\(`include\\)\\>\\s-+\\(?:\"[^\"]+\"\\|<[^>]+>\\)\\)\\|\\(?:\\<\\(`pragma\\)\\>\\s-+.+$\\)\\|\\(?:\\<\\(`timescale\\)\\>\\s-+10\\{0,2\\}\\s-*[munpf]?s\\s-*\\/\\s-*10\\{0,2\\}\\s-*[munpf]?s\\)\\|\\(?:\\<\\(`define\\|`if\\)\\>\\s-+\\(.*\\(?:\n.*\\)*?\\)\\(?:\n\\s-*\n\\|\\'\\)\\)"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.
