
robotic_arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b18  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08004cdc  08004cdc  00005cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cf4  08004cf4  00006034  2**0
                  CONTENTS
  4 .ARM          00000008  08004cf4  08004cf4  00005cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004cfc  08004cfc  00006034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cfc  08004cfc  00005cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d00  08004d00  00005d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20000000  08004d04  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000374  20000034  08004d38  00006034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  08004d38  000063a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006034  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f2c0  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002397  00000000  00000000  00015324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  000176c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a6e  00000000  00000000  00018420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a0c  00000000  00000000  00018e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010fec  00000000  00000000  0003a89a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd7af  00000000  00000000  0004b886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119035  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036ec  00000000  00000000  00119078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0011c764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000034 	.word	0x20000034
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08004cc4 	.word	0x08004cc4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000038 	.word	0x20000038
 8000200:	08004cc4 	.word	0x08004cc4

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b96a 	b.w	80004f0 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	460c      	mov	r4, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14e      	bne.n	80002de <__udivmoddi4+0xaa>
 8000240:	4694      	mov	ip, r2
 8000242:	458c      	cmp	ip, r1
 8000244:	4686      	mov	lr, r0
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	d962      	bls.n	8000312 <__udivmoddi4+0xde>
 800024c:	b14a      	cbz	r2, 8000262 <__udivmoddi4+0x2e>
 800024e:	f1c2 0320 	rsb	r3, r2, #32
 8000252:	4091      	lsls	r1, r2
 8000254:	fa20 f303 	lsr.w	r3, r0, r3
 8000258:	fa0c fc02 	lsl.w	ip, ip, r2
 800025c:	4319      	orrs	r1, r3
 800025e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000262:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000266:	fa1f f68c 	uxth.w	r6, ip
 800026a:	fbb1 f4f7 	udiv	r4, r1, r7
 800026e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000272:	fb07 1114 	mls	r1, r7, r4, r1
 8000276:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027a:	fb04 f106 	mul.w	r1, r4, r6
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f104 30ff 	add.w	r0, r4, #4294967295
 800028a:	f080 8112 	bcs.w	80004b2 <__udivmoddi4+0x27e>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 810f 	bls.w	80004b2 <__udivmoddi4+0x27e>
 8000294:	3c02      	subs	r4, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a59      	subs	r1, r3, r1
 800029a:	fa1f f38e 	uxth.w	r3, lr
 800029e:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a2:	fb07 1110 	mls	r1, r7, r0, r1
 80002a6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002aa:	fb00 f606 	mul.w	r6, r0, r6
 80002ae:	429e      	cmp	r6, r3
 80002b0:	d90a      	bls.n	80002c8 <__udivmoddi4+0x94>
 80002b2:	eb1c 0303 	adds.w	r3, ip, r3
 80002b6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ba:	f080 80fc 	bcs.w	80004b6 <__udivmoddi4+0x282>
 80002be:	429e      	cmp	r6, r3
 80002c0:	f240 80f9 	bls.w	80004b6 <__udivmoddi4+0x282>
 80002c4:	4463      	add	r3, ip
 80002c6:	3802      	subs	r0, #2
 80002c8:	1b9b      	subs	r3, r3, r6
 80002ca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ce:	2100      	movs	r1, #0
 80002d0:	b11d      	cbz	r5, 80002da <__udivmoddi4+0xa6>
 80002d2:	40d3      	lsrs	r3, r2
 80002d4:	2200      	movs	r2, #0
 80002d6:	e9c5 3200 	strd	r3, r2, [r5]
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d905      	bls.n	80002ee <__udivmoddi4+0xba>
 80002e2:	b10d      	cbz	r5, 80002e8 <__udivmoddi4+0xb4>
 80002e4:	e9c5 0100 	strd	r0, r1, [r5]
 80002e8:	2100      	movs	r1, #0
 80002ea:	4608      	mov	r0, r1
 80002ec:	e7f5      	b.n	80002da <__udivmoddi4+0xa6>
 80002ee:	fab3 f183 	clz	r1, r3
 80002f2:	2900      	cmp	r1, #0
 80002f4:	d146      	bne.n	8000384 <__udivmoddi4+0x150>
 80002f6:	42a3      	cmp	r3, r4
 80002f8:	d302      	bcc.n	8000300 <__udivmoddi4+0xcc>
 80002fa:	4290      	cmp	r0, r2
 80002fc:	f0c0 80f0 	bcc.w	80004e0 <__udivmoddi4+0x2ac>
 8000300:	1a86      	subs	r6, r0, r2
 8000302:	eb64 0303 	sbc.w	r3, r4, r3
 8000306:	2001      	movs	r0, #1
 8000308:	2d00      	cmp	r5, #0
 800030a:	d0e6      	beq.n	80002da <__udivmoddi4+0xa6>
 800030c:	e9c5 6300 	strd	r6, r3, [r5]
 8000310:	e7e3      	b.n	80002da <__udivmoddi4+0xa6>
 8000312:	2a00      	cmp	r2, #0
 8000314:	f040 8090 	bne.w	8000438 <__udivmoddi4+0x204>
 8000318:	eba1 040c 	sub.w	r4, r1, ip
 800031c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000320:	fa1f f78c 	uxth.w	r7, ip
 8000324:	2101      	movs	r1, #1
 8000326:	fbb4 f6f8 	udiv	r6, r4, r8
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb08 4416 	mls	r4, r8, r6, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb07 f006 	mul.w	r0, r7, r6
 800033a:	4298      	cmp	r0, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x11c>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 34ff 	add.w	r4, r6, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x11a>
 8000348:	4298      	cmp	r0, r3
 800034a:	f200 80cd 	bhi.w	80004e8 <__udivmoddi4+0x2b4>
 800034e:	4626      	mov	r6, r4
 8000350:	1a1c      	subs	r4, r3, r0
 8000352:	fa1f f38e 	uxth.w	r3, lr
 8000356:	fbb4 f0f8 	udiv	r0, r4, r8
 800035a:	fb08 4410 	mls	r4, r8, r0, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb00 f707 	mul.w	r7, r0, r7
 8000366:	429f      	cmp	r7, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x148>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x146>
 8000374:	429f      	cmp	r7, r3
 8000376:	f200 80b0 	bhi.w	80004da <__udivmoddi4+0x2a6>
 800037a:	4620      	mov	r0, r4
 800037c:	1bdb      	subs	r3, r3, r7
 800037e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0x9c>
 8000384:	f1c1 0620 	rsb	r6, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 f706 	lsr.w	r7, r2, r6
 800038e:	431f      	orrs	r7, r3
 8000390:	fa20 fc06 	lsr.w	ip, r0, r6
 8000394:	fa04 f301 	lsl.w	r3, r4, r1
 8000398:	ea43 030c 	orr.w	r3, r3, ip
 800039c:	40f4      	lsrs	r4, r6
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	0c38      	lsrs	r0, r7, #16
 80003a4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a8:	fbb4 fef0 	udiv	lr, r4, r0
 80003ac:	fa1f fc87 	uxth.w	ip, r7
 80003b0:	fb00 441e 	mls	r4, r0, lr, r4
 80003b4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b8:	fb0e f90c 	mul.w	r9, lr, ip
 80003bc:	45a1      	cmp	r9, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	d90a      	bls.n	80003da <__udivmoddi4+0x1a6>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ca:	f080 8084 	bcs.w	80004d6 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8081 	bls.w	80004d6 <__udivmoddi4+0x2a2>
 80003d4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d8:	443c      	add	r4, r7
 80003da:	eba4 0409 	sub.w	r4, r4, r9
 80003de:	fa1f f983 	uxth.w	r9, r3
 80003e2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e6:	fb00 4413 	mls	r4, r0, r3, r4
 80003ea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ee:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d907      	bls.n	8000406 <__udivmoddi4+0x1d2>
 80003f6:	193c      	adds	r4, r7, r4
 80003f8:	f103 30ff 	add.w	r0, r3, #4294967295
 80003fc:	d267      	bcs.n	80004ce <__udivmoddi4+0x29a>
 80003fe:	45a4      	cmp	ip, r4
 8000400:	d965      	bls.n	80004ce <__udivmoddi4+0x29a>
 8000402:	3b02      	subs	r3, #2
 8000404:	443c      	add	r4, r7
 8000406:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040a:	fba0 9302 	umull	r9, r3, r0, r2
 800040e:	eba4 040c 	sub.w	r4, r4, ip
 8000412:	429c      	cmp	r4, r3
 8000414:	46ce      	mov	lr, r9
 8000416:	469c      	mov	ip, r3
 8000418:	d351      	bcc.n	80004be <__udivmoddi4+0x28a>
 800041a:	d04e      	beq.n	80004ba <__udivmoddi4+0x286>
 800041c:	b155      	cbz	r5, 8000434 <__udivmoddi4+0x200>
 800041e:	ebb8 030e 	subs.w	r3, r8, lr
 8000422:	eb64 040c 	sbc.w	r4, r4, ip
 8000426:	fa04 f606 	lsl.w	r6, r4, r6
 800042a:	40cb      	lsrs	r3, r1
 800042c:	431e      	orrs	r6, r3
 800042e:	40cc      	lsrs	r4, r1
 8000430:	e9c5 6400 	strd	r6, r4, [r5]
 8000434:	2100      	movs	r1, #0
 8000436:	e750      	b.n	80002da <__udivmoddi4+0xa6>
 8000438:	f1c2 0320 	rsb	r3, r2, #32
 800043c:	fa20 f103 	lsr.w	r1, r0, r3
 8000440:	fa0c fc02 	lsl.w	ip, ip, r2
 8000444:	fa24 f303 	lsr.w	r3, r4, r3
 8000448:	4094      	lsls	r4, r2
 800044a:	430c      	orrs	r4, r1
 800044c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000450:	fa00 fe02 	lsl.w	lr, r0, r2
 8000454:	fa1f f78c 	uxth.w	r7, ip
 8000458:	fbb3 f0f8 	udiv	r0, r3, r8
 800045c:	fb08 3110 	mls	r1, r8, r0, r3
 8000460:	0c23      	lsrs	r3, r4, #16
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f107 	mul.w	r1, r0, r7
 800046a:	4299      	cmp	r1, r3
 800046c:	d908      	bls.n	8000480 <__udivmoddi4+0x24c>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 36ff 	add.w	r6, r0, #4294967295
 8000476:	d22c      	bcs.n	80004d2 <__udivmoddi4+0x29e>
 8000478:	4299      	cmp	r1, r3
 800047a:	d92a      	bls.n	80004d2 <__udivmoddi4+0x29e>
 800047c:	3802      	subs	r0, #2
 800047e:	4463      	add	r3, ip
 8000480:	1a5b      	subs	r3, r3, r1
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb3 f1f8 	udiv	r1, r3, r8
 8000488:	fb08 3311 	mls	r3, r8, r1, r3
 800048c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000490:	fb01 f307 	mul.w	r3, r1, r7
 8000494:	42a3      	cmp	r3, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x276>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a0:	d213      	bcs.n	80004ca <__udivmoddi4+0x296>
 80004a2:	42a3      	cmp	r3, r4
 80004a4:	d911      	bls.n	80004ca <__udivmoddi4+0x296>
 80004a6:	3902      	subs	r1, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	1ae4      	subs	r4, r4, r3
 80004ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b0:	e739      	b.n	8000326 <__udivmoddi4+0xf2>
 80004b2:	4604      	mov	r4, r0
 80004b4:	e6f0      	b.n	8000298 <__udivmoddi4+0x64>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e706      	b.n	80002c8 <__udivmoddi4+0x94>
 80004ba:	45c8      	cmp	r8, r9
 80004bc:	d2ae      	bcs.n	800041c <__udivmoddi4+0x1e8>
 80004be:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7a8      	b.n	800041c <__udivmoddi4+0x1e8>
 80004ca:	4631      	mov	r1, r6
 80004cc:	e7ed      	b.n	80004aa <__udivmoddi4+0x276>
 80004ce:	4603      	mov	r3, r0
 80004d0:	e799      	b.n	8000406 <__udivmoddi4+0x1d2>
 80004d2:	4630      	mov	r0, r6
 80004d4:	e7d4      	b.n	8000480 <__udivmoddi4+0x24c>
 80004d6:	46d6      	mov	lr, sl
 80004d8:	e77f      	b.n	80003da <__udivmoddi4+0x1a6>
 80004da:	4463      	add	r3, ip
 80004dc:	3802      	subs	r0, #2
 80004de:	e74d      	b.n	800037c <__udivmoddi4+0x148>
 80004e0:	4606      	mov	r6, r0
 80004e2:	4623      	mov	r3, r4
 80004e4:	4608      	mov	r0, r1
 80004e6:	e70f      	b.n	8000308 <__udivmoddi4+0xd4>
 80004e8:	3e02      	subs	r6, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	e730      	b.n	8000350 <__udivmoddi4+0x11c>
 80004ee:	bf00      	nop

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b08a      	sub	sp, #40	@ 0x28
 80004f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004fa:	f107 0314 	add.w	r3, r7, #20
 80004fe:	2200      	movs	r2, #0
 8000500:	601a      	str	r2, [r3, #0]
 8000502:	605a      	str	r2, [r3, #4]
 8000504:	609a      	str	r2, [r3, #8]
 8000506:	60da      	str	r2, [r3, #12]
 8000508:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800050a:	2300      	movs	r3, #0
 800050c:	613b      	str	r3, [r7, #16]
 800050e:	4b55      	ldr	r3, [pc, #340]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000512:	4a54      	ldr	r2, [pc, #336]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000514:	f043 0304 	orr.w	r3, r3, #4
 8000518:	6313      	str	r3, [r2, #48]	@ 0x30
 800051a:	4b52      	ldr	r3, [pc, #328]	@ (8000664 <MX_GPIO_Init+0x170>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800051e:	f003 0304 	and.w	r3, r3, #4
 8000522:	613b      	str	r3, [r7, #16]
 8000524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000526:	2300      	movs	r3, #0
 8000528:	60fb      	str	r3, [r7, #12]
 800052a:	4b4e      	ldr	r3, [pc, #312]	@ (8000664 <MX_GPIO_Init+0x170>)
 800052c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800052e:	4a4d      	ldr	r2, [pc, #308]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000530:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000534:	6313      	str	r3, [r2, #48]	@ 0x30
 8000536:	4b4b      	ldr	r3, [pc, #300]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800053a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000542:	2300      	movs	r3, #0
 8000544:	60bb      	str	r3, [r7, #8]
 8000546:	4b47      	ldr	r3, [pc, #284]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800054a:	4a46      	ldr	r2, [pc, #280]	@ (8000664 <MX_GPIO_Init+0x170>)
 800054c:	f043 0301 	orr.w	r3, r3, #1
 8000550:	6313      	str	r3, [r2, #48]	@ 0x30
 8000552:	4b44      	ldr	r3, [pc, #272]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000556:	f003 0301 	and.w	r3, r3, #1
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800055e:	2300      	movs	r3, #0
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	4b40      	ldr	r3, [pc, #256]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000566:	4a3f      	ldr	r2, [pc, #252]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000568:	f043 0302 	orr.w	r3, r3, #2
 800056c:	6313      	str	r3, [r2, #48]	@ 0x30
 800056e:	4b3d      	ldr	r3, [pc, #244]	@ (8000664 <MX_GPIO_Init+0x170>)
 8000570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000572:	f003 0302 	and.w	r3, r3, #2
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DIRECTION4_Pin|DIRECTION3_Pin, GPIO_PIN_RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	21e0      	movs	r1, #224	@ 0xe0
 800057e:	483a      	ldr	r0, [pc, #232]	@ (8000668 <MX_GPIO_Init+0x174>)
 8000580:	f002 f840 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIRECTION2_GPIO_Port, DIRECTION2_Pin, GPIO_PIN_RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	2110      	movs	r1, #16
 8000588:	4838      	ldr	r0, [pc, #224]	@ (800066c <MX_GPIO_Init+0x178>)
 800058a:	f002 f83b 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_SET);
 800058e:	2201      	movs	r2, #1
 8000590:	2120      	movs	r1, #32
 8000592:	4836      	ldr	r0, [pc, #216]	@ (800066c <MX_GPIO_Init+0x178>)
 8000594:	f002 f836 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIRECTION1_GPIO_Port, DIRECTION1_Pin, GPIO_PIN_RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2101      	movs	r1, #1
 800059c:	4834      	ldr	r0, [pc, #208]	@ (8000670 <MX_GPIO_Init+0x17c>)
 800059e:	f002 f831 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DISABLE_button_Pin;
 80005a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005a8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80005ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ae:	2300      	movs	r3, #0
 80005b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISABLE_button_GPIO_Port, &GPIO_InitStruct);
 80005b2:	f107 0314 	add.w	r3, r7, #20
 80005b6:	4619      	mov	r1, r3
 80005b8:	482c      	ldr	r0, [pc, #176]	@ (800066c <MX_GPIO_Init+0x178>)
 80005ba:	f001 fe8f 	bl	80022dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80005be:	2320      	movs	r3, #32
 80005c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c2:	2301      	movs	r3, #1
 80005c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ca:	2300      	movs	r3, #0
 80005cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80005ce:	f107 0314 	add.w	r3, r7, #20
 80005d2:	4619      	mov	r1, r3
 80005d4:	4824      	ldr	r0, [pc, #144]	@ (8000668 <MX_GPIO_Init+0x174>)
 80005d6:	f001 fe81 	bl	80022dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = DIRECTION4_Pin|DIRECTION3_Pin;
 80005da:	23c0      	movs	r3, #192	@ 0xc0
 80005dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005de:	2301      	movs	r3, #1
 80005e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005e2:	2302      	movs	r3, #2
 80005e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e6:	2300      	movs	r3, #0
 80005e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ea:	f107 0314 	add.w	r3, r7, #20
 80005ee:	4619      	mov	r1, r3
 80005f0:	481d      	ldr	r0, [pc, #116]	@ (8000668 <MX_GPIO_Init+0x174>)
 80005f2:	f001 fe73 	bl	80022dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIRECTION2_Pin;
 80005f6:	2310      	movs	r3, #16
 80005f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005fa:	2301      	movs	r3, #1
 80005fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005fe:	2302      	movs	r3, #2
 8000600:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000602:	2300      	movs	r3, #0
 8000604:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIRECTION2_GPIO_Port, &GPIO_InitStruct);
 8000606:	f107 0314 	add.w	r3, r7, #20
 800060a:	4619      	mov	r1, r3
 800060c:	4817      	ldr	r0, [pc, #92]	@ (800066c <MX_GPIO_Init+0x178>)
 800060e:	f001 fe65 	bl	80022dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8000612:	2320      	movs	r3, #32
 8000614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000616:	2301      	movs	r3, #1
 8000618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800061a:	2301      	movs	r3, #1
 800061c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800061e:	2302      	movs	r3, #2
 8000620:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000622:	f107 0314 	add.w	r3, r7, #20
 8000626:	4619      	mov	r1, r3
 8000628:	4810      	ldr	r0, [pc, #64]	@ (800066c <MX_GPIO_Init+0x178>)
 800062a:	f001 fe57 	bl	80022dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIRECTION1_Pin;
 800062e:	2301      	movs	r3, #1
 8000630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000632:	2301      	movs	r3, #1
 8000634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000636:	2302      	movs	r3, #2
 8000638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800063a:	2300      	movs	r3, #0
 800063c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIRECTION1_GPIO_Port, &GPIO_InitStruct);
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4619      	mov	r1, r3
 8000644:	480a      	ldr	r0, [pc, #40]	@ (8000670 <MX_GPIO_Init+0x17c>)
 8000646:	f001 fe49 	bl	80022dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800064a:	2200      	movs	r2, #0
 800064c:	2100      	movs	r1, #0
 800064e:	2028      	movs	r0, #40	@ 0x28
 8000650:	f001 fe0d 	bl	800226e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000654:	2028      	movs	r0, #40	@ 0x28
 8000656:	f001 fe26 	bl	80022a6 <HAL_NVIC_EnableIRQ>

}
 800065a:	bf00      	nop
 800065c:	3728      	adds	r7, #40	@ 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800
 8000668:	40020000 	.word	0x40020000
 800066c:	40020800 	.word	0x40020800
 8000670:	40020400 	.word	0x40020400

08000674 <TIM_Cmd>:
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	460b      	mov	r3, r1
 800067e:	70fb      	strb	r3, [r7, #3]
 8000680:	78fb      	ldrb	r3, [r7, #3]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d006      	beq.n	8000694 <TIM_Cmd+0x20>
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f043 0201 	orr.w	r2, r3, #1
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	e006      	b.n	80006a2 <TIM_Cmd+0x2e>
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800069c:	4013      	ands	r3, r2
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	6013      	str	r3, [r2, #0]
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
	...

080006b0 <trapezoidal_func>:
 80006b0:	b480      	push	{r7}
 80006b2:	b087      	sub	sp, #28
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006c2:	617b      	str	r3, [r7, #20]
 80006c4:	4a71      	ldr	r2, [pc, #452]	@ (800088c <trapezoidal_func+0x1dc>)
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006cc:	4970      	ldr	r1, [pc, #448]	@ (8000890 <trapezoidal_func+0x1e0>)
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	dd2a      	ble.n	800072e <trapezoidal_func+0x7e>
 80006d8:	4a6d      	ldr	r2, [pc, #436]	@ (8000890 <trapezoidal_func+0x1e0>)
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006e6:	4a6a      	ldr	r2, [pc, #424]	@ (8000890 <trapezoidal_func+0x1e0>)
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ee:	461a      	mov	r2, r3
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	60da      	str	r2, [r3, #12]
 80006f4:	4a66      	ldr	r2, [pc, #408]	@ (8000890 <trapezoidal_func+0x1e0>)
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	629a      	str	r2, [r3, #40]	@ 0x28
 8000702:	68bb      	ldr	r3, [r7, #8]
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	0852      	lsrs	r2, r2, #1
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	695a      	ldr	r2, [r3, #20]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f042 0201 	orr.w	r2, r2, #1
 800071e:	615a      	str	r2, [r3, #20]
 8000720:	4a5c      	ldr	r2, [pc, #368]	@ (8000894 <trapezoidal_func+0x1e4>)
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	625a      	str	r2, [r3, #36]	@ 0x24
 800072e:	4a57      	ldr	r2, [pc, #348]	@ (800088c <trapezoidal_func+0x1dc>)
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000736:	4958      	ldr	r1, [pc, #352]	@ (8000898 <trapezoidal_func+0x1e8>)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800073e:	3b32      	subs	r3, #50	@ 0x32
 8000740:	429a      	cmp	r2, r3
 8000742:	da57      	bge.n	80007f4 <trapezoidal_func+0x144>
 8000744:	4a55      	ldr	r2, [pc, #340]	@ (800089c <trapezoidal_func+0x1ec>)
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800074c:	0fda      	lsrs	r2, r3, #31
 800074e:	4413      	add	r3, r2
 8000750:	105b      	asrs	r3, r3, #1
 8000752:	461a      	mov	r2, r3
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	4293      	cmp	r3, r2
 8000758:	dc4c      	bgt.n	80007f4 <trapezoidal_func+0x144>
 800075a:	4a4f      	ldr	r2, [pc, #316]	@ (8000898 <trapezoidal_func+0x1e8>)
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000762:	f1a3 0232 	sub.w	r2, r3, #50	@ 0x32
 8000766:	494c      	ldr	r1, [pc, #304]	@ (8000898 <trapezoidal_func+0x1e8>)
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800076e:	4a4a      	ldr	r2, [pc, #296]	@ (8000898 <trapezoidal_func+0x1e8>)
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000776:	494a      	ldr	r1, [pc, #296]	@ (80008a0 <trapezoidal_func+0x1f0>)
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800077e:	429a      	cmp	r2, r3
 8000780:	dc07      	bgt.n	8000792 <trapezoidal_func+0xe2>
 8000782:	4a47      	ldr	r2, [pc, #284]	@ (80008a0 <trapezoidal_func+0x1f0>)
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800078a:	4943      	ldr	r1, [pc, #268]	@ (8000898 <trapezoidal_func+0x1e8>)
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000792:	4a41      	ldr	r2, [pc, #260]	@ (8000898 <trapezoidal_func+0x1e8>)
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007a0:	4a3d      	ldr	r2, [pc, #244]	@ (8000898 <trapezoidal_func+0x1e8>)
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007a8:	461a      	mov	r2, r3
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	60da      	str	r2, [r3, #12]
 80007ae:	4a3a      	ldr	r2, [pc, #232]	@ (8000898 <trapezoidal_func+0x1e8>)
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	0852      	lsrs	r2, r2, #1
 80007c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	695a      	ldr	r2, [r3, #20]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f042 0201 	orr.w	r2, r2, #1
 80007d8:	615a      	str	r2, [r3, #20]
 80007da:	4a2e      	ldr	r2, [pc, #184]	@ (8000894 <trapezoidal_func+0x1e4>)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80007e8:	4b2e      	ldr	r3, [pc, #184]	@ (80008a4 <trapezoidal_func+0x1f4>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	3305      	adds	r3, #5
 80007ee:	4a2d      	ldr	r2, [pc, #180]	@ (80008a4 <trapezoidal_func+0x1f4>)
 80007f0:	6013      	str	r3, [r2, #0]
 80007f2:	e0b4      	b.n	800095e <trapezoidal_func+0x2ae>
 80007f4:	4a25      	ldr	r2, [pc, #148]	@ (800088c <trapezoidal_func+0x1dc>)
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007fc:	4926      	ldr	r1, [pc, #152]	@ (8000898 <trapezoidal_func+0x1e8>)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000804:	3b32      	subs	r3, #50	@ 0x32
 8000806:	429a      	cmp	r2, r3
 8000808:	db4e      	blt.n	80008a8 <trapezoidal_func+0x1f8>
 800080a:	4a23      	ldr	r2, [pc, #140]	@ (8000898 <trapezoidal_func+0x1e8>)
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000812:	491e      	ldr	r1, [pc, #120]	@ (800088c <trapezoidal_func+0x1dc>)
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800081a:	429a      	cmp	r2, r3
 800081c:	dd44      	ble.n	80008a8 <trapezoidal_func+0x1f8>
 800081e:	4a1f      	ldr	r2, [pc, #124]	@ (800089c <trapezoidal_func+0x1ec>)
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000826:	0fda      	lsrs	r2, r3, #31
 8000828:	4413      	add	r3, r2
 800082a:	105b      	asrs	r3, r3, #1
 800082c:	461a      	mov	r2, r3
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	4293      	cmp	r3, r2
 8000832:	dc39      	bgt.n	80008a8 <trapezoidal_func+0x1f8>
 8000834:	4a15      	ldr	r2, [pc, #84]	@ (800088c <trapezoidal_func+0x1dc>)
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000842:	4a12      	ldr	r2, [pc, #72]	@ (800088c <trapezoidal_func+0x1dc>)
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800084a:	461a      	mov	r2, r3
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	4a0e      	ldr	r2, [pc, #56]	@ (800088c <trapezoidal_func+0x1dc>)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	629a      	str	r2, [r3, #40]	@ 0x28
 800085e:	68bb      	ldr	r3, [r7, #8]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	0852      	lsrs	r2, r2, #1
 800086a:	635a      	str	r2, [r3, #52]	@ 0x34
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	695a      	ldr	r2, [r3, #20]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f042 0201 	orr.w	r2, r2, #1
 800087a:	615a      	str	r2, [r3, #20]
 800087c:	4a05      	ldr	r2, [pc, #20]	@ (8000894 <trapezoidal_func+0x1e4>)
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	625a      	str	r2, [r3, #36]	@ 0x24
 800088a:	e068      	b.n	800095e <trapezoidal_func+0x2ae>
 800088c:	20000104 	.word	0x20000104
 8000890:	20000000 	.word	0x20000000
 8000894:	20000050 	.word	0x20000050
 8000898:	20000018 	.word	0x20000018
 800089c:	200000f8 	.word	0x200000f8
 80008a0:	2000000c 	.word	0x2000000c
 80008a4:	2000005c 	.word	0x2000005c
 80008a8:	4a30      	ldr	r2, [pc, #192]	@ (800096c <trapezoidal_func+0x2bc>)
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000970 <trapezoidal_func+0x2c0>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	1ad3      	subs	r3, r2, r3
 80008b6:	697a      	ldr	r2, [r7, #20]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	db50      	blt.n	800095e <trapezoidal_func+0x2ae>
 80008bc:	4a2d      	ldr	r2, [pc, #180]	@ (8000974 <trapezoidal_func+0x2c4>)
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008c4:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80008c8:	492a      	ldr	r1, [pc, #168]	@ (8000974 <trapezoidal_func+0x2c4>)
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80008d0:	4a29      	ldr	r2, [pc, #164]	@ (8000978 <trapezoidal_func+0x2c8>)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d8:	f103 0231 	add.w	r2, r3, #49	@ 0x31
 80008dc:	4925      	ldr	r1, [pc, #148]	@ (8000974 <trapezoidal_func+0x2c4>)
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	da09      	bge.n	80008fc <trapezoidal_func+0x24c>
 80008e8:	4a23      	ldr	r2, [pc, #140]	@ (8000978 <trapezoidal_func+0x2c8>)
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008f0:	f1a3 0232 	sub.w	r2, r3, #50	@ 0x32
 80008f4:	491f      	ldr	r1, [pc, #124]	@ (8000974 <trapezoidal_func+0x2c4>)
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80008fc:	4a1d      	ldr	r2, [pc, #116]	@ (8000974 <trapezoidal_func+0x2c4>)
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	62da      	str	r2, [r3, #44]	@ 0x2c
 800090a:	4a1a      	ldr	r2, [pc, #104]	@ (8000974 <trapezoidal_func+0x2c4>)
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000912:	461a      	mov	r2, r3
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	4a16      	ldr	r2, [pc, #88]	@ (8000974 <trapezoidal_func+0x2c4>)
 800091a:	68fb      	ldr	r3, [r7, #12]
 800091c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	629a      	str	r2, [r3, #40]	@ 0x28
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	0852      	lsrs	r2, r2, #1
 8000932:	635a      	str	r2, [r3, #52]	@ 0x34
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	695a      	ldr	r2, [r3, #20]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f042 0201 	orr.w	r2, r2, #1
 8000942:	615a      	str	r2, [r3, #20]
 8000944:	4a0d      	ldr	r2, [pc, #52]	@ (800097c <trapezoidal_func+0x2cc>)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	625a      	str	r2, [r3, #36]	@ 0x24
 8000952:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <trapezoidal_func+0x2d0>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	3305      	adds	r3, #5
 8000958:	4a09      	ldr	r2, [pc, #36]	@ (8000980 <trapezoidal_func+0x2d0>)
 800095a:	6013      	str	r3, [r2, #0]
 800095c:	e7ff      	b.n	800095e <trapezoidal_func+0x2ae>
 800095e:	bf00      	nop
 8000960:	371c      	adds	r7, #28
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	200000f8 	.word	0x200000f8
 8000970:	2000005c 	.word	0x2000005c
 8000974:	20000018 	.word	0x20000018
 8000978:	20000000 	.word	0x20000000
 800097c:	20000050 	.word	0x20000050
 8000980:	20000060 	.word	0x20000060

08000984 <HAL_TIM_PeriodElapsedCallback>:
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a44      	ldr	r2, [pc, #272]	@ (8000aa4 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d12a      	bne.n	80009ec <HAL_TIM_PeriodElapsedCallback+0x68>
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009a2:	429a      	cmp	r2, r3
 80009a4:	d322      	bcc.n	80009ec <HAL_TIM_PeriodElapsedCallback+0x68>
 80009a6:	2100      	movs	r1, #0
 80009a8:	483f      	ldr	r0, [pc, #252]	@ (8000aa8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80009aa:	f002 fe75 	bl	8003698 <HAL_TIM_PWM_Stop_IT>
 80009ae:	4b3f      	ldr	r3, [pc, #252]	@ (8000aac <HAL_TIM_PeriodElapsedCallback+0x128>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	695a      	ldr	r2, [r3, #20]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f042 0201 	orr.w	r2, r2, #1
 80009c2:	615a      	str	r2, [r3, #20]
 80009c4:	4b38      	ldr	r3, [pc, #224]	@ (8000aa8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	695a      	ldr	r2, [r3, #20]
 80009ca:	4b37      	ldr	r3, [pc, #220]	@ (8000aa8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	f042 0201 	orr.w	r2, r2, #1
 80009d2:	615a      	str	r2, [r3, #20]
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff fe4a 	bl	8000674 <TIM_Cmd>
 80009e0:	4b31      	ldr	r3, [pc, #196]	@ (8000aa8 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fe44 	bl	8000674 <TIM_Cmd>
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a2f      	ldr	r2, [pc, #188]	@ (8000ab0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d128      	bne.n	8000a48 <HAL_TIM_PeriodElapsedCallback+0xc4>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a02:	429a      	cmp	r2, r3
 8000a04:	d320      	bcc.n	8000a48 <HAL_TIM_PeriodElapsedCallback+0xc4>
 8000a06:	2100      	movs	r1, #0
 8000a08:	482a      	ldr	r0, [pc, #168]	@ (8000ab4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000a0a:	f002 fe45 	bl	8003698 <HAL_TIM_PWM_Stop_IT>
 8000a0e:	2104      	movs	r1, #4
 8000a10:	4828      	ldr	r0, [pc, #160]	@ (8000ab4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000a12:	f002 fe41 	bl	8003698 <HAL_TIM_PWM_Stop_IT>
 8000a16:	4b25      	ldr	r3, [pc, #148]	@ (8000aac <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	695a      	ldr	r2, [r3, #20]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f042 0201 	orr.w	r2, r2, #1
 8000a2a:	615a      	str	r2, [r3, #20]
 8000a2c:	4b21      	ldr	r3, [pc, #132]	@ (8000ab4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	695a      	ldr	r2, [r3, #20]
 8000a32:	4b20      	ldr	r3, [pc, #128]	@ (8000ab4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f042 0201 	orr.w	r2, r2, #1
 8000a3a:	615a      	str	r2, [r3, #20]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2100      	movs	r1, #0
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff fe16 	bl	8000674 <TIM_Cmd>
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ab8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d124      	bne.n	8000a9c <HAL_TIM_PeriodElapsedCallback+0x118>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d31c      	bcc.n	8000a9c <HAL_TIM_PeriodElapsedCallback+0x118>
 8000a62:	2100      	movs	r1, #0
 8000a64:	4815      	ldr	r0, [pc, #84]	@ (8000abc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000a66:	f002 fe17 	bl	8003698 <HAL_TIM_PWM_Stop_IT>
 8000a6a:	4b10      	ldr	r3, [pc, #64]	@ (8000aac <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	695a      	ldr	r2, [r3, #20]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f042 0201 	orr.w	r2, r2, #1
 8000a7e:	615a      	str	r2, [r3, #20]
 8000a80:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	695a      	ldr	r2, [r3, #20]
 8000a86:	4b0d      	ldr	r3, [pc, #52]	@ (8000abc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f042 0201 	orr.w	r2, r2, #1
 8000a8e:	615a      	str	r2, [r3, #20]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2100      	movs	r1, #0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff fdec 	bl	8000674 <TIM_Cmd>
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40000c00 	.word	0x40000c00
 8000aa8:	20000284 	.word	0x20000284
 8000aac:	20000050 	.word	0x20000050
 8000ab0:	40000400 	.word	0x40000400
 8000ab4:	20000164 	.word	0x20000164
 8000ab8:	40000800 	.word	0x40000800
 8000abc:	2000011c 	.word	0x2000011c

08000ac0 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a1c      	ldr	r2, [pc, #112]	@ (8000b40 <HAL_TIM_PWM_PulseFinishedCallback+0x80>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d10e      	bne.n	8000af0 <HAL_TIM_PWM_PulseFinishedCallback+0x30>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ad8:	3301      	adds	r3, #1
 8000ada:	4a1a      	ldr	r2, [pc, #104]	@ (8000b44 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 8000adc:	6812      	ldr	r2, [r2, #0]
 8000ade:	4413      	add	r3, r2
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	4b18      	ldr	r3, [pc, #96]	@ (8000b44 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	4a18      	ldr	r2, [pc, #96]	@ (8000b48 <HAL_TIM_PWM_PulseFinishedCallback+0x88>)
 8000ae8:	6879      	ldr	r1, [r7, #4]
 8000aea:	2000      	movs	r0, #0
 8000aec:	f7ff fde0 	bl	80006b0 <trapezoidal_func>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000af8:	d10e      	bne.n	8000b18 <HAL_TIM_PWM_PulseFinishedCallback+0x58>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b00:	3301      	adds	r3, #1
 8000b02:	4a10      	ldr	r2, [pc, #64]	@ (8000b44 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 8000b04:	6852      	ldr	r2, [r2, #4]
 8000b06:	4413      	add	r3, r2
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000b44 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b4c <HAL_TIM_PWM_PulseFinishedCallback+0x8c>)
 8000b10:	6879      	ldr	r1, [r7, #4]
 8000b12:	2001      	movs	r0, #1
 8000b14:	f7ff fdcc 	bl	80006b0 <trapezoidal_func>
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a0c      	ldr	r2, [pc, #48]	@ (8000b50 <HAL_TIM_PWM_PulseFinishedCallback+0x90>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d109      	bne.n	8000b36 <HAL_TIM_PWM_PulseFinishedCallback+0x76>
 8000b22:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 8000b24:	689b      	ldr	r3, [r3, #8]
 8000b26:	3305      	adds	r3, #5
 8000b28:	4a06      	ldr	r2, [pc, #24]	@ (8000b44 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 8000b2a:	6093      	str	r3, [r2, #8]
 8000b2c:	4a09      	ldr	r2, [pc, #36]	@ (8000b54 <HAL_TIM_PWM_PulseFinishedCallback+0x94>)
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	2002      	movs	r0, #2
 8000b32:	f7ff fdbd 	bl	80006b0 <trapezoidal_func>
 8000b36:	bf00      	nop
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40010000 	.word	0x40010000
 8000b44:	20000050 	.word	0x20000050
 8000b48:	200001f4 	.word	0x200001f4
 8000b4c:	200001ac 	.word	0x200001ac
 8000b50:	40010400 	.word	0x40010400
 8000b54:	2000023c 	.word	0x2000023c

08000b58 <main>:

	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af02      	add	r7, sp, #8

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
	MX_USART2_UART_Init();
 8000b5e:	f001 fa15 	bl	8001f8c <HAL_Init>
	MX_TIM5_Init();
	MX_TIM1_Init();
	MX_TIM2_Init();
	MX_TIM4_Init();
	MX_TIM8_Init();
	MX_TIM10_Init();
 8000b62:	f000 f8a7 	bl	8000cb4 <SystemClock_Config>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim4);
	HAL_TIM_Base_Start_IT(&htim3);
	HAL_TIM_Base_Start_IT(&htim5);

	HAL_GPIO_WritePin(ENABLE_GPIO_Port, ENABLE_Pin, GPIO_PIN_RESET); //ENABLE
 8000b66:	f7ff fcc5 	bl	80004f4 <MX_GPIO_Init>
	/*
 8000b6a:	f001 f973 	bl	8001e54 <MX_USART2_UART_Init>
	 stepper_init(obj, resol, microstep, enable_port, direction_port, timer slave, timerpwm*/
 8000b6e:	f000 fcf1 	bl	8001554 <MX_TIM3_Init>
	stepper_init(&stp1, &htim1, &htim4, 1.8, 4 * 4.27, DIRECTION1_GPIO_Port,
 8000b72:	f000 fdb7 	bl	80016e4 <MX_TIM5_Init>
	DIRECTION1_Pin);
 8000b76:	f000 fbc9 	bl	800130c <MX_TIM1_Init>

 8000b7a:	f000 fc69 	bl	8001450 <MX_TIM2_Init>
	stepper_init(&stp2, &htim2, &htim3, 1.8, 4 * 6, DIRECTION2_GPIO_Port,
 8000b7e:	f000 fd4d 	bl	800161c <MX_TIM4_Init>
	DIRECTION2_Pin);
 8000b82:	f000 fe13 	bl	80017ac <MX_TIM8_Init>
	stepper_init(&stp3, &htim2, &htim3, 1.8, 4 * 6, DIRECTION3_GPIO_Port,
 8000b86:	f000 feb3 	bl	80018f0 <MX_TIM10_Init>
	DIRECTION3_Pin);
 8000b8a:	f000 feff 	bl	800198c <MX_TIM11_Init>
	stepper_init(&stp4, &htim8, &htim5, 1.8, 8 * 4.9, DIRECTION4_GPIO_Port,
	DIRECTION4_Pin);
 8000b8e:	4835      	ldr	r0, [pc, #212]	@ (8000c64 <main+0x10c>)
 8000b90:	f002 fba2 	bl	80032d8 <HAL_TIM_Base_Start_IT>

 8000b94:	4834      	ldr	r0, [pc, #208]	@ (8000c68 <main+0x110>)
 8000b96:	f002 fb9f 	bl	80032d8 <HAL_TIM_Base_Start_IT>
	servo_init(&srv1, &htim10);
 8000b9a:	4834      	ldr	r0, [pc, #208]	@ (8000c6c <main+0x114>)
 8000b9c:	f002 fb9c 	bl	80032d8 <HAL_TIM_Base_Start_IT>
	servo_init(&srv2, &htim11);

 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2120      	movs	r1, #32
 8000ba4:	4832      	ldr	r0, [pc, #200]	@ (8000c70 <main+0x118>)
 8000ba6:	f001 fd2d 	bl	8002604 <HAL_GPIO_WritePin>
	servo_move(&srv2, 0);
	servo_move(&srv1, 0);

 8000baa:	2301      	movs	r3, #1
 8000bac:	9301      	str	r3, [sp, #4]
 8000bae:	4b31      	ldr	r3, [pc, #196]	@ (8000c74 <main+0x11c>)
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	2311      	movs	r3, #17
 8000bb4:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8000c78 <main+0x120>
 8000bb8:	4a2a      	ldr	r2, [pc, #168]	@ (8000c64 <main+0x10c>)
 8000bba:	4930      	ldr	r1, [pc, #192]	@ (8000c7c <main+0x124>)
 8000bbc:	4830      	ldr	r0, [pc, #192]	@ (8000c80 <main+0x128>)
 8000bbe:	f000 f95f 	bl	8000e80 <stepper_init>
	HAL_TIM_PWM_Start_IT(srv1.pwm_timer, TIM_CHANNEL_1); //START PWM)
	HAL_TIM_PWM_Start_IT(srv2.pwm_timer, TIM_CHANNEL_1); //START PWM)
 8000bc2:	2310      	movs	r3, #16
 8000bc4:	9301      	str	r3, [sp, #4]
 8000bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c70 <main+0x118>)
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	2318      	movs	r3, #24
 8000bcc:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8000c78 <main+0x120>
 8000bd0:	4a25      	ldr	r2, [pc, #148]	@ (8000c68 <main+0x110>)
 8000bd2:	492c      	ldr	r1, [pc, #176]	@ (8000c84 <main+0x12c>)
 8000bd4:	482c      	ldr	r0, [pc, #176]	@ (8000c88 <main+0x130>)
 8000bd6:	f000 f953 	bl	8000e80 <stepper_init>

	stp1.pwm_timer->Instance->ARR = 65535;
 8000bda:	2380      	movs	r3, #128	@ 0x80
 8000bdc:	9301      	str	r3, [sp, #4]
 8000bde:	4b2b      	ldr	r3, [pc, #172]	@ (8000c8c <main+0x134>)
 8000be0:	9300      	str	r3, [sp, #0]
 8000be2:	2318      	movs	r3, #24
 8000be4:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8000c78 <main+0x120>
 8000be8:	4a1f      	ldr	r2, [pc, #124]	@ (8000c68 <main+0x110>)
 8000bea:	4926      	ldr	r1, [pc, #152]	@ (8000c84 <main+0x12c>)
 8000bec:	4828      	ldr	r0, [pc, #160]	@ (8000c90 <main+0x138>)
 8000bee:	f000 f947 	bl	8000e80 <stepper_init>
	stp1.position_timer->Instance->PSC = 65535;
	stepper_move(&stp1, COUNTERCLOCKWISE, 45, 2); //SET REGISTERS FOR THE MOVEMENT
 8000bf2:	2340      	movs	r3, #64	@ 0x40
 8000bf4:	9301      	str	r3, [sp, #4]
 8000bf6:	4b25      	ldr	r3, [pc, #148]	@ (8000c8c <main+0x134>)
 8000bf8:	9300      	str	r3, [sp, #0]
 8000bfa:	2327      	movs	r3, #39	@ 0x27
 8000bfc:	ed9f 0a1e 	vldr	s0, [pc, #120]	@ 8000c78 <main+0x120>
 8000c00:	4a1a      	ldr	r2, [pc, #104]	@ (8000c6c <main+0x114>)
 8000c02:	4924      	ldr	r1, [pc, #144]	@ (8000c94 <main+0x13c>)
 8000c04:	4824      	ldr	r0, [pc, #144]	@ (8000c98 <main+0x140>)
 8000c06:	f000 f93b 	bl	8000e80 <stepper_init>

	HAL_Delay(3000);
 8000c0a:	4924      	ldr	r1, [pc, #144]	@ (8000c9c <main+0x144>)
 8000c0c:	4824      	ldr	r0, [pc, #144]	@ (8000ca0 <main+0x148>)
 8000c0e:	f000 f8c5 	bl	8000d9c <servo_init>
	/*
 8000c12:	4924      	ldr	r1, [pc, #144]	@ (8000ca4 <main+0x14c>)
 8000c14:	4824      	ldr	r0, [pc, #144]	@ (8000ca8 <main+0x150>)
 8000c16:	f000 f8c1 	bl	8000d9c <servo_init>
	 stp1.pwm_timer->Instance->ARR = 19999;
	 stp1.position_timer->Instance->PSC = 19999;
	 stepper_move(&stp1, CLOCKWISE, 45, 2); //SET REGISTERS FOR THE MOVEMENT*/

 8000c1a:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 8000cac <main+0x154>
 8000c1e:	4820      	ldr	r0, [pc, #128]	@ (8000ca0 <main+0x148>)
 8000c20:	f000 f8da 	bl	8000dd8 <servo_move>
	stepper_move(&stp2, CLOCKWISE, 45, 2); //SET REGISTERS FOR THE MOVEMENT
 8000c24:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8000cac <main+0x154>
 8000c28:	481f      	ldr	r0, [pc, #124]	@ (8000ca8 <main+0x150>)
 8000c2a:	f000 f8d5 	bl	8000dd8 <servo_move>
	stepper_move(&stp3, COUNTERCLOCKWISE, 45, 2); //SET REGISTERS FOR THE MOVEMENT
 8000c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca0 <main+0x148>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2100      	movs	r1, #0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f002 fc19 	bl	800346c <HAL_TIM_PWM_Start_IT>
	HAL_Delay(3000);
 8000c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ca8 <main+0x150>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4618      	mov	r0, r3
 8000c42:	f002 fc13 	bl	800346c <HAL_TIM_PWM_Start_IT>
	stepper_move(&stp2, COUNTERCLOCKWISE, 45, 2); //SET REGISTERS FOR THE MOVEMENT
	stepper_move(&stp3, CLOCKWISE, 45, 2); //SET REGISTERS FOR THE MOVEMENT

 8000c46:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8000cb0 <main+0x158>
 8000c4a:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8000cb0 <main+0x158>
 8000c4e:	2101      	movs	r1, #1
 8000c50:	4811      	ldr	r0, [pc, #68]	@ (8000c98 <main+0x140>)
 8000c52:	f000 f94f 	bl	8000ef4 <stepper_move>
	/*
 8000c56:	f241 7070 	movw	r0, #6000	@ 0x1770
 8000c5a:	f001 fa09 	bl	8002070 <HAL_Delay>
	//__HAL_TIM_SET_COMPARE(stp3.pwm_timer,TIM_CHANNEL_1,__HAL_TIM_GET_AUTORELOAD(stp3.pwm_timer)/2);
	//HAL_TIM_PWM_Start_IT(stp2.pwm_timer, TIM_CHANNEL_1); //START PWM
	//HAL_TIM_PWM_Start_IT(stp3.pwm_timer, TIM_CHANNEL_2); //START PWM
	//stepper_move(&stp1, COUNTERCLOCKWISE, 180, 2); //SET REGISTERS FOR THE MOVEMENT
	//__HAL_TIM_SET_COMPARE(stp1.pwm_timer,TIM_CHANNEL_1,__HAL_TIM_GET_AUTORELOAD(stp1.pwm_timer)/2);
	//HAL_TIM_PWM_Start_IT(stp1.pwm_timer, TIM_CHANNEL_1); //START PWM
 8000c5e:	bf00      	nop
 8000c60:	e7fd      	b.n	8000c5e <main+0x106>
 8000c62:	bf00      	nop
 8000c64:	200001f4 	.word	0x200001f4
 8000c68:	200001ac 	.word	0x200001ac
 8000c6c:	2000023c 	.word	0x2000023c
 8000c70:	40020800 	.word	0x40020800
 8000c74:	40020400 	.word	0x40020400
 8000c78:	3fe66666 	.word	0x3fe66666
 8000c7c:	2000011c 	.word	0x2000011c
 8000c80:	20000064 	.word	0x20000064
 8000c84:	20000164 	.word	0x20000164
 8000c88:	20000084 	.word	0x20000084
 8000c8c:	40020000 	.word	0x40020000
 8000c90:	200000a4 	.word	0x200000a4
 8000c94:	20000284 	.word	0x20000284
 8000c98:	200000c4 	.word	0x200000c4
 8000c9c:	200002cc 	.word	0x200002cc
 8000ca0:	200000e4 	.word	0x200000e4
 8000ca4:	20000314 	.word	0x20000314
 8000ca8:	200000ec 	.word	0x200000ec
 8000cac:	00000000 	.word	0x00000000
 8000cb0:	42c80000 	.word	0x42c80000

08000cb4 <SystemClock_Config>:

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		/* USER CODE END WHILE */
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b094      	sub	sp, #80	@ 0x50
 8000cb8:	af00      	add	r7, sp, #0

 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	2234      	movs	r2, #52	@ 0x34
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f003 ffd2 	bl	8004c6c <memset>
		/* USER CODE BEGIN 3 */
 8000cc8:	f107 0308 	add.w	r3, r7, #8
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
	}
	/* USER CODE END 3 */
}

 8000cd8:	2300      	movs	r3, #0
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	4b2a      	ldr	r3, [pc, #168]	@ (8000d88 <SystemClock_Config+0xd4>)
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	4a29      	ldr	r2, [pc, #164]	@ (8000d88 <SystemClock_Config+0xd4>)
 8000ce2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ce6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ce8:	4b27      	ldr	r3, [pc, #156]	@ (8000d88 <SystemClock_Config+0xd4>)
 8000cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cf0:	607b      	str	r3, [r7, #4]
 8000cf2:	687b      	ldr	r3, [r7, #4]
/**
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	603b      	str	r3, [r7, #0]
 8000cf8:	4b24      	ldr	r3, [pc, #144]	@ (8000d8c <SystemClock_Config+0xd8>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d00:	4a22      	ldr	r2, [pc, #136]	@ (8000d8c <SystemClock_Config+0xd8>)
 8000d02:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d06:	6013      	str	r3, [r2, #0]
 8000d08:	4b20      	ldr	r3, [pc, #128]	@ (8000d8c <SystemClock_Config+0xd8>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	683b      	ldr	r3, [r7, #0]
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000d14:	2301      	movs	r3, #1
 8000d16:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000d18:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d1c:	623b      	str	r3, [r7, #32]

 8000d1e:	2302      	movs	r3, #2
 8000d20:	637b      	str	r3, [r7, #52]	@ 0x34
	/** Configure the main internal regulator output voltage
 8000d22:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d26:	63bb      	str	r3, [r7, #56]	@ 0x38
	 */
 8000d28:	2304      	movs	r3, #4
 8000d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	__HAL_RCC_PWR_CLK_ENABLE();
 8000d2c:	2354      	movs	r3, #84	@ 0x54
 8000d2e:	643b      	str	r3, [r7, #64]	@ 0x40
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d30:	2302      	movs	r3, #2
 8000d32:	647b      	str	r3, [r7, #68]	@ 0x44

 8000d34:	2302      	movs	r3, #2
 8000d36:	64bb      	str	r3, [r7, #72]	@ 0x48
	/** Initializes the RCC Oscillators according to the specified parameters
 8000d38:	2302      	movs	r3, #2
 8000d3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	 * in the RCC_OscInitTypeDef structure.
 8000d3c:	f107 031c 	add.w	r3, r7, #28
 8000d40:	4618      	mov	r0, r3
 8000d42:	f001 ffdb 	bl	8002cfc <HAL_RCC_OscConfig>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <SystemClock_Config+0x9c>
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d4c:	f000 f820 	bl	8000d90 <Error_Handler>
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
	RCC_OscInitStruct.PLL.PLLM = 4;
	RCC_OscInitStruct.PLL.PLLN = 84;
 8000d50:	230f      	movs	r3, #15
 8000d52:	60bb      	str	r3, [r7, #8]
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d54:	2302      	movs	r3, #2
 8000d56:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	613b      	str	r3, [r7, #16]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000d5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d60:	617b      	str	r3, [r7, #20]
		Error_Handler();
 8000d62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d66:	61bb      	str	r3, [r7, #24]
	}

 8000d68:	f107 0308 	add.w	r3, r7, #8
 8000d6c:	2102      	movs	r1, #2
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f001 fc7a 	bl	8002668 <HAL_RCC_ClockConfig>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <SystemClock_Config+0xca>
	/** Initializes the CPU, AHB and APB buses clocks
	 */
 8000d7a:	f000 f809 	bl	8000d90 <Error_Handler>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000d7e:	bf00      	nop
 8000d80:	3750      	adds	r7, #80	@ 0x50
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40007000 	.word	0x40007000

08000d90 <Error_Handler>:
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
		Error_Handler();
	}
}

/* USER CODE BEGIN 4 */
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d94:	b672      	cpsid	i
}
 8000d96:	bf00      	nop

/* USER CODE END 4 */

/**
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <Error_Handler+0x8>

08000d9c <servo_init>:
 *  Created on: Mar 2, 2025
 *      Author: david
 */
#include <servo.h>

void servo_init(servo_obj *srv, TIM_HandleTypeDef *pwm_timer) {
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
	srv->pwm_timer = pwm_timer;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	683a      	ldr	r2, [r7, #0]
 8000daa:	601a      	str	r2, [r3, #0]
	srv->unit = (CCR_MAX - CCR_MIN) / (2*ANGLE_MAX);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	4a09      	ldr	r2, [pc, #36]	@ (8000dd4 <servo_init+0x38>)
 8000db0:	605a      	str	r2, [r3, #4]
	//pwm=50hz
	srv->pwm_timer->Instance->PSC=27;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	221b      	movs	r2, #27
 8000dba:	629a      	str	r2, [r3, #40]	@ 0x28
	srv->pwm_timer->Instance->ARR=60000-1;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000dc6:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 8000dc8:	bf00      	nop
 8000dca:	370c      	adds	r7, #12
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	42055555 	.word	0x42055555

08000dd8 <servo_move>:
int ccr; //debug

void servo_move(servo_obj *srv, float position) {
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	ed87 0a00 	vstr	s0, [r7]



	//saturation
	if (position > ANGLE_MAX)
 8000de4:	edd7 7a00 	vldr	s15, [r7]
 8000de8:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8000e6c <servo_move+0x94>
 8000dec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000df4:	dd01      	ble.n	8000dfa <servo_move+0x22>
	position = ANGLE_MAX;//max angle position available
 8000df6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e70 <servo_move+0x98>)
 8000df8:	603b      	str	r3, [r7, #0]
	if (position < -ANGLE_MAX)
 8000dfa:	edd7 7a00 	vldr	s15, [r7]
 8000dfe:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000e74 <servo_move+0x9c>
 8000e02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e0a:	d501      	bpl.n	8000e10 <servo_move+0x38>
		position = -ANGLE_MAX; //min angle position available
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e78 <servo_move+0xa0>)
 8000e0e:	603b      	str	r3, [r7, #0]

	//compute ccr value
	if (position != 0)
 8000e10:	edd7 7a00 	vldr	s15, [r7]
 8000e14:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e1c:	d010      	beq.n	8000e40 <servo_move+0x68>
		ccr = (int) ((CCR_MAX + CCR_MIN) / 2) + (int) (srv->unit * position);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	ed93 7a01 	vldr	s14, [r3, #4]
 8000e24:	edd7 7a00 	vldr	s15, [r7]
 8000e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e30:	ee17 3a90 	vmov	r3, s15
 8000e34:	f503 538c 	add.w	r3, r3, #4480	@ 0x1180
 8000e38:	3313      	adds	r3, #19
 8000e3a:	4a10      	ldr	r2, [pc, #64]	@ (8000e7c <servo_move+0xa4>)
 8000e3c:	6013      	str	r3, [r2, #0]
 8000e3e:	e003      	b.n	8000e48 <servo_move+0x70>

	else {  //position==0
		ccr = (int) ((CCR_MAX + CCR_MIN) / 2);
 8000e40:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <servo_move+0xa4>)
 8000e42:	f241 1293 	movw	r2, #4499	@ 0x1193
 8000e46:	601a      	str	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(srv->pwm_timer, TIM_CHANNEL_1, ccr); //deg=0
 8000e48:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <servo_move+0xa4>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	635a      	str	r2, [r3, #52]	@ 0x34
	srv->pwm_timer->Instance->EGR = TIM_EGR_UG; //not relevant in this case
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	615a      	str	r2, [r3, #20]



}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	42b40000 	.word	0x42b40000
 8000e70:	42b40000 	.word	0x42b40000
 8000e74:	c2b40000 	.word	0xc2b40000
 8000e78:	c2b40000 	.word	0xc2b40000
 8000e7c:	200000f4 	.word	0x200000f4

08000e80 <stepper_init>:

//definisco la struct stepper con i seguenti parametri

void stepper_init(stepper_obj *stp, TIM_HandleTypeDef *pwm_timer,
		TIM_HandleTypeDef *position_timer, float stepper_resolution,
		uint16_t microstep, GPIO_TypeDef *direction_port,
 8000e80:	b480      	push	{r7}
 8000e82:	b087      	sub	sp, #28
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6178      	str	r0, [r7, #20]
 8000e88:	6139      	str	r1, [r7, #16]
 8000e8a:	60fa      	str	r2, [r7, #12]
 8000e8c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000e90:	80fb      	strh	r3, [r7, #6]
		uint16_t direction_pin) {

 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	68fa      	ldr	r2, [r7, #12]
 8000e96:	605a      	str	r2, [r3, #4]
	stp->position_timer = position_timer;
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	601a      	str	r2, [r3, #0]
	stp->pwm_timer = pwm_timer;
	stp->direction_port = direction_port;
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	6a3a      	ldr	r2, [r7, #32]
 8000ea2:	609a      	str	r2, [r3, #8]
	stp->direction_pin = direction_pin;
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000ea8:	819a      	strh	r2, [r3, #12]

	stp->stepper_resolution = stepper_resolution;
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	68ba      	ldr	r2, [r7, #8]
 8000eae:	611a      	str	r2, [r3, #16]
	stp->microstep = microstep;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	88fa      	ldrh	r2, [r7, #6]
 8000eb4:	831a      	strh	r2, [r3, #24]
	stp->step_per_rev = 360.0f / stepper_resolution; // 360°/resolution
 8000eb6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8000ef0 <stepper_init+0x70>
 8000eba:	ed97 7a02 	vldr	s14, [r7, #8]
 8000ebe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	edc3 7a05 	vstr	s15, [r3, #20]
	stp->step_scale = stp->step_per_rev * microstep;
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	ed93 7a05 	vldr	s14, [r3, #20]
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	ee07 3a90 	vmov	s15, r3
 8000ed4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ed8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	edc3 7a07 	vstr	s15, [r3, #28]
}

 8000ee2:	bf00      	nop
 8000ee4:	371c      	adds	r7, #28
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	43b40000 	.word	0x43b40000

08000ef4 <stepper_move>:
void stepper_move(stepper_obj *stp, direction_str direction, float position,
		float freq) {

	n_steps = stp->step_scale * position / 360.0f; //[n_steps]

	//float freq_steps = stp->step_scale * freq / 360.0f; //[n_steps/s]
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	460b      	mov	r3, r1
 8000efe:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f02:	edc7 0a00 	vstr	s1, [r7]
 8000f06:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(stp->direction_port, stp->direction_pin, direction); //DIRECTION
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	ed93 7a07 	vldr	s14, [r3, #28]
 8000f0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f16:	eddf 6a71 	vldr	s13, [pc, #452]	@ 80010dc <stepper_move+0x1e8>
 8000f1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f22:	ee17 3a90 	vmov	r3, s15
 8000f26:	617b      	str	r3, [r7, #20]

	if (stp->pwm_timer->Instance != TIM2) {
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	ed93 7a07 	vldr	s14, [r3, #28]
 8000f2e:	edd7 7a00 	vldr	s15, [r7]
 8000f32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f36:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80010dc <stepper_move+0x1e8>
 8000f3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f3e:	4b68      	ldr	r3, [pc, #416]	@ (80010e0 <stepper_move+0x1ec>)
 8000f40:	edc3 7a00 	vstr	s15, [r3]

		reset_timers(stp);
 8000f44:	4b66      	ldr	r3, [pc, #408]	@ (80010e0 <stepper_move+0x1ec>)
 8000f46:	edd3 7a00 	vldr	s15, [r3]
 8000f4a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80010e4 <stepper_move+0x1f0>
 8000f4e:	eec7 6a27 	vdiv.f32	s13, s14, s15

 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	ee07 3a90 	vmov	s15, r3
 8000f60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
		reset_timers(stp);
 8000f70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f74:	ee17 2a90 	vmov	r2, s15
 8000f78:	4b5b      	ldr	r3, [pc, #364]	@ (80010e8 <stepper_move+0x1f4>)
 8000f7a:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_AUTORELOAD(stp->position_timer,
				(n_steps * (stp->pwm_timer->Instance->PSC + 1)) - 1);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	6898      	ldr	r0, [r3, #8]
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	899b      	ldrh	r3, [r3, #12]
 8000f84:	7afa      	ldrb	r2, [r7, #11]
 8000f86:	4619      	mov	r1, r3
 8000f88:	f001 fb3c 	bl	8002604 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(stp->pwm_timer, TIM_CHANNEL_1,
				__HAL_TIM_GET_AUTORELOAD(stp->pwm_timer)/2);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f96:	d02b      	beq.n	8000ff0 <stepper_move+0xfc>

		HAL_TIM_PWM_Start_IT(stp->pwm_timer, TIM_CHANNEL_1); //START PWM
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f000 f8b1 	bl	8001100 <reset_timers>

	} else { //set parameters for the timer2 separately cause it has 2 channel
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	fb03 f202 	mul.w	r2, r3, r2
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	3a01      	subs	r2, #1
 8000fb6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	697a      	ldr	r2, [r7, #20]
 8000fc4:	fb03 f202 	mul.w	r2, r3, r2
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	3a01      	subs	r2, #1
 8000fce:	60da      	str	r2, [r3, #12]
		if (flag_configured_timer2 != 1) { //this cause the second stepper must be equal to the first one
			reset_timers(stp);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	0852      	lsrs	r2, r2, #1
 8000fe0:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_AUTORELOAD(stp->position_timer,
					(n_steps * (stp->pwm_timer->Instance->PSC + 1)) - 1);
			__HAL_TIM_SET_COMPARE(stp->pwm_timer, TIM_CHANNEL_1,
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f002 fa3f 	bl	800346c <HAL_TIM_PWM_Start_IT>
 8000fee:	e043      	b.n	8001078 <stepper_move+0x184>
					__HAL_TIM_GET_AUTORELOAD(stp->pwm_timer)/2);
			__HAL_TIM_SET_COMPARE(stp->pwm_timer, TIM_CHANNEL_2,
					__HAL_TIM_GET_AUTORELOAD(stp->pwm_timer)/2);
 8000ff0:	4b3e      	ldr	r3, [pc, #248]	@ (80010ec <stepper_move+0x1f8>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d039      	beq.n	800106c <stepper_move+0x178>

			HAL_TIM_PWM_Start_IT(stp->pwm_timer, TIM_CHANNEL_1); //START PWM
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f000 f881 	bl	8001100 <reset_timers>
			HAL_TIM_PWM_Start_IT(stp->pwm_timer, TIM_CHANNEL_2); //START PWM)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001006:	3301      	adds	r3, #1
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	fb03 f202 	mul.w	r2, r3, r2
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	3a01      	subs	r2, #1
 8001016:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001020:	3301      	adds	r3, #1
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	fb03 f202 	mul.w	r2, r3, r2
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	3a01      	subs	r2, #1
 800102e:	60da      	str	r2, [r3, #12]
		}
		flag_configured_timer2 ^= 1;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	0852      	lsrs	r2, r2, #1
 8001040:	635a      	str	r2, [r3, #52]	@ 0x34

	}
}
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	0852      	lsrs	r2, r2, #1
 8001052:	639a      	str	r2, [r3, #56]	@ 0x38

void reset_timers(stepper_obj *stp) {
	__HAL_TIM_SET_COUNTER(stp->position_timer, 0);
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f002 fa06 	bl	800346c <HAL_TIM_PWM_Start_IT>
	__HAL_TIM_SET_COUNTER(stp->pwm_timer, 0);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2104      	movs	r1, #4
 8001066:	4618      	mov	r0, r3
 8001068:	f002 fa00 	bl	800346c <HAL_TIM_PWM_Start_IT>
	stp->pwm_timer->Instance->EGR = TIM_EGR_UG; //reset the trigger
	stp->position_timer->Instance->EGR = TIM_EGR_UG; //reset the trigger
 800106c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <stepper_move+0x1f8>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f083 0301 	eor.w	r3, r3, #1
 8001074:	4a1d      	ldr	r2, [pc, #116]	@ (80010ec <stepper_move+0x1f8>)
 8001076:	6013      	str	r3, [r2, #0]

}

 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001080:	3301      	adds	r3, #1
 8001082:	697a      	ldr	r2, [r7, #20]
 8001084:	fb02 f303 	mul.w	r3, r2, r3
 8001088:	617b      	str	r3, [r7, #20]

 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a17      	ldr	r2, [pc, #92]	@ (80010f0 <stepper_move+0x1fc>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d103      	bne.n	800109e <stepper_move+0x1aa>
 8001096:	4b17      	ldr	r3, [pc, #92]	@ (80010f4 <stepper_move+0x200>)
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	e00c      	b.n	80010b8 <stepper_move+0x1c4>
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010a8:	d103      	bne.n	80010b2 <stepper_move+0x1be>
 80010aa:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <stepper_move+0x200>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	e002      	b.n	80010b8 <stepper_move+0x1c4>
 80010b2:	4b10      	ldr	r3, [pc, #64]	@ (80010f4 <stepper_move+0x200>)
 80010b4:	2202      	movs	r2, #2
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	4b0e      	ldr	r3, [pc, #56]	@ (80010f4 <stepper_move+0x200>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	490e      	ldr	r1, [pc, #56]	@ (80010f8 <stepper_move+0x204>)
 80010be:	697a      	ldr	r2, [r7, #20]
 80010c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80010c4:	4b0b      	ldr	r3, [pc, #44]	@ (80010f4 <stepper_move+0x200>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a07      	ldr	r2, [pc, #28]	@ (80010e8 <stepper_move+0x1f4>)
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	490b      	ldr	r1, [pc, #44]	@ (80010fc <stepper_move+0x208>)
 80010ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80010d2:	bf00      	nop
 80010d4:	3718      	adds	r7, #24
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	43b40000 	.word	0x43b40000
 80010e0:	20000114 	.word	0x20000114
 80010e4:	4ca037a0 	.word	0x4ca037a0
 80010e8:	20000024 	.word	0x20000024
 80010ec:	20000110 	.word	0x20000110
 80010f0:	40010000 	.word	0x40010000
 80010f4:	20000118 	.word	0x20000118
 80010f8:	200000f8 	.word	0x200000f8
 80010fc:	20000104 	.word	0x20000104

08001100 <reset_timers>:
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2201      	movs	r2, #1
 8001110:	615a      	str	r2, [r3, #20]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2201      	movs	r2, #1
 800111a:	615a      	str	r2, [r3, #20]
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	4b10      	ldr	r3, [pc, #64]	@ (8001174 <HAL_MspInit+0x4c>)
 8001134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001136:	4a0f      	ldr	r2, [pc, #60]	@ (8001174 <HAL_MspInit+0x4c>)
 8001138:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800113c:	6453      	str	r3, [r2, #68]	@ 0x44
 800113e:	4b0d      	ldr	r3, [pc, #52]	@ (8001174 <HAL_MspInit+0x4c>)
 8001140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001142:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	603b      	str	r3, [r7, #0]
 800114e:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <HAL_MspInit+0x4c>)
 8001150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001152:	4a08      	ldr	r2, [pc, #32]	@ (8001174 <HAL_MspInit+0x4c>)
 8001154:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001158:	6413      	str	r3, [r2, #64]	@ 0x40
 800115a:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <HAL_MspInit+0x4c>)
 800115c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001162:	603b      	str	r3, [r7, #0]
 8001164:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8001166:	2006      	movs	r0, #6
 8001168:	f001 f876 	bl	8002258 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40023800 	.word	0x40023800

08001178 <NMI_Handler>:
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <NMI_Handler+0x4>

08001180 <HardFault_Handler>:
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <HardFault_Handler+0x4>

08001188 <MemManage_Handler>:
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <MemManage_Handler+0x4>

08001190 <BusFault_Handler>:
/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <BusFault_Handler+0x4>

08001198 <UsageFault_Handler>:
/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <UsageFault_Handler+0x4>

080011a0 <SVC_Handler>:
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
  /* USER CODE BEGIN SVCall_IRQn 0 */
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}

 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <DebugMon_Handler>:
/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}

 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <PendSV_Handler>:
/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
  /* USER CODE BEGIN PendSV_IRQn 0 */
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}

 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr

080011ca <SysTick_Handler>:
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
 80011ca:	b580      	push	{r7, lr}
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */
 80011ce:	f000 ff2f 	bl	8002030 <HAL_IncTick>

  /* USER CODE END SysTick_IRQn 1 */
}

 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}
	...

080011d8 <TIM1_BRK_TIM9_IRQHandler>:
/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
 80011dc:	4802      	ldr	r0, [pc, #8]	@ (80011e8 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80011de:	f002 fb19 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}

 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	2000011c 	.word	0x2000011c

080011ec <TIM1_UP_TIM10_IRQHandler>:
/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  HAL_TIM_IRQHandler(&htim10);
 80011f0:	4803      	ldr	r0, [pc, #12]	@ (8001200 <TIM1_UP_TIM10_IRQHandler+0x14>)
 80011f2:	f002 fb0f 	bl	8003814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
 80011f6:	4803      	ldr	r0, [pc, #12]	@ (8001204 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80011f8:	f002 fb0c 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}

 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	2000011c 	.word	0x2000011c
 8001204:	200002cc 	.word	0x200002cc

08001208 <TIM1_TRG_COM_TIM11_IRQHandler>:
/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  HAL_TIM_IRQHandler(&htim11);
 800120c:	4803      	ldr	r0, [pc, #12]	@ (800121c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800120e:	f002 fb01 	bl	8003814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */
 8001212:	4803      	ldr	r0, [pc, #12]	@ (8001220 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8001214:	f002 fafe 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}

 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	2000011c 	.word	0x2000011c
 8001220:	20000314 	.word	0x20000314

08001224 <TIM1_CC_IRQHandler>:
/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */
 8001228:	4802      	ldr	r0, [pc, #8]	@ (8001234 <TIM1_CC_IRQHandler+0x10>)
 800122a:	f002 faf3 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM1_CC_IRQn 1 */
}

 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	2000011c 	.word	0x2000011c

08001238 <TIM2_IRQHandler>:
/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
  /* USER CODE BEGIN TIM2_IRQn 1 */
 800123c:	4802      	ldr	r0, [pc, #8]	@ (8001248 <TIM2_IRQHandler+0x10>)
 800123e:	f002 fae9 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM2_IRQn 1 */
}

 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000164 	.word	0x20000164

0800124c <TIM3_IRQHandler>:
/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
  /* USER CODE BEGIN TIM3_IRQn 1 */
 8001250:	4802      	ldr	r0, [pc, #8]	@ (800125c <TIM3_IRQHandler+0x10>)
 8001252:	f002 fadf 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM3_IRQn 1 */
}

 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200001ac 	.word	0x200001ac

08001260 <TIM4_IRQHandler>:
/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
  /* USER CODE BEGIN TIM4_IRQn 1 */
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <TIM4_IRQHandler+0x10>)
 8001266:	f002 fad5 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM4_IRQn 1 */
}

 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200001f4 	.word	0x200001f4

08001274 <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DISABLE_button_Pin);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
 8001278:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800127c:	f001 f9dc 	bl	8002638 <HAL_GPIO_EXTI_IRQHandler>

  /* USER CODE END EXTI15_10_IRQn 1 */
}

 8001280:	bf00      	nop
 8001282:	bd80      	pop	{r7, pc}

08001284 <TIM8_BRK_TIM12_IRQHandler>:
/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
  /* USER CODE BEGIN TIM5_IRQn 0 */
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
  /* USER CODE BEGIN TIM5_IRQn 1 */
 8001288:	4802      	ldr	r0, [pc, #8]	@ (8001294 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800128a:	f002 fac3 	bl	8003814 <HAL_TIM_IRQHandler>

  /* USER CODE END TIM5_IRQn 1 */
}

 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000284 	.word	0x20000284

08001298 <TIM8_UP_TIM13_IRQHandler>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
 800129c:	4802      	ldr	r0, [pc, #8]	@ (80012a8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800129e:	f002 fab9 	bl	8003814 <HAL_TIM_IRQHandler>
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000284 	.word	0x20000284

080012ac <TIM8_TRG_COM_TIM14_IRQHandler>:
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80012b2:	f002 faaf 	bl	8003814 <HAL_TIM_IRQHandler>
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000284 	.word	0x20000284

080012c0 <TIM8_CC_IRQHandler>:
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <TIM8_CC_IRQHandler+0x10>)
 80012c6:	f002 faa5 	bl	8003814 <HAL_TIM_IRQHandler>
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000284 	.word	0x20000284

080012d4 <TIM5_IRQHandler>:
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <TIM5_IRQHandler+0x10>)
 80012da:	f002 fa9b 	bl	8003814 <HAL_TIM_IRQHandler>
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2000023c 	.word	0x2000023c

080012e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <SystemInit+0x20>)
 80012ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012f2:	4a05      	ldr	r2, [pc, #20]	@ (8001308 <SystemInit+0x20>)
 80012f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <MX_TIM1_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b096      	sub	sp, #88	@ 0x58
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001312:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001320:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800132a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	611a      	str	r2, [r3, #16]
 800133a:	615a      	str	r2, [r3, #20]
 800133c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	2220      	movs	r2, #32
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f003 fc91 	bl	8004c6c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800134a:	4b3f      	ldr	r3, [pc, #252]	@ (8001448 <MX_TIM1_Init+0x13c>)
 800134c:	4a3f      	ldr	r2, [pc, #252]	@ (800144c <MX_TIM1_Init+0x140>)
 800134e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4;
 8001350:	4b3d      	ldr	r3, [pc, #244]	@ (8001448 <MX_TIM1_Init+0x13c>)
 8001352:	2204      	movs	r2, #4
 8001354:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001356:	4b3c      	ldr	r3, [pc, #240]	@ (8001448 <MX_TIM1_Init+0x13c>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 44999;
 800135c:	4b3a      	ldr	r3, [pc, #232]	@ (8001448 <MX_TIM1_Init+0x13c>)
 800135e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001362:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001364:	4b38      	ldr	r3, [pc, #224]	@ (8001448 <MX_TIM1_Init+0x13c>)
 8001366:	2200      	movs	r2, #0
 8001368:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800136a:	4b37      	ldr	r3, [pc, #220]	@ (8001448 <MX_TIM1_Init+0x13c>)
 800136c:	2200      	movs	r2, #0
 800136e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001370:	4b35      	ldr	r3, [pc, #212]	@ (8001448 <MX_TIM1_Init+0x13c>)
 8001372:	2280      	movs	r2, #128	@ 0x80
 8001374:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001376:	4834      	ldr	r0, [pc, #208]	@ (8001448 <MX_TIM1_Init+0x13c>)
 8001378:	f001 ff5e 	bl	8003238 <HAL_TIM_Base_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001382:	f7ff fd05 	bl	8000d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001386:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800138a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800138c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001390:	4619      	mov	r1, r3
 8001392:	482d      	ldr	r0, [pc, #180]	@ (8001448 <MX_TIM1_Init+0x13c>)
 8001394:	f002 fbf0 	bl	8003b78 <HAL_TIM_ConfigClockSource>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800139e:	f7ff fcf7 	bl	8000d90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013a2:	4829      	ldr	r0, [pc, #164]	@ (8001448 <MX_TIM1_Init+0x13c>)
 80013a4:	f002 f808 	bl	80033b8 <HAL_TIM_PWM_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80013ae:	f7ff fcef 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013b2:	2320      	movs	r3, #32
 80013b4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80013b6:	2380      	movs	r3, #128	@ 0x80
 80013b8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013be:	4619      	mov	r1, r3
 80013c0:	4821      	ldr	r0, [pc, #132]	@ (8001448 <MX_TIM1_Init+0x13c>)
 80013c2:	f003 f8ad 	bl	8004520 <HAL_TIMEx_MasterConfigSynchronization>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80013cc:	f7ff fce0 	bl	8000d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013d0:	2360      	movs	r3, #96	@ 0x60
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 32768;
 80013d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013da:	2300      	movs	r3, #0
 80013dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013de:	2300      	movs	r3, #0
 80013e0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80013e2:	2304      	movs	r3, #4
 80013e4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013ea:	2300      	movs	r3, #0
 80013ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013f2:	2200      	movs	r2, #0
 80013f4:	4619      	mov	r1, r3
 80013f6:	4814      	ldr	r0, [pc, #80]	@ (8001448 <MX_TIM1_Init+0x13c>)
 80013f8:	f002 fafc 	bl	80039f4 <HAL_TIM_PWM_ConfigChannel>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001402:	f7ff fcc5 	bl	8000d90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001416:	2300      	movs	r3, #0
 8001418:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800141a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800141e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001420:	2300      	movs	r3, #0
 8001422:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001424:	1d3b      	adds	r3, r7, #4
 8001426:	4619      	mov	r1, r3
 8001428:	4807      	ldr	r0, [pc, #28]	@ (8001448 <MX_TIM1_Init+0x13c>)
 800142a:	f003 f8f5 	bl	8004618 <HAL_TIMEx_ConfigBreakDeadTime>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001434:	f7ff fcac 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001438:	4803      	ldr	r0, [pc, #12]	@ (8001448 <MX_TIM1_Init+0x13c>)
 800143a:	f000 fc1d 	bl	8001c78 <HAL_TIM_MspPostInit>

}
 800143e:	bf00      	nop
 8001440:	3758      	adds	r7, #88	@ 0x58
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	2000011c 	.word	0x2000011c
 800144c:	40010000 	.word	0x40010000

08001450 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08e      	sub	sp, #56	@ 0x38
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001456:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001464:	f107 0320 	add.w	r3, r7, #32
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800146e:	1d3b      	adds	r3, r7, #4
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
 800147c:	615a      	str	r2, [r3, #20]
 800147e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001480:	4b33      	ldr	r3, [pc, #204]	@ (8001550 <MX_TIM2_Init+0x100>)
 8001482:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001486:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 8001488:	4b31      	ldr	r3, [pc, #196]	@ (8001550 <MX_TIM2_Init+0x100>)
 800148a:	2204      	movs	r2, #4
 800148c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148e:	4b30      	ldr	r3, [pc, #192]	@ (8001550 <MX_TIM2_Init+0x100>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 41999;
 8001494:	4b2e      	ldr	r3, [pc, #184]	@ (8001550 <MX_TIM2_Init+0x100>)
 8001496:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800149a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149c:	4b2c      	ldr	r3, [pc, #176]	@ (8001550 <MX_TIM2_Init+0x100>)
 800149e:	2200      	movs	r2, #0
 80014a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001550 <MX_TIM2_Init+0x100>)
 80014a4:	2280      	movs	r2, #128	@ 0x80
 80014a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014a8:	4829      	ldr	r0, [pc, #164]	@ (8001550 <MX_TIM2_Init+0x100>)
 80014aa:	f001 fec5 	bl	8003238 <HAL_TIM_Base_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80014b4:	f7ff fc6c 	bl	8000d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014c2:	4619      	mov	r1, r3
 80014c4:	4822      	ldr	r0, [pc, #136]	@ (8001550 <MX_TIM2_Init+0x100>)
 80014c6:	f002 fb57 	bl	8003b78 <HAL_TIM_ConfigClockSource>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80014d0:	f7ff fc5e 	bl	8000d90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014d4:	481e      	ldr	r0, [pc, #120]	@ (8001550 <MX_TIM2_Init+0x100>)
 80014d6:	f001 ff6f 	bl	80033b8 <HAL_TIM_PWM_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80014e0:	f7ff fc56 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80014e4:	2320      	movs	r3, #32
 80014e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ec:	f107 0320 	add.w	r3, r7, #32
 80014f0:	4619      	mov	r1, r3
 80014f2:	4817      	ldr	r0, [pc, #92]	@ (8001550 <MX_TIM2_Init+0x100>)
 80014f4:	f003 f814 	bl	8004520 <HAL_TIMEx_MasterConfigSynchronization>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80014fe:	f7ff fc47 	bl	8000d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001502:	2360      	movs	r3, #96	@ 0x60
 8001504:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 32768;
 8001506:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800150a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001510:	2304      	movs	r3, #4
 8001512:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	2200      	movs	r2, #0
 8001518:	4619      	mov	r1, r3
 800151a:	480d      	ldr	r0, [pc, #52]	@ (8001550 <MX_TIM2_Init+0x100>)
 800151c:	f002 fa6a 	bl	80039f4 <HAL_TIM_PWM_ConfigChannel>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001526:	f7ff fc33 	bl	8000d90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	2204      	movs	r2, #4
 800152e:	4619      	mov	r1, r3
 8001530:	4807      	ldr	r0, [pc, #28]	@ (8001550 <MX_TIM2_Init+0x100>)
 8001532:	f002 fa5f 	bl	80039f4 <HAL_TIM_PWM_ConfigChannel>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 800153c:	f7ff fc28 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001540:	4803      	ldr	r0, [pc, #12]	@ (8001550 <MX_TIM2_Init+0x100>)
 8001542:	f000 fb99 	bl	8001c78 <HAL_TIM_MspPostInit>

}
 8001546:	bf00      	nop
 8001548:	3738      	adds	r7, #56	@ 0x38
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000164 	.word	0x20000164

08001554 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08c      	sub	sp, #48	@ 0x30
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0320 	add.w	r3, r7, #32
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001568:	f107 030c 	add.w	r3, r7, #12
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001578:	1d3b      	adds	r3, r7, #4
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001580:	4b24      	ldr	r3, [pc, #144]	@ (8001614 <MX_TIM3_Init+0xc0>)
 8001582:	4a25      	ldr	r2, [pc, #148]	@ (8001618 <MX_TIM3_Init+0xc4>)
 8001584:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41999;
 8001586:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <MX_TIM3_Init+0xc0>)
 8001588:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800158c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158e:	4b21      	ldr	r3, [pc, #132]	@ (8001614 <MX_TIM3_Init+0xc0>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 199;
 8001594:	4b1f      	ldr	r3, [pc, #124]	@ (8001614 <MX_TIM3_Init+0xc0>)
 8001596:	22c7      	movs	r2, #199	@ 0xc7
 8001598:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159a:	4b1e      	ldr	r3, [pc, #120]	@ (8001614 <MX_TIM3_Init+0xc0>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <MX_TIM3_Init+0xc0>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015a6:	481b      	ldr	r0, [pc, #108]	@ (8001614 <MX_TIM3_Init+0xc0>)
 80015a8:	f001 fe46 	bl	8003238 <HAL_TIM_Base_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 80015b2:	f7ff fbed 	bl	8000d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ba:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015bc:	f107 0320 	add.w	r3, r7, #32
 80015c0:	4619      	mov	r1, r3
 80015c2:	4814      	ldr	r0, [pc, #80]	@ (8001614 <MX_TIM3_Init+0xc0>)
 80015c4:	f002 fad8 	bl	8003b78 <HAL_TIM_ConfigClockSource>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80015ce:	f7ff fbdf 	bl	8000d90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80015d2:	2306      	movs	r3, #6
 80015d4:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80015d6:	2310      	movs	r3, #16
 80015d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80015da:	f107 030c 	add.w	r3, r7, #12
 80015de:	4619      	mov	r1, r3
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <MX_TIM3_Init+0xc0>)
 80015e2:	f002 fb90 	bl	8003d06 <HAL_TIM_SlaveConfigSynchro>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80015ec:	f7ff fbd0 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f0:	2300      	movs	r3, #0
 80015f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f4:	2300      	movs	r3, #0
 80015f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	4619      	mov	r1, r3
 80015fc:	4805      	ldr	r0, [pc, #20]	@ (8001614 <MX_TIM3_Init+0xc0>)
 80015fe:	f002 ff8f 	bl	8004520 <HAL_TIMEx_MasterConfigSynchronization>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8001608:	f7ff fbc2 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	3730      	adds	r7, #48	@ 0x30
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200001ac 	.word	0x200001ac
 8001618:	40000400 	.word	0x40000400

0800161c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08c      	sub	sp, #48	@ 0x30
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001622:	f107 0320 	add.w	r3, r7, #32
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
 800162c:	609a      	str	r2, [r3, #8]
 800162e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001630:	f107 030c 	add.w	r3, r7, #12
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001648:	4b24      	ldr	r3, [pc, #144]	@ (80016dc <MX_TIM4_Init+0xc0>)
 800164a:	4a25      	ldr	r2, [pc, #148]	@ (80016e0 <MX_TIM4_Init+0xc4>)
 800164c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 44999;
 800164e:	4b23      	ldr	r3, [pc, #140]	@ (80016dc <MX_TIM4_Init+0xc0>)
 8001650:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001654:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001656:	4b21      	ldr	r3, [pc, #132]	@ (80016dc <MX_TIM4_Init+0xc0>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 199;
 800165c:	4b1f      	ldr	r3, [pc, #124]	@ (80016dc <MX_TIM4_Init+0xc0>)
 800165e:	22c7      	movs	r2, #199	@ 0xc7
 8001660:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001662:	4b1e      	ldr	r3, [pc, #120]	@ (80016dc <MX_TIM4_Init+0xc0>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001668:	4b1c      	ldr	r3, [pc, #112]	@ (80016dc <MX_TIM4_Init+0xc0>)
 800166a:	2200      	movs	r2, #0
 800166c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800166e:	481b      	ldr	r0, [pc, #108]	@ (80016dc <MX_TIM4_Init+0xc0>)
 8001670:	f001 fde2 	bl	8003238 <HAL_TIM_Base_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 800167a:	f7ff fb89 	bl	8000d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800167e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001682:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001684:	f107 0320 	add.w	r3, r7, #32
 8001688:	4619      	mov	r1, r3
 800168a:	4814      	ldr	r0, [pc, #80]	@ (80016dc <MX_TIM4_Init+0xc0>)
 800168c:	f002 fa74 	bl	8003b78 <HAL_TIM_ConfigClockSource>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001696:	f7ff fb7b 	bl	8000d90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800169a:	2306      	movs	r3, #6
 800169c:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	4619      	mov	r1, r3
 80016a8:	480c      	ldr	r0, [pc, #48]	@ (80016dc <MX_TIM4_Init+0xc0>)
 80016aa:	f002 fb2c 	bl	8003d06 <HAL_TIM_SlaveConfigSynchro>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80016b4:	f7ff fb6c 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b8:	2300      	movs	r3, #0
 80016ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	@ (80016dc <MX_TIM4_Init+0xc0>)
 80016c6:	f002 ff2b 	bl	8004520 <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 80016d0:	f7ff fb5e 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016d4:	bf00      	nop
 80016d6:	3730      	adds	r7, #48	@ 0x30
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200001f4 	.word	0x200001f4
 80016e0:	40000800 	.word	0x40000800

080016e4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08c      	sub	sp, #48	@ 0x30
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0320 	add.w	r3, r7, #32
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80016f8:	f107 030c 	add.w	r3, r7, #12
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001708:	1d3b      	adds	r3, r7, #4
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001710:	4b24      	ldr	r3, [pc, #144]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001712:	4a25      	ldr	r2, [pc, #148]	@ (80017a8 <MX_TIM5_Init+0xc4>)
 8001714:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 14999;
 8001716:	4b23      	ldr	r3, [pc, #140]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001718:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800171c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800171e:	4b21      	ldr	r3, [pc, #132]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 199;
 8001724:	4b1f      	ldr	r3, [pc, #124]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001726:	22c7      	movs	r2, #199	@ 0xc7
 8001728:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172a:	4b1e      	ldr	r3, [pc, #120]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001730:	4b1c      	ldr	r3, [pc, #112]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001732:	2200      	movs	r2, #0
 8001734:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001736:	481b      	ldr	r0, [pc, #108]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001738:	f001 fd7e 	bl	8003238 <HAL_TIM_Base_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8001742:	f7ff fb25 	bl	8000d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001746:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800174a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800174c:	f107 0320 	add.w	r3, r7, #32
 8001750:	4619      	mov	r1, r3
 8001752:	4814      	ldr	r0, [pc, #80]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001754:	f002 fa10 	bl	8003b78 <HAL_TIM_ConfigClockSource>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800175e:	f7ff fb17 	bl	8000d90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001762:	2306      	movs	r3, #6
 8001764:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8001766:	2330      	movs	r3, #48	@ 0x30
 8001768:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 800176a:	f107 030c 	add.w	r3, r7, #12
 800176e:	4619      	mov	r1, r3
 8001770:	480c      	ldr	r0, [pc, #48]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 8001772:	f002 fac8 	bl	8003d06 <HAL_TIM_SlaveConfigSynchro>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 800177c:	f7ff fb08 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001780:	2300      	movs	r3, #0
 8001782:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001784:	2300      	movs	r3, #0
 8001786:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001788:	1d3b      	adds	r3, r7, #4
 800178a:	4619      	mov	r1, r3
 800178c:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <MX_TIM5_Init+0xc0>)
 800178e:	f002 fec7 	bl	8004520 <HAL_TIMEx_MasterConfigSynchronization>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM5_Init+0xb8>
  {
    Error_Handler();
 8001798:	f7ff fafa 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	3730      	adds	r7, #48	@ 0x30
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	2000023c 	.word	0x2000023c
 80017a8:	40000c00 	.word	0x40000c00

080017ac <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b096      	sub	sp, #88	@ 0x58
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
 80017be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]
 80017da:	615a      	str	r2, [r3, #20]
 80017dc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2220      	movs	r2, #32
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f003 fa41 	bl	8004c6c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017ea:	4b3f      	ldr	r3, [pc, #252]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 80017ec:	4a3f      	ldr	r2, [pc, #252]	@ (80018ec <MX_TIM8_Init+0x140>)
 80017ee:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 4;
 80017f0:	4b3d      	ldr	r3, [pc, #244]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 80017f2:	2204      	movs	r2, #4
 80017f4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f6:	4b3c      	ldr	r3, [pc, #240]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 14999;
 80017fc:	4b3a      	ldr	r3, [pc, #232]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 80017fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001802:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001804:	4b38      	ldr	r3, [pc, #224]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 8001806:	2200      	movs	r2, #0
 8001808:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800180a:	4b37      	ldr	r3, [pc, #220]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 800180c:	2200      	movs	r2, #0
 800180e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001810:	4b35      	ldr	r3, [pc, #212]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 8001812:	2280      	movs	r2, #128	@ 0x80
 8001814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001816:	4834      	ldr	r0, [pc, #208]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 8001818:	f001 fd0e 	bl	8003238 <HAL_TIM_Base_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001822:	f7ff fab5 	bl	8000d90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800182a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800182c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001830:	4619      	mov	r1, r3
 8001832:	482d      	ldr	r0, [pc, #180]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 8001834:	f002 f9a0 	bl	8003b78 <HAL_TIM_ConfigClockSource>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800183e:	f7ff faa7 	bl	8000d90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001842:	4829      	ldr	r0, [pc, #164]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 8001844:	f001 fdb8 	bl	80033b8 <HAL_TIM_PWM_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800184e:	f7ff fa9f 	bl	8000d90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001852:	2320      	movs	r3, #32
 8001854:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001856:	2380      	movs	r3, #128	@ 0x80
 8001858:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800185a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800185e:	4619      	mov	r1, r3
 8001860:	4821      	ldr	r0, [pc, #132]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 8001862:	f002 fe5d 	bl	8004520 <HAL_TIMEx_MasterConfigSynchronization>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800186c:	f7ff fa90 	bl	8000d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001870:	2360      	movs	r3, #96	@ 0x60
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 32768;
 8001874:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001878:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800187a:	2300      	movs	r3, #0
 800187c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800187e:	2300      	movs	r3, #0
 8001880:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001882:	2304      	movs	r3, #4
 8001884:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800188a:	2300      	movs	r3, #0
 800188c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800188e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001892:	2200      	movs	r2, #0
 8001894:	4619      	mov	r1, r3
 8001896:	4814      	ldr	r0, [pc, #80]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 8001898:	f002 f8ac 	bl	80039f4 <HAL_TIM_PWM_ConfigChannel>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80018a2:	f7ff fa75 	bl	8000d90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018c0:	2300      	movs	r3, #0
 80018c2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80018c4:	1d3b      	adds	r3, r7, #4
 80018c6:	4619      	mov	r1, r3
 80018c8:	4807      	ldr	r0, [pc, #28]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 80018ca:	f002 fea5 	bl	8004618 <HAL_TIMEx_ConfigBreakDeadTime>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 80018d4:	f7ff fa5c 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80018d8:	4803      	ldr	r0, [pc, #12]	@ (80018e8 <MX_TIM8_Init+0x13c>)
 80018da:	f000 f9cd 	bl	8001c78 <HAL_TIM_MspPostInit>

}
 80018de:	bf00      	nop
 80018e0:	3758      	adds	r7, #88	@ 0x58
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	20000284 	.word	0x20000284
 80018ec:	40010400 	.word	0x40010400

080018f0 <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80018f6:	1d3b      	adds	r3, r7, #4
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
 8001904:	615a      	str	r2, [r3, #20]
 8001906:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001908:	4b1e      	ldr	r3, [pc, #120]	@ (8001984 <MX_TIM10_Init+0x94>)
 800190a:	4a1f      	ldr	r2, [pc, #124]	@ (8001988 <MX_TIM10_Init+0x98>)
 800190c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800190e:	4b1d      	ldr	r3, [pc, #116]	@ (8001984 <MX_TIM10_Init+0x94>)
 8001910:	2200      	movs	r2, #0
 8001912:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001914:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <MX_TIM10_Init+0x94>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800191a:	4b1a      	ldr	r3, [pc, #104]	@ (8001984 <MX_TIM10_Init+0x94>)
 800191c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001920:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001922:	4b18      	ldr	r3, [pc, #96]	@ (8001984 <MX_TIM10_Init+0x94>)
 8001924:	2200      	movs	r2, #0
 8001926:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001928:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <MX_TIM10_Init+0x94>)
 800192a:	2280      	movs	r2, #128	@ 0x80
 800192c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800192e:	4815      	ldr	r0, [pc, #84]	@ (8001984 <MX_TIM10_Init+0x94>)
 8001930:	f001 fc82 	bl	8003238 <HAL_TIM_Base_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800193a:	f7ff fa29 	bl	8000d90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800193e:	4811      	ldr	r0, [pc, #68]	@ (8001984 <MX_TIM10_Init+0x94>)
 8001940:	f001 fd3a 	bl	80033b8 <HAL_TIM_PWM_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800194a:	f7ff fa21 	bl	8000d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800194e:	2360      	movs	r3, #96	@ 0x60
 8001950:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1;
 8001952:	2301      	movs	r3, #1
 8001954:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800195a:	2304      	movs	r3, #4
 800195c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	2200      	movs	r2, #0
 8001962:	4619      	mov	r1, r3
 8001964:	4807      	ldr	r0, [pc, #28]	@ (8001984 <MX_TIM10_Init+0x94>)
 8001966:	f002 f845 	bl	80039f4 <HAL_TIM_PWM_ConfigChannel>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8001970:	f7ff fa0e 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8001974:	4803      	ldr	r0, [pc, #12]	@ (8001984 <MX_TIM10_Init+0x94>)
 8001976:	f000 f97f 	bl	8001c78 <HAL_TIM_MspPostInit>

}
 800197a:	bf00      	nop
 800197c:	3720      	adds	r7, #32
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200002cc 	.word	0x200002cc
 8001988:	40014400 	.word	0x40014400

0800198c <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001992:	1d3b      	adds	r3, r7, #4
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
 80019a0:	615a      	str	r2, [r3, #20]
 80019a2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80019a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a24 <MX_TIM11_Init+0x98>)
 80019a8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80019aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80019b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019bc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019be:	4b18      	ldr	r3, [pc, #96]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c4:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019c6:	2280      	movs	r2, #128	@ 0x80
 80019c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80019ca:	4815      	ldr	r0, [pc, #84]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019cc:	f001 fc34 	bl	8003238 <HAL_TIM_Base_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80019d6:	f7ff f9db 	bl	8000d90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80019da:	4811      	ldr	r0, [pc, #68]	@ (8001a20 <MX_TIM11_Init+0x94>)
 80019dc:	f001 fcec 	bl	80033b8 <HAL_TIM_PWM_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80019e6:	f7ff f9d3 	bl	8000d90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ea:	2360      	movs	r3, #96	@ 0x60
 80019ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1;
 80019ee:	2301      	movs	r3, #1
 80019f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80019f6:	2304      	movs	r3, #4
 80019f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019fa:	1d3b      	adds	r3, r7, #4
 80019fc:	2200      	movs	r2, #0
 80019fe:	4619      	mov	r1, r3
 8001a00:	4807      	ldr	r0, [pc, #28]	@ (8001a20 <MX_TIM11_Init+0x94>)
 8001a02:	f001 fff7 	bl	80039f4 <HAL_TIM_PWM_ConfigChannel>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8001a0c:	f7ff f9c0 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8001a10:	4803      	ldr	r0, [pc, #12]	@ (8001a20 <MX_TIM11_Init+0x94>)
 8001a12:	f000 f931 	bl	8001c78 <HAL_TIM_MspPostInit>

}
 8001a16:	bf00      	nop
 8001a18:	3720      	adds	r7, #32
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000314 	.word	0x20000314
 8001a24:	40014800 	.word	0x40014800

08001a28 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	@ 0x28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a88      	ldr	r2, [pc, #544]	@ (8001c58 <HAL_TIM_Base_MspInit+0x230>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d12e      	bne.n	8001a98 <HAL_TIM_Base_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a3e:	4b87      	ldr	r3, [pc, #540]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a42:	4a86      	ldr	r2, [pc, #536]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a4a:	4b84      	ldr	r3, [pc, #528]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 1, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2101      	movs	r1, #1
 8001a5a:	2018      	movs	r0, #24
 8001a5c:	f000 fc07 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001a60:	2018      	movs	r0, #24
 8001a62:	f000 fc20 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2101      	movs	r1, #1
 8001a6a:	2019      	movs	r0, #25
 8001a6c:	f000 fbff 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001a70:	2019      	movs	r0, #25
 8001a72:	f000 fc18 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8001a76:	2200      	movs	r2, #0
 8001a78:	2101      	movs	r1, #1
 8001a7a:	201a      	movs	r0, #26
 8001a7c:	f000 fbf7 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001a80:	201a      	movs	r0, #26
 8001a82:	f000 fc10 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2101      	movs	r1, #1
 8001a8a:	201b      	movs	r0, #27
 8001a8c:	f000 fbef 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001a90:	201b      	movs	r0, #27
 8001a92:	f000 fc08 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  if(timHandle->Instance==TIM1)
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a96:	e0da      	b.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
  else if(tim_baseHandle->Instance==TIM2)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001aa0:	d116      	bne.n	8001ad0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	623b      	str	r3, [r7, #32]
 8001aa6:	4b6d      	ldr	r3, [pc, #436]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aaa:	4a6c      	ldr	r2, [pc, #432]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ab2:	4b6a      	ldr	r3, [pc, #424]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	623b      	str	r3, [r7, #32]
 8001abc:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	201c      	movs	r0, #28
 8001ac4:	f000 fbd3 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ac8:	201c      	movs	r0, #28
 8001aca:	f000 fbec 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	e0be      	b.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
  else if(tim_baseHandle->Instance==TIM3)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a62      	ldr	r2, [pc, #392]	@ (8001c60 <HAL_TIM_Base_MspInit+0x238>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d116      	bne.n	8001b08 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
 8001ade:	4b5f      	ldr	r3, [pc, #380]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	4a5e      	ldr	r2, [pc, #376]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001ae4:	f043 0302 	orr.w	r3, r3, #2
 8001ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aea:	4b5c      	ldr	r3, [pc, #368]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	61fb      	str	r3, [r7, #28]
 8001af4:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2101      	movs	r1, #1
 8001afa:	201d      	movs	r0, #29
 8001afc:	f000 fbb7 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b00:	201d      	movs	r0, #29
 8001b02:	f000 fbd0 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b06:	e0a2      	b.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
  else if(tim_baseHandle->Instance==TIM4)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a55      	ldr	r2, [pc, #340]	@ (8001c64 <HAL_TIM_Base_MspInit+0x23c>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d116      	bne.n	8001b40 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	61bb      	str	r3, [r7, #24]
 8001b16:	4b51      	ldr	r3, [pc, #324]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	4a50      	ldr	r2, [pc, #320]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b1c:	f043 0304 	orr.w	r3, r3, #4
 8001b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b22:	4b4e      	ldr	r3, [pc, #312]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	61bb      	str	r3, [r7, #24]
 8001b2c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2101      	movs	r1, #1
 8001b32:	201e      	movs	r0, #30
 8001b34:	f000 fb9b 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001b38:	201e      	movs	r0, #30
 8001b3a:	f000 fbb4 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	e086      	b.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
  else if(tim_baseHandle->Instance==TIM5)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a48      	ldr	r2, [pc, #288]	@ (8001c68 <HAL_TIM_Base_MspInit+0x240>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d116      	bne.n	8001b78 <HAL_TIM_Base_MspInit+0x150>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	4b43      	ldr	r3, [pc, #268]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b52:	4a42      	ldr	r2, [pc, #264]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b54:	f043 0308 	orr.w	r3, r3, #8
 8001b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b5a:	4b40      	ldr	r3, [pc, #256]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 1, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2101      	movs	r1, #1
 8001b6a:	2032      	movs	r0, #50	@ 0x32
 8001b6c:	f000 fb7f 	bl	800226e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b70:	2032      	movs	r0, #50	@ 0x32
 8001b72:	f000 fb98 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b76:	e06a      	b.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
  else if(tim_baseHandle->Instance==TIM8)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a3b      	ldr	r2, [pc, #236]	@ (8001c6c <HAL_TIM_Base_MspInit+0x244>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d12e      	bne.n	8001be0 <HAL_TIM_Base_MspInit+0x1b8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]
 8001b86:	4b35      	ldr	r3, [pc, #212]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8a:	4a34      	ldr	r2, [pc, #208]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b8c:	f043 0302 	orr.w	r3, r3, #2
 8001b90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b92:	4b32      	ldr	r3, [pc, #200]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE END TIM8_MspInit 1 */
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	202b      	movs	r0, #43	@ 0x2b
 8001ba4:	f000 fb63 	bl	800226e <HAL_NVIC_SetPriority>
  }
 8001ba8:	202b      	movs	r0, #43	@ 0x2b
 8001baa:	f000 fb7c 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  else if(tim_baseHandle->Instance==TIM10)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	202c      	movs	r0, #44	@ 0x2c
 8001bb4:	f000 fb5b 	bl	800226e <HAL_NVIC_SetPriority>
  {
 8001bb8:	202c      	movs	r0, #44	@ 0x2c
 8001bba:	f000 fb74 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 0 */
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	202d      	movs	r0, #45	@ 0x2d
 8001bc4:	f000 fb53 	bl	800226e <HAL_NVIC_SetPriority>

 8001bc8:	202d      	movs	r0, #45	@ 0x2d
 8001bca:	f000 fb6c 	bl	80022a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM10_MspInit 0 */
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	202e      	movs	r0, #46	@ 0x2e
 8001bd4:	f000 fb4b 	bl	800226e <HAL_NVIC_SetPriority>
    /* TIM10 clock enable */
 8001bd8:	202e      	movs	r0, #46	@ 0x2e
 8001bda:	f000 fb64 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	e036      	b.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a22      	ldr	r2, [pc, #136]	@ (8001c70 <HAL_TIM_Base_MspInit+0x248>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d116      	bne.n	8001c18 <HAL_TIM_Base_MspInit+0x1f0>
  {
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	4b1b      	ldr	r3, [pc, #108]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf2:	4a1a      	ldr	r2, [pc, #104]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001bf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bfa:	4b18      	ldr	r3, [pc, #96]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END TIM11_MspInit 0 */
 8001c06:	2200      	movs	r2, #0
 8001c08:	2101      	movs	r1, #1
 8001c0a:	2019      	movs	r0, #25
 8001c0c:	f000 fb2f 	bl	800226e <HAL_NVIC_SetPriority>
    /* TIM11 clock enable */
 8001c10:	2019      	movs	r0, #25
 8001c12:	f000 fb48 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c16:	e01a      	b.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a15      	ldr	r2, [pc, #84]	@ (8001c74 <HAL_TIM_Base_MspInit+0x24c>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d115      	bne.n	8001c4e <HAL_TIM_Base_MspInit+0x226>
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 8001c22:	2300      	movs	r3, #0
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	4b0d      	ldr	r3, [pc, #52]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2a:	4a0c      	ldr	r2, [pc, #48]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001c2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c32:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <HAL_TIM_Base_MspInit+0x234>)
 8001c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2101      	movs	r1, #1
 8001c42:	201a      	movs	r0, #26
 8001c44:	f000 fb13 	bl	800226e <HAL_NVIC_SetPriority>
  if(timHandle->Instance==TIM1)
 8001c48:	201a      	movs	r0, #26
 8001c4a:	f000 fb2c 	bl	80022a6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4e:	bf00      	nop
 8001c50:	3728      	adds	r7, #40	@ 0x28
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40010000 	.word	0x40010000
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40000400 	.word	0x40000400
 8001c64:	40000800 	.word	0x40000800
 8001c68:	40000c00 	.word	0x40000c00
 8001c6c:	40010400 	.word	0x40010400
 8001c70:	40014400 	.word	0x40014400
 8001c74:	40014800 	.word	0x40014800

08001c78 <HAL_TIM_MspPostInit>:
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08c      	sub	sp, #48	@ 0x30
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
    */
    GPIO_InitStruct.Pin = PWM1_Pin;
 8001c80:	f107 031c 	add.w	r3, r7, #28
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a5b      	ldr	r2, [pc, #364]	@ (8001e04 <HAL_TIM_MspPostInit+0x18c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d11f      	bne.n	8001cda <HAL_TIM_MspPostInit+0x62>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);

 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	4b5a      	ldr	r3, [pc, #360]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	4a59      	ldr	r2, [pc, #356]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001caa:	4b57      	ldr	r3, [pc, #348]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	61bb      	str	r3, [r7, #24]
 8001cb4:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
 8001cb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cba:	61fb      	str	r3, [r7, #28]
  else if(timHandle->Instance==TIM2)
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	623b      	str	r3, [r7, #32]
  {
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM2_MspPostInit 0 */
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	62bb      	str	r3, [r7, #40]	@ 0x28

 8001cc8:	2301      	movs	r3, #1
 8001cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END TIM2_MspPostInit 0 */
 8001ccc:	f107 031c 	add.w	r3, r7, #28
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	484e      	ldr	r0, [pc, #312]	@ (8001e0c <HAL_TIM_MspPostInit+0x194>)
 8001cd4:	f000 fb02 	bl	80022dc <HAL_GPIO_Init>
  if(tim_baseHandle->Instance==TIM1)
  {
  /* USER CODE BEGIN TIM1_MspDeInit 0 */

  /* USER CODE END TIM1_MspDeInit 0 */
    /* Peripheral clock disable */
 8001cd8:	e090      	b.n	8001dfc <HAL_TIM_MspPostInit+0x184>
    */
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ce2:	d11e      	bne.n	8001d22 <HAL_TIM_MspPostInit+0xaa>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	4b47      	ldr	r3, [pc, #284]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cec:	4a46      	ldr	r2, [pc, #280]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf4:	4b44      	ldr	r3, [pc, #272]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697b      	ldr	r3, [r7, #20]
  }
 8001d00:	2303      	movs	r3, #3
 8001d02:	61fb      	str	r3, [r7, #28]
  else if(timHandle->Instance==TIM8)
 8001d04:	2302      	movs	r3, #2
 8001d06:	623b      	str	r3, [r7, #32]
  {
 8001d08:	2300      	movs	r3, #0
 8001d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspPostInit 0 */
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62bb      	str	r3, [r7, #40]	@ 0x28

 8001d10:	2301      	movs	r3, #1
 8001d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END TIM8_MspPostInit 0 */
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	4619      	mov	r1, r3
 8001d1a:	483c      	ldr	r0, [pc, #240]	@ (8001e0c <HAL_TIM_MspPostInit+0x194>)
 8001d1c:	f000 fade 	bl	80022dc <HAL_GPIO_Init>
    /* Peripheral clock disable */
 8001d20:	e06c      	b.n	8001dfc <HAL_TIM_MspPostInit+0x184>
    GPIO_InitStruct.Pin = PWM4_Pin;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a3a      	ldr	r2, [pc, #232]	@ (8001e10 <HAL_TIM_MspPostInit+0x198>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d11e      	bne.n	8001d6a <HAL_TIM_MspPostInit+0xf2>

 8001d2c:	2300      	movs	r3, #0
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	4b35      	ldr	r3, [pc, #212]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d34:	4a34      	ldr	r2, [pc, #208]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001d36:	f043 0304 	orr.w	r3, r3, #4
 8001d3a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3c:	4b32      	ldr	r3, [pc, #200]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	613b      	str	r3, [r7, #16]
 8001d46:	693b      	ldr	r3, [r7, #16]
  }
 8001d48:	2340      	movs	r3, #64	@ 0x40
 8001d4a:	61fb      	str	r3, [r7, #28]
  else if(timHandle->Instance==TIM10)
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	623b      	str	r3, [r7, #32]
  {
 8001d50:	2300      	movs	r3, #0
 8001d52:	627b      	str	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM10_MspPostInit 0 */
 8001d54:	2300      	movs	r3, #0
 8001d56:	62bb      	str	r3, [r7, #40]	@ 0x28

 8001d58:	2303      	movs	r3, #3
 8001d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END TIM10_MspPostInit 0 */
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	4619      	mov	r1, r3
 8001d62:	482c      	ldr	r0, [pc, #176]	@ (8001e14 <HAL_TIM_MspPostInit+0x19c>)
 8001d64:	f000 faba 	bl	80022dc <HAL_GPIO_Init>
    /* Peripheral clock disable */
 8001d68:	e048      	b.n	8001dfc <HAL_TIM_MspPostInit+0x184>
    GPIO_InitStruct.Pin = SERVO_1_Pin;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8001e18 <HAL_TIM_MspPostInit+0x1a0>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d11f      	bne.n	8001db4 <HAL_TIM_MspPostInit+0x13c>

 8001d74:	2300      	movs	r3, #0
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	4b23      	ldr	r3, [pc, #140]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7c:	4a22      	ldr	r2, [pc, #136]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001d7e:	f043 0302 	orr.w	r3, r3, #2
 8001d82:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d84:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
  }
 8001d90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d94:	61fb      	str	r3, [r7, #28]
  else if(timHandle->Instance==TIM11)
 8001d96:	2302      	movs	r3, #2
 8001d98:	623b      	str	r3, [r7, #32]
  {
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM11_MspPostInit 0 */
 8001d9e:	2300      	movs	r3, #0
 8001da0:	62bb      	str	r3, [r7, #40]	@ 0x28

 8001da2:	2303      	movs	r3, #3
 8001da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE END TIM11_MspPostInit 0 */
 8001da6:	f107 031c 	add.w	r3, r7, #28
 8001daa:	4619      	mov	r1, r3
 8001dac:	481b      	ldr	r0, [pc, #108]	@ (8001e1c <HAL_TIM_MspPostInit+0x1a4>)
 8001dae:	f000 fa95 	bl	80022dc <HAL_GPIO_Init>
    /* Peripheral clock disable */
 8001db2:	e023      	b.n	8001dfc <HAL_TIM_MspPostInit+0x184>
    GPIO_InitStruct.Pin = SERVO_2_Pin;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a19      	ldr	r2, [pc, #100]	@ (8001e20 <HAL_TIM_MspPostInit+0x1a8>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d11e      	bne.n	8001dfc <HAL_TIM_MspPostInit+0x184>

 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	4b11      	ldr	r3, [pc, #68]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4a10      	ldr	r2, [pc, #64]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001dc8:	f043 0302 	orr.w	r3, r3, #2
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <HAL_TIM_MspPostInit+0x190>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
  }
 8001dda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001dde:	61fb      	str	r3, [r7, #28]

 8001de0:	2302      	movs	r3, #2
 8001de2:	623b      	str	r3, [r7, #32]
}
 8001de4:	2300      	movs	r3, #0
 8001de6:	627b      	str	r3, [r7, #36]	@ 0x24

 8001de8:	2300      	movs	r3, #0
 8001dea:	62bb      	str	r3, [r7, #40]	@ 0x28
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 8001dec:	2303      	movs	r3, #3
 8001dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
{
 8001df0:	f107 031c 	add.w	r3, r7, #28
 8001df4:	4619      	mov	r1, r3
 8001df6:	4809      	ldr	r0, [pc, #36]	@ (8001e1c <HAL_TIM_MspPostInit+0x1a4>)
 8001df8:	f000 fa70 	bl	80022dc <HAL_GPIO_Init>
    /* Peripheral clock disable */
 8001dfc:	bf00      	nop
 8001dfe:	3730      	adds	r7, #48	@ 0x30
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40010000 	.word	0x40010000
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	40020000 	.word	0x40020000
 8001e10:	40010400 	.word	0x40010400
 8001e14:	40020800 	.word	0x40020800
 8001e18:	40014400 	.word	0x40014400
 8001e1c:	40020400 	.word	0x40020400
 8001e20:	40014800 	.word	0x40014800

08001e24 <HAL_GPIO_EXTI_Callback>:
{
  /* Disable the TIM Counter */
  TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
}
}

 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	80fb      	strh	r3, [r7, #6]

 8001e2e:	88fb      	ldrh	r3, [r7, #6]
 8001e30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e34:	d108      	bne.n	8001e48 <HAL_GPIO_EXTI_Callback+0x24>

 8001e36:	2201      	movs	r2, #1
 8001e38:	2120      	movs	r1, #32
 8001e3a:	4805      	ldr	r0, [pc, #20]	@ (8001e50 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001e3c:	f000 fbe2 	bl	8002604 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsid i" : : : "memory");
 8001e40:	b672      	cpsid	i
}
 8001e42:	bf00      	nop

//slave timer disable the pwm of the master timer
void  HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <HAL_GPIO_EXTI_Callback+0x20>
    if (htim->Instance == TIM5) {
    	HAL_TIM_PWM_Stop_IT(&htim8, TIM_CHANNEL_1);

    	//TIM_Cmd(htim->Instance, DISABLE);
 8001e48:	bf00      	nop
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40020800 	.word	0x40020800

08001e54 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e58:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ea4 <MX_USART2_UART_Init+0x50>)
 8001e5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e78:	4b09      	ldr	r3, [pc, #36]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e7a:	220c      	movs	r2, #12
 8001e7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e84:	4b06      	ldr	r3, [pc, #24]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e8a:	4805      	ldr	r0, [pc, #20]	@ (8001ea0 <MX_USART2_UART_Init+0x4c>)
 8001e8c:	f002 fc2a 	bl	80046e4 <HAL_UART_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e96:	f7fe ff7b 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e9a:	bf00      	nop
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000035c 	.word	0x2000035c
 8001ea4:	40004400 	.word	0x40004400

08001ea8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	@ 0x28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a19      	ldr	r2, [pc, #100]	@ (8001f2c <HAL_UART_MspInit+0x84>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d12b      	bne.n	8001f22 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	4b18      	ldr	r3, [pc, #96]	@ (8001f30 <HAL_UART_MspInit+0x88>)
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	4a17      	ldr	r2, [pc, #92]	@ (8001f30 <HAL_UART_MspInit+0x88>)
 8001ed4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eda:	4b15      	ldr	r3, [pc, #84]	@ (8001f30 <HAL_UART_MspInit+0x88>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	4b11      	ldr	r3, [pc, #68]	@ (8001f30 <HAL_UART_MspInit+0x88>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	4a10      	ldr	r2, [pc, #64]	@ (8001f30 <HAL_UART_MspInit+0x88>)
 8001ef0:	f043 0301 	orr.w	r3, r3, #1
 8001ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f30 <HAL_UART_MspInit+0x88>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f02:	230c      	movs	r3, #12
 8001f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f06:	2302      	movs	r3, #2
 8001f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f12:	2307      	movs	r3, #7
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f16:	f107 0314 	add.w	r3, r7, #20
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4805      	ldr	r0, [pc, #20]	@ (8001f34 <HAL_UART_MspInit+0x8c>)
 8001f1e:	f000 f9dd 	bl	80022dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f22:	bf00      	nop
 8001f24:	3728      	adds	r7, #40	@ 0x28
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40004400 	.word	0x40004400
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020000 	.word	0x40020000

08001f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f3c:	f7ff f9d4 	bl	80012e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f40:	480c      	ldr	r0, [pc, #48]	@ (8001f74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f42:	490d      	ldr	r1, [pc, #52]	@ (8001f78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f44:	4a0d      	ldr	r2, [pc, #52]	@ (8001f7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f48:	e002      	b.n	8001f50 <LoopCopyDataInit>

08001f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4e:	3304      	adds	r3, #4

08001f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f54:	d3f9      	bcc.n	8001f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f56:	4a0a      	ldr	r2, [pc, #40]	@ (8001f80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f58:	4c0a      	ldr	r4, [pc, #40]	@ (8001f84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f5c:	e001      	b.n	8001f62 <LoopFillZerobss>

08001f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f60:	3204      	adds	r2, #4

08001f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f64:	d3fb      	bcc.n	8001f5e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f66:	f002 fe89 	bl	8004c7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f6a:	f7fe fdf5 	bl	8000b58 <main>
  bx  lr    
 8001f6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f78:	20000034 	.word	0x20000034
  ldr r2, =_sidata
 8001f7c:	08004d04 	.word	0x08004d04
  ldr r2, =_sbss
 8001f80:	20000034 	.word	0x20000034
  ldr r4, =_ebss
 8001f84:	200003a8 	.word	0x200003a8

08001f88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f88:	e7fe      	b.n	8001f88 <ADC_IRQHandler>
	...

08001f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f90:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <HAL_Init+0x40>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a0d      	ldr	r2, [pc, #52]	@ (8001fcc <HAL_Init+0x40>)
 8001f96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fcc <HAL_Init+0x40>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8001fcc <HAL_Init+0x40>)
 8001fa2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa8:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <HAL_Init+0x40>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a07      	ldr	r2, [pc, #28]	@ (8001fcc <HAL_Init+0x40>)
 8001fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	f000 f94f 	bl	8002258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f000 f808 	bl	8001fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc0:	f7ff f8b2 	bl	8001128 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40023c00 	.word	0x40023c00

08001fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fd8:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <HAL_InitTick+0x54>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <HAL_InitTick+0x58>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 f967 	bl	80022c2 <HAL_SYSTICK_Config>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e00e      	b.n	800201c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2b0f      	cmp	r3, #15
 8002002:	d80a      	bhi.n	800201a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002004:	2200      	movs	r2, #0
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	f04f 30ff 	mov.w	r0, #4294967295
 800200c:	f000 f92f 	bl	800226e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002010:	4a06      	ldr	r2, [pc, #24]	@ (800202c <HAL_InitTick+0x5c>)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
 8002018:	e000      	b.n	800201c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
}
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20000028 	.word	0x20000028
 8002028:	20000030 	.word	0x20000030
 800202c:	2000002c 	.word	0x2000002c

08002030 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002034:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <HAL_IncTick+0x20>)
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	461a      	mov	r2, r3
 800203a:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_IncTick+0x24>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4413      	add	r3, r2
 8002040:	4a04      	ldr	r2, [pc, #16]	@ (8002054 <HAL_IncTick+0x24>)
 8002042:	6013      	str	r3, [r2, #0]
}
 8002044:	bf00      	nop
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20000030 	.word	0x20000030
 8002054:	200003a4 	.word	0x200003a4

08002058 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  return uwTick;
 800205c:	4b03      	ldr	r3, [pc, #12]	@ (800206c <HAL_GetTick+0x14>)
 800205e:	681b      	ldr	r3, [r3, #0]
}
 8002060:	4618      	mov	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	200003a4 	.word	0x200003a4

08002070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002078:	f7ff ffee 	bl	8002058 <HAL_GetTick>
 800207c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002088:	d005      	beq.n	8002096 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800208a:	4b0a      	ldr	r3, [pc, #40]	@ (80020b4 <HAL_Delay+0x44>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	461a      	mov	r2, r3
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4413      	add	r3, r2
 8002094:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002096:	bf00      	nop
 8002098:	f7ff ffde 	bl	8002058 <HAL_GetTick>
 800209c:	4602      	mov	r2, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	68fa      	ldr	r2, [r7, #12]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d8f7      	bhi.n	8002098 <HAL_Delay+0x28>
  {
  }
}
 80020a8:	bf00      	nop
 80020aa:	bf00      	nop
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000030 	.word	0x20000030

080020b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f003 0307 	and.w	r3, r3, #7
 80020c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c8:	4b0c      	ldr	r3, [pc, #48]	@ (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ce:	68ba      	ldr	r2, [r7, #8]
 80020d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020d4:	4013      	ands	r3, r2
 80020d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ea:	4a04      	ldr	r2, [pc, #16]	@ (80020fc <__NVIC_SetPriorityGrouping+0x44>)
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	60d3      	str	r3, [r2, #12]
}
 80020f0:	bf00      	nop
 80020f2:	3714      	adds	r7, #20
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002104:	4b04      	ldr	r3, [pc, #16]	@ (8002118 <__NVIC_GetPriorityGrouping+0x18>)
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	0a1b      	lsrs	r3, r3, #8
 800210a:	f003 0307 	and.w	r3, r3, #7
}
 800210e:	4618      	mov	r0, r3
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr
 8002118:	e000ed00 	.word	0xe000ed00

0800211c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	2b00      	cmp	r3, #0
 800212c:	db0b      	blt.n	8002146 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	f003 021f 	and.w	r2, r3, #31
 8002134:	4907      	ldr	r1, [pc, #28]	@ (8002154 <__NVIC_EnableIRQ+0x38>)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	095b      	lsrs	r3, r3, #5
 800213c:	2001      	movs	r0, #1
 800213e:	fa00 f202 	lsl.w	r2, r0, r2
 8002142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000e100 	.word	0xe000e100

08002158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	6039      	str	r1, [r7, #0]
 8002162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002168:	2b00      	cmp	r3, #0
 800216a:	db0a      	blt.n	8002182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	b2da      	uxtb	r2, r3
 8002170:	490c      	ldr	r1, [pc, #48]	@ (80021a4 <__NVIC_SetPriority+0x4c>)
 8002172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002176:	0112      	lsls	r2, r2, #4
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	440b      	add	r3, r1
 800217c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002180:	e00a      	b.n	8002198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	b2da      	uxtb	r2, r3
 8002186:	4908      	ldr	r1, [pc, #32]	@ (80021a8 <__NVIC_SetPriority+0x50>)
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	3b04      	subs	r3, #4
 8002190:	0112      	lsls	r2, r2, #4
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	440b      	add	r3, r1
 8002196:	761a      	strb	r2, [r3, #24]
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	e000e100 	.word	0xe000e100
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b089      	sub	sp, #36	@ 0x24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f1c3 0307 	rsb	r3, r3, #7
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	bf28      	it	cs
 80021ca:	2304      	movcs	r3, #4
 80021cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3304      	adds	r3, #4
 80021d2:	2b06      	cmp	r3, #6
 80021d4:	d902      	bls.n	80021dc <NVIC_EncodePriority+0x30>
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	3b03      	subs	r3, #3
 80021da:	e000      	b.n	80021de <NVIC_EncodePriority+0x32>
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e0:	f04f 32ff 	mov.w	r2, #4294967295
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43da      	mvns	r2, r3
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	401a      	ands	r2, r3
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f4:	f04f 31ff 	mov.w	r1, #4294967295
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa01 f303 	lsl.w	r3, r1, r3
 80021fe:	43d9      	mvns	r1, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002204:	4313      	orrs	r3, r2
         );
}
 8002206:	4618      	mov	r0, r3
 8002208:	3724      	adds	r7, #36	@ 0x24
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
	...

08002214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3b01      	subs	r3, #1
 8002220:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002224:	d301      	bcc.n	800222a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002226:	2301      	movs	r3, #1
 8002228:	e00f      	b.n	800224a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222a:	4a0a      	ldr	r2, [pc, #40]	@ (8002254 <SysTick_Config+0x40>)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3b01      	subs	r3, #1
 8002230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002232:	210f      	movs	r1, #15
 8002234:	f04f 30ff 	mov.w	r0, #4294967295
 8002238:	f7ff ff8e 	bl	8002158 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800223c:	4b05      	ldr	r3, [pc, #20]	@ (8002254 <SysTick_Config+0x40>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002242:	4b04      	ldr	r3, [pc, #16]	@ (8002254 <SysTick_Config+0x40>)
 8002244:	2207      	movs	r2, #7
 8002246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	e000e010 	.word	0xe000e010

08002258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f7ff ff29 	bl	80020b8 <__NVIC_SetPriorityGrouping>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800226e:	b580      	push	{r7, lr}
 8002270:	b086      	sub	sp, #24
 8002272:	af00      	add	r7, sp, #0
 8002274:	4603      	mov	r3, r0
 8002276:	60b9      	str	r1, [r7, #8]
 8002278:	607a      	str	r2, [r7, #4]
 800227a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002280:	f7ff ff3e 	bl	8002100 <__NVIC_GetPriorityGrouping>
 8002284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	68b9      	ldr	r1, [r7, #8]
 800228a:	6978      	ldr	r0, [r7, #20]
 800228c:	f7ff ff8e 	bl	80021ac <NVIC_EncodePriority>
 8002290:	4602      	mov	r2, r0
 8002292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002296:	4611      	mov	r1, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff5d 	bl	8002158 <__NVIC_SetPriority>
}
 800229e:	bf00      	nop
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f7ff ff31 	bl	800211c <__NVIC_EnableIRQ>
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}

080022c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	b082      	sub	sp, #8
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f7ff ffa2 	bl	8002214 <SysTick_Config>
 80022d0:	4603      	mov	r3, r0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
	...

080022dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022dc:	b480      	push	{r7}
 80022de:	b089      	sub	sp, #36	@ 0x24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80022e6:	2300      	movs	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80022ea:	2300      	movs	r3, #0
 80022ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80022ee:	2300      	movs	r3, #0
 80022f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	e165      	b.n	80025c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80022f8:	2201      	movs	r2, #1
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	4013      	ands	r3, r2
 800230a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	429a      	cmp	r2, r3
 8002312:	f040 8154 	bne.w	80025be <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	2b01      	cmp	r3, #1
 8002320:	d005      	beq.n	800232e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800232a:	2b02      	cmp	r3, #2
 800232c:	d130      	bne.n	8002390 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	2203      	movs	r2, #3
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	43db      	mvns	r3, r3
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	4013      	ands	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	69fb      	ldr	r3, [r7, #28]
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4313      	orrs	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	69ba      	ldr	r2, [r7, #24]
 800235c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002364:	2201      	movs	r2, #1
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	091b      	lsrs	r3, r3, #4
 800237a:	f003 0201 	and.w	r2, r3, #1
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4313      	orrs	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 0303 	and.w	r3, r3, #3
 8002398:	2b03      	cmp	r3, #3
 800239a:	d017      	beq.n	80023cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	2203      	movs	r2, #3
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d123      	bne.n	8002420 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	08da      	lsrs	r2, r3, #3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3208      	adds	r2, #8
 80023e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	f003 0307 	and.w	r3, r3, #7
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	220f      	movs	r2, #15
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4013      	ands	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	691a      	ldr	r2, [r3, #16]
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	fa02 f303 	lsl.w	r3, r2, r3
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	4313      	orrs	r3, r2
 8002410:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	08da      	lsrs	r2, r3, #3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3208      	adds	r2, #8
 800241a:	69b9      	ldr	r1, [r7, #24]
 800241c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	2203      	movs	r2, #3
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	4013      	ands	r3, r2
 8002436:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f003 0203 	and.w	r2, r3, #3
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	4313      	orrs	r3, r2
 800244c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 80ae 	beq.w	80025be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	4b5d      	ldr	r3, [pc, #372]	@ (80025dc <HAL_GPIO_Init+0x300>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246a:	4a5c      	ldr	r2, [pc, #368]	@ (80025dc <HAL_GPIO_Init+0x300>)
 800246c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002470:	6453      	str	r3, [r2, #68]	@ 0x44
 8002472:	4b5a      	ldr	r3, [pc, #360]	@ (80025dc <HAL_GPIO_Init+0x300>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800247e:	4a58      	ldr	r2, [pc, #352]	@ (80025e0 <HAL_GPIO_Init+0x304>)
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	089b      	lsrs	r3, r3, #2
 8002484:	3302      	adds	r3, #2
 8002486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	f003 0303 	and.w	r3, r3, #3
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	220f      	movs	r2, #15
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	4013      	ands	r3, r2
 80024a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	4a4f      	ldr	r2, [pc, #316]	@ (80025e4 <HAL_GPIO_Init+0x308>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d025      	beq.n	80024f6 <HAL_GPIO_Init+0x21a>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a4e      	ldr	r2, [pc, #312]	@ (80025e8 <HAL_GPIO_Init+0x30c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d01f      	beq.n	80024f2 <HAL_GPIO_Init+0x216>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a4d      	ldr	r2, [pc, #308]	@ (80025ec <HAL_GPIO_Init+0x310>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d019      	beq.n	80024ee <HAL_GPIO_Init+0x212>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a4c      	ldr	r2, [pc, #304]	@ (80025f0 <HAL_GPIO_Init+0x314>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d013      	beq.n	80024ea <HAL_GPIO_Init+0x20e>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a4b      	ldr	r2, [pc, #300]	@ (80025f4 <HAL_GPIO_Init+0x318>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d00d      	beq.n	80024e6 <HAL_GPIO_Init+0x20a>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a4a      	ldr	r2, [pc, #296]	@ (80025f8 <HAL_GPIO_Init+0x31c>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d007      	beq.n	80024e2 <HAL_GPIO_Init+0x206>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a49      	ldr	r2, [pc, #292]	@ (80025fc <HAL_GPIO_Init+0x320>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d101      	bne.n	80024de <HAL_GPIO_Init+0x202>
 80024da:	2306      	movs	r3, #6
 80024dc:	e00c      	b.n	80024f8 <HAL_GPIO_Init+0x21c>
 80024de:	2307      	movs	r3, #7
 80024e0:	e00a      	b.n	80024f8 <HAL_GPIO_Init+0x21c>
 80024e2:	2305      	movs	r3, #5
 80024e4:	e008      	b.n	80024f8 <HAL_GPIO_Init+0x21c>
 80024e6:	2304      	movs	r3, #4
 80024e8:	e006      	b.n	80024f8 <HAL_GPIO_Init+0x21c>
 80024ea:	2303      	movs	r3, #3
 80024ec:	e004      	b.n	80024f8 <HAL_GPIO_Init+0x21c>
 80024ee:	2302      	movs	r3, #2
 80024f0:	e002      	b.n	80024f8 <HAL_GPIO_Init+0x21c>
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <HAL_GPIO_Init+0x21c>
 80024f6:	2300      	movs	r3, #0
 80024f8:	69fa      	ldr	r2, [r7, #28]
 80024fa:	f002 0203 	and.w	r2, r2, #3
 80024fe:	0092      	lsls	r2, r2, #2
 8002500:	4093      	lsls	r3, r2
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002508:	4935      	ldr	r1, [pc, #212]	@ (80025e0 <HAL_GPIO_Init+0x304>)
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	089b      	lsrs	r3, r3, #2
 800250e:	3302      	adds	r3, #2
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002516:	4b3a      	ldr	r3, [pc, #232]	@ (8002600 <HAL_GPIO_Init+0x324>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	43db      	mvns	r3, r3
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d003      	beq.n	800253a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	4313      	orrs	r3, r2
 8002538:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800253a:	4a31      	ldr	r2, [pc, #196]	@ (8002600 <HAL_GPIO_Init+0x324>)
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002540:	4b2f      	ldr	r3, [pc, #188]	@ (8002600 <HAL_GPIO_Init+0x324>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	43db      	mvns	r3, r3
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	4013      	ands	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002564:	4a26      	ldr	r2, [pc, #152]	@ (8002600 <HAL_GPIO_Init+0x324>)
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800256a:	4b25      	ldr	r3, [pc, #148]	@ (8002600 <HAL_GPIO_Init+0x324>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	43db      	mvns	r3, r3
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	4013      	ands	r3, r2
 8002578:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	4313      	orrs	r3, r2
 800258c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800258e:	4a1c      	ldr	r2, [pc, #112]	@ (8002600 <HAL_GPIO_Init+0x324>)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002594:	4b1a      	ldr	r3, [pc, #104]	@ (8002600 <HAL_GPIO_Init+0x324>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	43db      	mvns	r3, r3
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4013      	ands	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025b8:	4a11      	ldr	r2, [pc, #68]	@ (8002600 <HAL_GPIO_Init+0x324>)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3301      	adds	r3, #1
 80025c2:	61fb      	str	r3, [r7, #28]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	2b0f      	cmp	r3, #15
 80025c8:	f67f ae96 	bls.w	80022f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	3724      	adds	r7, #36	@ 0x24
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40023800 	.word	0x40023800
 80025e0:	40013800 	.word	0x40013800
 80025e4:	40020000 	.word	0x40020000
 80025e8:	40020400 	.word	0x40020400
 80025ec:	40020800 	.word	0x40020800
 80025f0:	40020c00 	.word	0x40020c00
 80025f4:	40021000 	.word	0x40021000
 80025f8:	40021400 	.word	0x40021400
 80025fc:	40021800 	.word	0x40021800
 8002600:	40013c00 	.word	0x40013c00

08002604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]
 8002610:	4613      	mov	r3, r2
 8002612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002614:	787b      	ldrb	r3, [r7, #1]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800261a:	887a      	ldrh	r2, [r7, #2]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002620:	e003      	b.n	800262a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002622:	887b      	ldrh	r3, [r7, #2]
 8002624:	041a      	lsls	r2, r3, #16
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	619a      	str	r2, [r3, #24]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002642:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002644:	695a      	ldr	r2, [r3, #20]
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d006      	beq.n	800265c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800264e:	4a05      	ldr	r2, [pc, #20]	@ (8002664 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002650:	88fb      	ldrh	r3, [r7, #6]
 8002652:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002654:	88fb      	ldrh	r3, [r7, #6]
 8002656:	4618      	mov	r0, r3
 8002658:	f7ff fbe4 	bl	8001e24 <HAL_GPIO_EXTI_Callback>
  }
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40013c00 	.word	0x40013c00

08002668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d101      	bne.n	800267c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e0cc      	b.n	8002816 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800267c:	4b68      	ldr	r3, [pc, #416]	@ (8002820 <HAL_RCC_ClockConfig+0x1b8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 030f 	and.w	r3, r3, #15
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	429a      	cmp	r2, r3
 8002688:	d90c      	bls.n	80026a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268a:	4b65      	ldr	r3, [pc, #404]	@ (8002820 <HAL_RCC_ClockConfig+0x1b8>)
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002692:	4b63      	ldr	r3, [pc, #396]	@ (8002820 <HAL_RCC_ClockConfig+0x1b8>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 030f 	and.w	r3, r3, #15
 800269a:	683a      	ldr	r2, [r7, #0]
 800269c:	429a      	cmp	r2, r3
 800269e:	d001      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e0b8      	b.n	8002816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d020      	beq.n	80026f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d005      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026bc:	4b59      	ldr	r3, [pc, #356]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	4a58      	ldr	r2, [pc, #352]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0308 	and.w	r3, r3, #8
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d005      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026d4:	4b53      	ldr	r3, [pc, #332]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	4a52      	ldr	r2, [pc, #328]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80026da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e0:	4b50      	ldr	r3, [pc, #320]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	494d      	ldr	r1, [pc, #308]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d044      	beq.n	8002788 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d107      	bne.n	8002716 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002706:	4b47      	ldr	r3, [pc, #284]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d119      	bne.n	8002746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	e07f      	b.n	8002816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b02      	cmp	r3, #2
 800271c:	d003      	beq.n	8002726 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002722:	2b03      	cmp	r3, #3
 8002724:	d107      	bne.n	8002736 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002726:	4b3f      	ldr	r3, [pc, #252]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d109      	bne.n	8002746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e06f      	b.n	8002816 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002736:	4b3b      	ldr	r3, [pc, #236]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e067      	b.n	8002816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002746:	4b37      	ldr	r3, [pc, #220]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f023 0203 	bic.w	r2, r3, #3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	4934      	ldr	r1, [pc, #208]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 8002754:	4313      	orrs	r3, r2
 8002756:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002758:	f7ff fc7e 	bl	8002058 <HAL_GetTick>
 800275c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275e:	e00a      	b.n	8002776 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002760:	f7ff fc7a 	bl	8002058 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800276e:	4293      	cmp	r3, r2
 8002770:	d901      	bls.n	8002776 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e04f      	b.n	8002816 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002776:	4b2b      	ldr	r3, [pc, #172]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 020c 	and.w	r2, r3, #12
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	429a      	cmp	r2, r3
 8002786:	d1eb      	bne.n	8002760 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002788:	4b25      	ldr	r3, [pc, #148]	@ (8002820 <HAL_RCC_ClockConfig+0x1b8>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 030f 	and.w	r3, r3, #15
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	d20c      	bcs.n	80027b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002796:	4b22      	ldr	r3, [pc, #136]	@ (8002820 <HAL_RCC_ClockConfig+0x1b8>)
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279e:	4b20      	ldr	r3, [pc, #128]	@ (8002820 <HAL_RCC_ClockConfig+0x1b8>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d001      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e032      	b.n	8002816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0304 	and.w	r3, r3, #4
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d008      	beq.n	80027ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027bc:	4b19      	ldr	r3, [pc, #100]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	4916      	ldr	r1, [pc, #88]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0308 	and.w	r3, r3, #8
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d009      	beq.n	80027ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027da:	4b12      	ldr	r3, [pc, #72]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	490e      	ldr	r1, [pc, #56]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027ee:	f000 f855 	bl	800289c <HAL_RCC_GetSysClockFreq>
 80027f2:	4602      	mov	r2, r0
 80027f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002824 <HAL_RCC_ClockConfig+0x1bc>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	091b      	lsrs	r3, r3, #4
 80027fa:	f003 030f 	and.w	r3, r3, #15
 80027fe:	490a      	ldr	r1, [pc, #40]	@ (8002828 <HAL_RCC_ClockConfig+0x1c0>)
 8002800:	5ccb      	ldrb	r3, [r1, r3]
 8002802:	fa22 f303 	lsr.w	r3, r2, r3
 8002806:	4a09      	ldr	r2, [pc, #36]	@ (800282c <HAL_RCC_ClockConfig+0x1c4>)
 8002808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800280a:	4b09      	ldr	r3, [pc, #36]	@ (8002830 <HAL_RCC_ClockConfig+0x1c8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f7ff fbde 	bl	8001fd0 <HAL_InitTick>

  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40023c00 	.word	0x40023c00
 8002824:	40023800 	.word	0x40023800
 8002828:	08004cdc 	.word	0x08004cdc
 800282c:	20000028 	.word	0x20000028
 8002830:	2000002c 	.word	0x2000002c

08002834 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002838:	4b03      	ldr	r3, [pc, #12]	@ (8002848 <HAL_RCC_GetHCLKFreq+0x14>)
 800283a:	681b      	ldr	r3, [r3, #0]
}
 800283c:	4618      	mov	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	20000028 	.word	0x20000028

0800284c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002850:	f7ff fff0 	bl	8002834 <HAL_RCC_GetHCLKFreq>
 8002854:	4602      	mov	r2, r0
 8002856:	4b05      	ldr	r3, [pc, #20]	@ (800286c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	0a9b      	lsrs	r3, r3, #10
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	4903      	ldr	r1, [pc, #12]	@ (8002870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002862:	5ccb      	ldrb	r3, [r1, r3]
 8002864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002868:	4618      	mov	r0, r3
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40023800 	.word	0x40023800
 8002870:	08004cec 	.word	0x08004cec

08002874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002878:	f7ff ffdc 	bl	8002834 <HAL_RCC_GetHCLKFreq>
 800287c:	4602      	mov	r2, r0
 800287e:	4b05      	ldr	r3, [pc, #20]	@ (8002894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	0b5b      	lsrs	r3, r3, #13
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	4903      	ldr	r1, [pc, #12]	@ (8002898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800288a:	5ccb      	ldrb	r3, [r1, r3]
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002890:	4618      	mov	r0, r3
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40023800 	.word	0x40023800
 8002898:	08004cec 	.word	0x08004cec

0800289c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800289c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028a0:	b0ae      	sub	sp, #184	@ 0xb8
 80028a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80028b0:	2300      	movs	r3, #0
 80028b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80028bc:	2300      	movs	r3, #0
 80028be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028c2:	4bcb      	ldr	r3, [pc, #812]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 030c 	and.w	r3, r3, #12
 80028ca:	2b0c      	cmp	r3, #12
 80028cc:	f200 8206 	bhi.w	8002cdc <HAL_RCC_GetSysClockFreq+0x440>
 80028d0:	a201      	add	r2, pc, #4	@ (adr r2, 80028d8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80028d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d6:	bf00      	nop
 80028d8:	0800290d 	.word	0x0800290d
 80028dc:	08002cdd 	.word	0x08002cdd
 80028e0:	08002cdd 	.word	0x08002cdd
 80028e4:	08002cdd 	.word	0x08002cdd
 80028e8:	08002915 	.word	0x08002915
 80028ec:	08002cdd 	.word	0x08002cdd
 80028f0:	08002cdd 	.word	0x08002cdd
 80028f4:	08002cdd 	.word	0x08002cdd
 80028f8:	0800291d 	.word	0x0800291d
 80028fc:	08002cdd 	.word	0x08002cdd
 8002900:	08002cdd 	.word	0x08002cdd
 8002904:	08002cdd 	.word	0x08002cdd
 8002908:	08002b0d 	.word	0x08002b0d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800290c:	4bb9      	ldr	r3, [pc, #740]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x358>)
 800290e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002912:	e1e7      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002914:	4bb8      	ldr	r3, [pc, #736]	@ (8002bf8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002916:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800291a:	e1e3      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800291c:	4bb4      	ldr	r3, [pc, #720]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002924:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002928:	4bb1      	ldr	r3, [pc, #708]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d071      	beq.n	8002a18 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002934:	4bae      	ldr	r3, [pc, #696]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	099b      	lsrs	r3, r3, #6
 800293a:	2200      	movs	r2, #0
 800293c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002940:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002944:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800294c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002950:	2300      	movs	r3, #0
 8002952:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002956:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800295a:	4622      	mov	r2, r4
 800295c:	462b      	mov	r3, r5
 800295e:	f04f 0000 	mov.w	r0, #0
 8002962:	f04f 0100 	mov.w	r1, #0
 8002966:	0159      	lsls	r1, r3, #5
 8002968:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800296c:	0150      	lsls	r0, r2, #5
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4621      	mov	r1, r4
 8002974:	1a51      	subs	r1, r2, r1
 8002976:	6439      	str	r1, [r7, #64]	@ 0x40
 8002978:	4629      	mov	r1, r5
 800297a:	eb63 0301 	sbc.w	r3, r3, r1
 800297e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002980:	f04f 0200 	mov.w	r2, #0
 8002984:	f04f 0300 	mov.w	r3, #0
 8002988:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800298c:	4649      	mov	r1, r9
 800298e:	018b      	lsls	r3, r1, #6
 8002990:	4641      	mov	r1, r8
 8002992:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002996:	4641      	mov	r1, r8
 8002998:	018a      	lsls	r2, r1, #6
 800299a:	4641      	mov	r1, r8
 800299c:	1a51      	subs	r1, r2, r1
 800299e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80029a0:	4649      	mov	r1, r9
 80029a2:	eb63 0301 	sbc.w	r3, r3, r1
 80029a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029a8:	f04f 0200 	mov.w	r2, #0
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80029b4:	4649      	mov	r1, r9
 80029b6:	00cb      	lsls	r3, r1, #3
 80029b8:	4641      	mov	r1, r8
 80029ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029be:	4641      	mov	r1, r8
 80029c0:	00ca      	lsls	r2, r1, #3
 80029c2:	4610      	mov	r0, r2
 80029c4:	4619      	mov	r1, r3
 80029c6:	4603      	mov	r3, r0
 80029c8:	4622      	mov	r2, r4
 80029ca:	189b      	adds	r3, r3, r2
 80029cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80029ce:	462b      	mov	r3, r5
 80029d0:	460a      	mov	r2, r1
 80029d2:	eb42 0303 	adc.w	r3, r2, r3
 80029d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80029d8:	f04f 0200 	mov.w	r2, #0
 80029dc:	f04f 0300 	mov.w	r3, #0
 80029e0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80029e4:	4629      	mov	r1, r5
 80029e6:	024b      	lsls	r3, r1, #9
 80029e8:	4621      	mov	r1, r4
 80029ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80029ee:	4621      	mov	r1, r4
 80029f0:	024a      	lsls	r2, r1, #9
 80029f2:	4610      	mov	r0, r2
 80029f4:	4619      	mov	r1, r3
 80029f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029fa:	2200      	movs	r2, #0
 80029fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a04:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002a08:	f7fd fbfc 	bl	8000204 <__aeabi_uldivmod>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	4613      	mov	r3, r2
 8002a12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a16:	e067      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a18:	4b75      	ldr	r3, [pc, #468]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	099b      	lsrs	r3, r3, #6
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002a24:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002a28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a32:	2300      	movs	r3, #0
 8002a34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a36:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002a3a:	4622      	mov	r2, r4
 8002a3c:	462b      	mov	r3, r5
 8002a3e:	f04f 0000 	mov.w	r0, #0
 8002a42:	f04f 0100 	mov.w	r1, #0
 8002a46:	0159      	lsls	r1, r3, #5
 8002a48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a4c:	0150      	lsls	r0, r2, #5
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	4621      	mov	r1, r4
 8002a54:	1a51      	subs	r1, r2, r1
 8002a56:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002a58:	4629      	mov	r1, r5
 8002a5a:	eb63 0301 	sbc.w	r3, r3, r1
 8002a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002a6c:	4649      	mov	r1, r9
 8002a6e:	018b      	lsls	r3, r1, #6
 8002a70:	4641      	mov	r1, r8
 8002a72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a76:	4641      	mov	r1, r8
 8002a78:	018a      	lsls	r2, r1, #6
 8002a7a:	4641      	mov	r1, r8
 8002a7c:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a80:	4649      	mov	r1, r9
 8002a82:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a86:	f04f 0200 	mov.w	r2, #0
 8002a8a:	f04f 0300 	mov.w	r3, #0
 8002a8e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002a92:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002a96:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002a9a:	4692      	mov	sl, r2
 8002a9c:	469b      	mov	fp, r3
 8002a9e:	4623      	mov	r3, r4
 8002aa0:	eb1a 0303 	adds.w	r3, sl, r3
 8002aa4:	623b      	str	r3, [r7, #32]
 8002aa6:	462b      	mov	r3, r5
 8002aa8:	eb4b 0303 	adc.w	r3, fp, r3
 8002aac:	627b      	str	r3, [r7, #36]	@ 0x24
 8002aae:	f04f 0200 	mov.w	r2, #0
 8002ab2:	f04f 0300 	mov.w	r3, #0
 8002ab6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002aba:	4629      	mov	r1, r5
 8002abc:	028b      	lsls	r3, r1, #10
 8002abe:	4621      	mov	r1, r4
 8002ac0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ac4:	4621      	mov	r1, r4
 8002ac6:	028a      	lsls	r2, r1, #10
 8002ac8:	4610      	mov	r0, r2
 8002aca:	4619      	mov	r1, r3
 8002acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ad4:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ad6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002ada:	f7fd fb93 	bl	8000204 <__aeabi_uldivmod>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ae8:	4b41      	ldr	r3, [pc, #260]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	0c1b      	lsrs	r3, r3, #16
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	3301      	adds	r3, #1
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002afa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002afe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002b0a:	e0eb      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b0c:	4b38      	ldr	r3, [pc, #224]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b18:	4b35      	ldr	r3, [pc, #212]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d06b      	beq.n	8002bfc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b24:	4b32      	ldr	r3, [pc, #200]	@ (8002bf0 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	099b      	lsrs	r3, r3, #6
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b36:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b38:	2300      	movs	r3, #0
 8002b3a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b3c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002b40:	4622      	mov	r2, r4
 8002b42:	462b      	mov	r3, r5
 8002b44:	f04f 0000 	mov.w	r0, #0
 8002b48:	f04f 0100 	mov.w	r1, #0
 8002b4c:	0159      	lsls	r1, r3, #5
 8002b4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b52:	0150      	lsls	r0, r2, #5
 8002b54:	4602      	mov	r2, r0
 8002b56:	460b      	mov	r3, r1
 8002b58:	4621      	mov	r1, r4
 8002b5a:	1a51      	subs	r1, r2, r1
 8002b5c:	61b9      	str	r1, [r7, #24]
 8002b5e:	4629      	mov	r1, r5
 8002b60:	eb63 0301 	sbc.w	r3, r3, r1
 8002b64:	61fb      	str	r3, [r7, #28]
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	f04f 0300 	mov.w	r3, #0
 8002b6e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002b72:	4659      	mov	r1, fp
 8002b74:	018b      	lsls	r3, r1, #6
 8002b76:	4651      	mov	r1, sl
 8002b78:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b7c:	4651      	mov	r1, sl
 8002b7e:	018a      	lsls	r2, r1, #6
 8002b80:	4651      	mov	r1, sl
 8002b82:	ebb2 0801 	subs.w	r8, r2, r1
 8002b86:	4659      	mov	r1, fp
 8002b88:	eb63 0901 	sbc.w	r9, r3, r1
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b98:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b9c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ba0:	4690      	mov	r8, r2
 8002ba2:	4699      	mov	r9, r3
 8002ba4:	4623      	mov	r3, r4
 8002ba6:	eb18 0303 	adds.w	r3, r8, r3
 8002baa:	613b      	str	r3, [r7, #16]
 8002bac:	462b      	mov	r3, r5
 8002bae:	eb49 0303 	adc.w	r3, r9, r3
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002bc0:	4629      	mov	r1, r5
 8002bc2:	024b      	lsls	r3, r1, #9
 8002bc4:	4621      	mov	r1, r4
 8002bc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bca:	4621      	mov	r1, r4
 8002bcc:	024a      	lsls	r2, r1, #9
 8002bce:	4610      	mov	r0, r2
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002bda:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002bdc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002be0:	f7fd fb10 	bl	8000204 <__aeabi_uldivmod>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4613      	mov	r3, r2
 8002bea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bee:	e065      	b.n	8002cbc <HAL_RCC_GetSysClockFreq+0x420>
 8002bf0:	40023800 	.word	0x40023800
 8002bf4:	00f42400 	.word	0x00f42400
 8002bf8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	099b      	lsrs	r3, r3, #6
 8002c02:	2200      	movs	r2, #0
 8002c04:	4618      	mov	r0, r3
 8002c06:	4611      	mov	r1, r2
 8002c08:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c0c:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c0e:	2300      	movs	r3, #0
 8002c10:	657b      	str	r3, [r7, #84]	@ 0x54
 8002c12:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002c16:	4642      	mov	r2, r8
 8002c18:	464b      	mov	r3, r9
 8002c1a:	f04f 0000 	mov.w	r0, #0
 8002c1e:	f04f 0100 	mov.w	r1, #0
 8002c22:	0159      	lsls	r1, r3, #5
 8002c24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c28:	0150      	lsls	r0, r2, #5
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	4641      	mov	r1, r8
 8002c30:	1a51      	subs	r1, r2, r1
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	4649      	mov	r1, r9
 8002c36:	eb63 0301 	sbc.w	r3, r3, r1
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	f04f 0200 	mov.w	r2, #0
 8002c40:	f04f 0300 	mov.w	r3, #0
 8002c44:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002c48:	4659      	mov	r1, fp
 8002c4a:	018b      	lsls	r3, r1, #6
 8002c4c:	4651      	mov	r1, sl
 8002c4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c52:	4651      	mov	r1, sl
 8002c54:	018a      	lsls	r2, r1, #6
 8002c56:	4651      	mov	r1, sl
 8002c58:	1a54      	subs	r4, r2, r1
 8002c5a:	4659      	mov	r1, fp
 8002c5c:	eb63 0501 	sbc.w	r5, r3, r1
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	f04f 0300 	mov.w	r3, #0
 8002c68:	00eb      	lsls	r3, r5, #3
 8002c6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c6e:	00e2      	lsls	r2, r4, #3
 8002c70:	4614      	mov	r4, r2
 8002c72:	461d      	mov	r5, r3
 8002c74:	4643      	mov	r3, r8
 8002c76:	18e3      	adds	r3, r4, r3
 8002c78:	603b      	str	r3, [r7, #0]
 8002c7a:	464b      	mov	r3, r9
 8002c7c:	eb45 0303 	adc.w	r3, r5, r3
 8002c80:	607b      	str	r3, [r7, #4]
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	f04f 0300 	mov.w	r3, #0
 8002c8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c8e:	4629      	mov	r1, r5
 8002c90:	028b      	lsls	r3, r1, #10
 8002c92:	4621      	mov	r1, r4
 8002c94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c98:	4621      	mov	r1, r4
 8002c9a:	028a      	lsls	r2, r1, #10
 8002c9c:	4610      	mov	r0, r2
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ca8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002caa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002cae:	f7fd faa9 	bl	8000204 <__aeabi_uldivmod>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0x458>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	0f1b      	lsrs	r3, r3, #28
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002cca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002cce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cda:	e003      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cdc:	4b06      	ldr	r3, [pc, #24]	@ (8002cf8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002cde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ce2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ce4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	37b8      	adds	r7, #184	@ 0xb8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	00f42400 	.word	0x00f42400

08002cfc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e28d      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 8083 	beq.w	8002e22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002d1c:	4b94      	ldr	r3, [pc, #592]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 030c 	and.w	r3, r3, #12
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d019      	beq.n	8002d5c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d28:	4b91      	ldr	r3, [pc, #580]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002d30:	2b08      	cmp	r3, #8
 8002d32:	d106      	bne.n	8002d42 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d34:	4b8e      	ldr	r3, [pc, #568]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d40:	d00c      	beq.n	8002d5c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d42:	4b8b      	ldr	r3, [pc, #556]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002d4a:	2b0c      	cmp	r3, #12
 8002d4c:	d112      	bne.n	8002d74 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d4e:	4b88      	ldr	r3, [pc, #544]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d5a:	d10b      	bne.n	8002d74 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5c:	4b84      	ldr	r3, [pc, #528]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d05b      	beq.n	8002e20 <HAL_RCC_OscConfig+0x124>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d157      	bne.n	8002e20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e25a      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d7c:	d106      	bne.n	8002d8c <HAL_RCC_OscConfig+0x90>
 8002d7e:	4b7c      	ldr	r3, [pc, #496]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a7b      	ldr	r2, [pc, #492]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	e01d      	b.n	8002dc8 <HAL_RCC_OscConfig+0xcc>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d94:	d10c      	bne.n	8002db0 <HAL_RCC_OscConfig+0xb4>
 8002d96:	4b76      	ldr	r3, [pc, #472]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a75      	ldr	r2, [pc, #468]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002d9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002da0:	6013      	str	r3, [r2, #0]
 8002da2:	4b73      	ldr	r3, [pc, #460]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a72      	ldr	r2, [pc, #456]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	e00b      	b.n	8002dc8 <HAL_RCC_OscConfig+0xcc>
 8002db0:	4b6f      	ldr	r3, [pc, #444]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a6e      	ldr	r2, [pc, #440]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002db6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dba:	6013      	str	r3, [r2, #0]
 8002dbc:	4b6c      	ldr	r3, [pc, #432]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a6b      	ldr	r2, [pc, #428]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002dc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002dc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d013      	beq.n	8002df8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd0:	f7ff f942 	bl	8002058 <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dd8:	f7ff f93e 	bl	8002058 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b64      	cmp	r3, #100	@ 0x64
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e21f      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dea:	4b61      	ldr	r3, [pc, #388]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d0f0      	beq.n	8002dd8 <HAL_RCC_OscConfig+0xdc>
 8002df6:	e014      	b.n	8002e22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df8:	f7ff f92e 	bl	8002058 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dfe:	e008      	b.n	8002e12 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e00:	f7ff f92a 	bl	8002058 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b64      	cmp	r3, #100	@ 0x64
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e20b      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e12:	4b57      	ldr	r3, [pc, #348]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f0      	bne.n	8002e00 <HAL_RCC_OscConfig+0x104>
 8002e1e:	e000      	b.n	8002e22 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d06f      	beq.n	8002f0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002e2e:	4b50      	ldr	r3, [pc, #320]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 030c 	and.w	r3, r3, #12
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d017      	beq.n	8002e6a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e3a:	4b4d      	ldr	r3, [pc, #308]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002e42:	2b08      	cmp	r3, #8
 8002e44:	d105      	bne.n	8002e52 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e46:	4b4a      	ldr	r3, [pc, #296]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00b      	beq.n	8002e6a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e52:	4b47      	ldr	r3, [pc, #284]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002e5a:	2b0c      	cmp	r3, #12
 8002e5c:	d11c      	bne.n	8002e98 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e5e:	4b44      	ldr	r3, [pc, #272]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d116      	bne.n	8002e98 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e6a:	4b41      	ldr	r3, [pc, #260]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d005      	beq.n	8002e82 <HAL_RCC_OscConfig+0x186>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d001      	beq.n	8002e82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e1d3      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e82:	4b3b      	ldr	r3, [pc, #236]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	4937      	ldr	r1, [pc, #220]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e96:	e03a      	b.n	8002f0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d020      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ea0:	4b34      	ldr	r3, [pc, #208]	@ (8002f74 <HAL_RCC_OscConfig+0x278>)
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea6:	f7ff f8d7 	bl	8002058 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eae:	f7ff f8d3 	bl	8002058 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e1b4      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0f0      	beq.n	8002eae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ecc:	4b28      	ldr	r3, [pc, #160]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	00db      	lsls	r3, r3, #3
 8002eda:	4925      	ldr	r1, [pc, #148]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	600b      	str	r3, [r1, #0]
 8002ee0:	e015      	b.n	8002f0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ee2:	4b24      	ldr	r3, [pc, #144]	@ (8002f74 <HAL_RCC_OscConfig+0x278>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee8:	f7ff f8b6 	bl	8002058 <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef0:	f7ff f8b2 	bl	8002058 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e193      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f02:	4b1b      	ldr	r3, [pc, #108]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d036      	beq.n	8002f88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d016      	beq.n	8002f50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f22:	4b15      	ldr	r3, [pc, #84]	@ (8002f78 <HAL_RCC_OscConfig+0x27c>)
 8002f24:	2201      	movs	r2, #1
 8002f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f28:	f7ff f896 	bl	8002058 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f30:	f7ff f892 	bl	8002058 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e173      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f42:	4b0b      	ldr	r3, [pc, #44]	@ (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002f44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0x234>
 8002f4e:	e01b      	b.n	8002f88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f50:	4b09      	ldr	r3, [pc, #36]	@ (8002f78 <HAL_RCC_OscConfig+0x27c>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f56:	f7ff f87f 	bl	8002058 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f5c:	e00e      	b.n	8002f7c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f5e:	f7ff f87b 	bl	8002058 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d907      	bls.n	8002f7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e15c      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
 8002f70:	40023800 	.word	0x40023800
 8002f74:	42470000 	.word	0x42470000
 8002f78:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f7c:	4b8a      	ldr	r3, [pc, #552]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002f7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d1ea      	bne.n	8002f5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f000 8097 	beq.w	80030c4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f96:	2300      	movs	r3, #0
 8002f98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f9a:	4b83      	ldr	r3, [pc, #524]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10f      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60bb      	str	r3, [r7, #8]
 8002faa:	4b7f      	ldr	r3, [pc, #508]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fae:	4a7e      	ldr	r2, [pc, #504]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002fb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fb6:	4b7c      	ldr	r3, [pc, #496]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fbe:	60bb      	str	r3, [r7, #8]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc6:	4b79      	ldr	r3, [pc, #484]	@ (80031ac <HAL_RCC_OscConfig+0x4b0>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d118      	bne.n	8003004 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fd2:	4b76      	ldr	r3, [pc, #472]	@ (80031ac <HAL_RCC_OscConfig+0x4b0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a75      	ldr	r2, [pc, #468]	@ (80031ac <HAL_RCC_OscConfig+0x4b0>)
 8002fd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fde:	f7ff f83b 	bl	8002058 <HAL_GetTick>
 8002fe2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe4:	e008      	b.n	8002ff8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe6:	f7ff f837 	bl	8002058 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e118      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff8:	4b6c      	ldr	r3, [pc, #432]	@ (80031ac <HAL_RCC_OscConfig+0x4b0>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0f0      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2b01      	cmp	r3, #1
 800300a:	d106      	bne.n	800301a <HAL_RCC_OscConfig+0x31e>
 800300c:	4b66      	ldr	r3, [pc, #408]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 800300e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003010:	4a65      	ldr	r2, [pc, #404]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003012:	f043 0301 	orr.w	r3, r3, #1
 8003016:	6713      	str	r3, [r2, #112]	@ 0x70
 8003018:	e01c      	b.n	8003054 <HAL_RCC_OscConfig+0x358>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	2b05      	cmp	r3, #5
 8003020:	d10c      	bne.n	800303c <HAL_RCC_OscConfig+0x340>
 8003022:	4b61      	ldr	r3, [pc, #388]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003026:	4a60      	ldr	r2, [pc, #384]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003028:	f043 0304 	orr.w	r3, r3, #4
 800302c:	6713      	str	r3, [r2, #112]	@ 0x70
 800302e:	4b5e      	ldr	r3, [pc, #376]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003032:	4a5d      	ldr	r2, [pc, #372]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003034:	f043 0301 	orr.w	r3, r3, #1
 8003038:	6713      	str	r3, [r2, #112]	@ 0x70
 800303a:	e00b      	b.n	8003054 <HAL_RCC_OscConfig+0x358>
 800303c:	4b5a      	ldr	r3, [pc, #360]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 800303e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003040:	4a59      	ldr	r2, [pc, #356]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003042:	f023 0301 	bic.w	r3, r3, #1
 8003046:	6713      	str	r3, [r2, #112]	@ 0x70
 8003048:	4b57      	ldr	r3, [pc, #348]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 800304a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304c:	4a56      	ldr	r2, [pc, #344]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 800304e:	f023 0304 	bic.w	r3, r3, #4
 8003052:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d015      	beq.n	8003088 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800305c:	f7fe fffc 	bl	8002058 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003062:	e00a      	b.n	800307a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003064:	f7fe fff8 	bl	8002058 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003072:	4293      	cmp	r3, r2
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e0d7      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800307a:	4b4b      	ldr	r3, [pc, #300]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 800307c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0ee      	beq.n	8003064 <HAL_RCC_OscConfig+0x368>
 8003086:	e014      	b.n	80030b2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003088:	f7fe ffe6 	bl	8002058 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800308e:	e00a      	b.n	80030a6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003090:	f7fe ffe2 	bl	8002058 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309e:	4293      	cmp	r3, r2
 80030a0:	d901      	bls.n	80030a6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80030a2:	2303      	movs	r3, #3
 80030a4:	e0c1      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a6:	4b40      	ldr	r3, [pc, #256]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 80030a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d1ee      	bne.n	8003090 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80030b2:	7dfb      	ldrb	r3, [r7, #23]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d105      	bne.n	80030c4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b8:	4b3b      	ldr	r3, [pc, #236]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	4a3a      	ldr	r2, [pc, #232]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 80030be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	f000 80ad 	beq.w	8003228 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030ce:	4b36      	ldr	r3, [pc, #216]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b08      	cmp	r3, #8
 80030d8:	d060      	beq.n	800319c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d145      	bne.n	800316e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e2:	4b33      	ldr	r3, [pc, #204]	@ (80031b0 <HAL_RCC_OscConfig+0x4b4>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e8:	f7fe ffb6 	bl	8002058 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030f0:	f7fe ffb2 	bl	8002058 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e093      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003102:	4b29      	ldr	r3, [pc, #164]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d1f0      	bne.n	80030f0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69da      	ldr	r2, [r3, #28]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311c:	019b      	lsls	r3, r3, #6
 800311e:	431a      	orrs	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003124:	085b      	lsrs	r3, r3, #1
 8003126:	3b01      	subs	r3, #1
 8003128:	041b      	lsls	r3, r3, #16
 800312a:	431a      	orrs	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003130:	061b      	lsls	r3, r3, #24
 8003132:	431a      	orrs	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003138:	071b      	lsls	r3, r3, #28
 800313a:	491b      	ldr	r1, [pc, #108]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 800313c:	4313      	orrs	r3, r2
 800313e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003140:	4b1b      	ldr	r3, [pc, #108]	@ (80031b0 <HAL_RCC_OscConfig+0x4b4>)
 8003142:	2201      	movs	r2, #1
 8003144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003146:	f7fe ff87 	bl	8002058 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800314e:	f7fe ff83 	bl	8002058 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e064      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003160:	4b11      	ldr	r3, [pc, #68]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f0      	beq.n	800314e <HAL_RCC_OscConfig+0x452>
 800316c:	e05c      	b.n	8003228 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316e:	4b10      	ldr	r3, [pc, #64]	@ (80031b0 <HAL_RCC_OscConfig+0x4b4>)
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fe ff70 	bl	8002058 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317c:	f7fe ff6c 	bl	8002058 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e04d      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800318e:	4b06      	ldr	r3, [pc, #24]	@ (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1f0      	bne.n	800317c <HAL_RCC_OscConfig+0x480>
 800319a:	e045      	b.n	8003228 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d107      	bne.n	80031b4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e040      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
 80031a8:	40023800 	.word	0x40023800
 80031ac:	40007000 	.word	0x40007000
 80031b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003234 <HAL_RCC_OscConfig+0x538>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d030      	beq.n	8003224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d129      	bne.n	8003224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031da:	429a      	cmp	r2, r3
 80031dc:	d122      	bne.n	8003224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80031e4:	4013      	ands	r3, r2
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d119      	bne.n	8003224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fa:	085b      	lsrs	r3, r3, #1
 80031fc:	3b01      	subs	r3, #1
 80031fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003200:	429a      	cmp	r2, r3
 8003202:	d10f      	bne.n	8003224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003210:	429a      	cmp	r2, r3
 8003212:	d107      	bne.n	8003224 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003220:	429a      	cmp	r2, r3
 8003222:	d001      	beq.n	8003228 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e000      	b.n	800322a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40023800 	.word	0x40023800

08003238 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e041      	b.n	80032ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d106      	bne.n	8003264 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f7fe fbe2 	bl	8001a28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3304      	adds	r3, #4
 8003274:	4619      	mov	r1, r3
 8003276:	4610      	mov	r0, r2
 8003278:	f000 fda6 	bl	8003dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
	...

080032d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032d8:	b480      	push	{r7}
 80032da:	b085      	sub	sp, #20
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d001      	beq.n	80032f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e04e      	b.n	800338e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2202      	movs	r2, #2
 80032f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f042 0201 	orr.w	r2, r2, #1
 8003306:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a23      	ldr	r2, [pc, #140]	@ (800339c <HAL_TIM_Base_Start_IT+0xc4>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d022      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0x80>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800331a:	d01d      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0x80>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a1f      	ldr	r2, [pc, #124]	@ (80033a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d018      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0x80>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a1e      	ldr	r2, [pc, #120]	@ (80033a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d013      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0x80>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a1c      	ldr	r2, [pc, #112]	@ (80033a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00e      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0x80>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a1b      	ldr	r2, [pc, #108]	@ (80033ac <HAL_TIM_Base_Start_IT+0xd4>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d009      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0x80>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a19      	ldr	r2, [pc, #100]	@ (80033b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d004      	beq.n	8003358 <HAL_TIM_Base_Start_IT+0x80>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a18      	ldr	r2, [pc, #96]	@ (80033b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d111      	bne.n	800337c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2b06      	cmp	r3, #6
 8003368:	d010      	beq.n	800338c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f042 0201 	orr.w	r2, r2, #1
 8003378:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800337a:	e007      	b.n	800338c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f042 0201 	orr.w	r2, r2, #1
 800338a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800338c:	2300      	movs	r3, #0
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40010000 	.word	0x40010000
 80033a0:	40000400 	.word	0x40000400
 80033a4:	40000800 	.word	0x40000800
 80033a8:	40000c00 	.word	0x40000c00
 80033ac:	40010400 	.word	0x40010400
 80033b0:	40014000 	.word	0x40014000
 80033b4:	40001800 	.word	0x40001800

080033b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e041      	b.n	800344e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d106      	bne.n	80033e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f839 	bl	8003456 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	3304      	adds	r3, #4
 80033f4:	4619      	mov	r1, r3
 80033f6:	4610      	mov	r0, r2
 80033f8:	f000 fce6 	bl	8003dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003456:	b480      	push	{r7}
 8003458:	b083      	sub	sp, #12
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
	...

0800346c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003476:	2300      	movs	r3, #0
 8003478:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d109      	bne.n	8003494 <HAL_TIM_PWM_Start_IT+0x28>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b01      	cmp	r3, #1
 800348a:	bf14      	ite	ne
 800348c:	2301      	movne	r3, #1
 800348e:	2300      	moveq	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	e022      	b.n	80034da <HAL_TIM_PWM_Start_IT+0x6e>
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b04      	cmp	r3, #4
 8003498:	d109      	bne.n	80034ae <HAL_TIM_PWM_Start_IT+0x42>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	bf14      	ite	ne
 80034a6:	2301      	movne	r3, #1
 80034a8:	2300      	moveq	r3, #0
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	e015      	b.n	80034da <HAL_TIM_PWM_Start_IT+0x6e>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b08      	cmp	r3, #8
 80034b2:	d109      	bne.n	80034c8 <HAL_TIM_PWM_Start_IT+0x5c>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	2b01      	cmp	r3, #1
 80034be:	bf14      	ite	ne
 80034c0:	2301      	movne	r3, #1
 80034c2:	2300      	moveq	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	e008      	b.n	80034da <HAL_TIM_PWM_Start_IT+0x6e>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	bf14      	ite	ne
 80034d4:	2301      	movne	r3, #1
 80034d6:	2300      	moveq	r3, #0
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e0c7      	b.n	8003672 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <HAL_TIM_PWM_Start_IT+0x86>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034f0:	e013      	b.n	800351a <HAL_TIM_PWM_Start_IT+0xae>
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d104      	bne.n	8003502 <HAL_TIM_PWM_Start_IT+0x96>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2202      	movs	r2, #2
 80034fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003500:	e00b      	b.n	800351a <HAL_TIM_PWM_Start_IT+0xae>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	2b08      	cmp	r3, #8
 8003506:	d104      	bne.n	8003512 <HAL_TIM_PWM_Start_IT+0xa6>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003510:	e003      	b.n	800351a <HAL_TIM_PWM_Start_IT+0xae>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2202      	movs	r2, #2
 8003516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2b0c      	cmp	r3, #12
 800351e:	d841      	bhi.n	80035a4 <HAL_TIM_PWM_Start_IT+0x138>
 8003520:	a201      	add	r2, pc, #4	@ (adr r2, 8003528 <HAL_TIM_PWM_Start_IT+0xbc>)
 8003522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003526:	bf00      	nop
 8003528:	0800355d 	.word	0x0800355d
 800352c:	080035a5 	.word	0x080035a5
 8003530:	080035a5 	.word	0x080035a5
 8003534:	080035a5 	.word	0x080035a5
 8003538:	0800356f 	.word	0x0800356f
 800353c:	080035a5 	.word	0x080035a5
 8003540:	080035a5 	.word	0x080035a5
 8003544:	080035a5 	.word	0x080035a5
 8003548:	08003581 	.word	0x08003581
 800354c:	080035a5 	.word	0x080035a5
 8003550:	080035a5 	.word	0x080035a5
 8003554:	080035a5 	.word	0x080035a5
 8003558:	08003593 	.word	0x08003593
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f042 0202 	orr.w	r2, r2, #2
 800356a:	60da      	str	r2, [r3, #12]
      break;
 800356c:	e01d      	b.n	80035aa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f042 0204 	orr.w	r2, r2, #4
 800357c:	60da      	str	r2, [r3, #12]
      break;
 800357e:	e014      	b.n	80035aa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68da      	ldr	r2, [r3, #12]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0208 	orr.w	r2, r2, #8
 800358e:	60da      	str	r2, [r3, #12]
      break;
 8003590:	e00b      	b.n	80035aa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0210 	orr.w	r2, r2, #16
 80035a0:	60da      	str	r2, [r3, #12]
      break;
 80035a2:	e002      	b.n	80035aa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	73fb      	strb	r3, [r7, #15]
      break;
 80035a8:	bf00      	nop
  }

  if (status == HAL_OK)
 80035aa:	7bfb      	ldrb	r3, [r7, #15]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d15f      	bne.n	8003670 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2201      	movs	r2, #1
 80035b6:	6839      	ldr	r1, [r7, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 ff8c 	bl	80044d6 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2e      	ldr	r2, [pc, #184]	@ (800367c <HAL_TIM_PWM_Start_IT+0x210>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d004      	beq.n	80035d2 <HAL_TIM_PWM_Start_IT+0x166>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a2c      	ldr	r2, [pc, #176]	@ (8003680 <HAL_TIM_PWM_Start_IT+0x214>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d101      	bne.n	80035d6 <HAL_TIM_PWM_Start_IT+0x16a>
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <HAL_TIM_PWM_Start_IT+0x16c>
 80035d6:	2300      	movs	r3, #0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d007      	beq.n	80035ec <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a22      	ldr	r2, [pc, #136]	@ (800367c <HAL_TIM_PWM_Start_IT+0x210>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d022      	beq.n	800363c <HAL_TIM_PWM_Start_IT+0x1d0>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035fe:	d01d      	beq.n	800363c <HAL_TIM_PWM_Start_IT+0x1d0>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a1f      	ldr	r2, [pc, #124]	@ (8003684 <HAL_TIM_PWM_Start_IT+0x218>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d018      	beq.n	800363c <HAL_TIM_PWM_Start_IT+0x1d0>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a1e      	ldr	r2, [pc, #120]	@ (8003688 <HAL_TIM_PWM_Start_IT+0x21c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d013      	beq.n	800363c <HAL_TIM_PWM_Start_IT+0x1d0>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1c      	ldr	r2, [pc, #112]	@ (800368c <HAL_TIM_PWM_Start_IT+0x220>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d00e      	beq.n	800363c <HAL_TIM_PWM_Start_IT+0x1d0>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a17      	ldr	r2, [pc, #92]	@ (8003680 <HAL_TIM_PWM_Start_IT+0x214>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d009      	beq.n	800363c <HAL_TIM_PWM_Start_IT+0x1d0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a18      	ldr	r2, [pc, #96]	@ (8003690 <HAL_TIM_PWM_Start_IT+0x224>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d004      	beq.n	800363c <HAL_TIM_PWM_Start_IT+0x1d0>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a17      	ldr	r2, [pc, #92]	@ (8003694 <HAL_TIM_PWM_Start_IT+0x228>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d111      	bne.n	8003660 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 0307 	and.w	r3, r3, #7
 8003646:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	2b06      	cmp	r3, #6
 800364c:	d010      	beq.n	8003670 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f042 0201 	orr.w	r2, r2, #1
 800365c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800365e:	e007      	b.n	8003670 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 0201 	orr.w	r2, r2, #1
 800366e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003670:	7bfb      	ldrb	r3, [r7, #15]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	40010000 	.word	0x40010000
 8003680:	40010400 	.word	0x40010400
 8003684:	40000400 	.word	0x40000400
 8003688:	40000800 	.word	0x40000800
 800368c:	40000c00 	.word	0x40000c00
 8003690:	40014000 	.word	0x40014000
 8003694:	40001800 	.word	0x40001800

08003698 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036a2:	2300      	movs	r3, #0
 80036a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	2b0c      	cmp	r3, #12
 80036aa:	d841      	bhi.n	8003730 <HAL_TIM_PWM_Stop_IT+0x98>
 80036ac:	a201      	add	r2, pc, #4	@ (adr r2, 80036b4 <HAL_TIM_PWM_Stop_IT+0x1c>)
 80036ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b2:	bf00      	nop
 80036b4:	080036e9 	.word	0x080036e9
 80036b8:	08003731 	.word	0x08003731
 80036bc:	08003731 	.word	0x08003731
 80036c0:	08003731 	.word	0x08003731
 80036c4:	080036fb 	.word	0x080036fb
 80036c8:	08003731 	.word	0x08003731
 80036cc:	08003731 	.word	0x08003731
 80036d0:	08003731 	.word	0x08003731
 80036d4:	0800370d 	.word	0x0800370d
 80036d8:	08003731 	.word	0x08003731
 80036dc:	08003731 	.word	0x08003731
 80036e0:	08003731 	.word	0x08003731
 80036e4:	0800371f 	.word	0x0800371f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 0202 	bic.w	r2, r2, #2
 80036f6:	60da      	str	r2, [r3, #12]
      break;
 80036f8:	e01d      	b.n	8003736 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68da      	ldr	r2, [r3, #12]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0204 	bic.w	r2, r2, #4
 8003708:	60da      	str	r2, [r3, #12]
      break;
 800370a:	e014      	b.n	8003736 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68da      	ldr	r2, [r3, #12]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 0208 	bic.w	r2, r2, #8
 800371a:	60da      	str	r2, [r3, #12]
      break;
 800371c:	e00b      	b.n	8003736 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	68da      	ldr	r2, [r3, #12]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0210 	bic.w	r2, r2, #16
 800372c:	60da      	str	r2, [r3, #12]
      break;
 800372e:	e002      	b.n	8003736 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	73fb      	strb	r3, [r7, #15]
      break;
 8003734:	bf00      	nop
  }

  if (status == HAL_OK)
 8003736:	7bfb      	ldrb	r3, [r7, #15]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d161      	bne.n	8003800 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2200      	movs	r2, #0
 8003742:	6839      	ldr	r1, [r7, #0]
 8003744:	4618      	mov	r0, r3
 8003746:	f000 fec6 	bl	80044d6 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a2f      	ldr	r2, [pc, #188]	@ (800380c <HAL_TIM_PWM_Stop_IT+0x174>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d004      	beq.n	800375e <HAL_TIM_PWM_Stop_IT+0xc6>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a2d      	ldr	r2, [pc, #180]	@ (8003810 <HAL_TIM_PWM_Stop_IT+0x178>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_TIM_PWM_Stop_IT+0xca>
 800375e:	2301      	movs	r3, #1
 8003760:	e000      	b.n	8003764 <HAL_TIM_PWM_Stop_IT+0xcc>
 8003762:	2300      	movs	r3, #0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d017      	beq.n	8003798 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	6a1a      	ldr	r2, [r3, #32]
 800376e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003772:	4013      	ands	r3, r2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10f      	bne.n	8003798 <HAL_TIM_PWM_Stop_IT+0x100>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6a1a      	ldr	r2, [r3, #32]
 800377e:	f240 4344 	movw	r3, #1092	@ 0x444
 8003782:	4013      	ands	r3, r2
 8003784:	2b00      	cmp	r3, #0
 8003786:	d107      	bne.n	8003798 <HAL_TIM_PWM_Stop_IT+0x100>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003796:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6a1a      	ldr	r2, [r3, #32]
 800379e:	f241 1311 	movw	r3, #4369	@ 0x1111
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10f      	bne.n	80037c8 <HAL_TIM_PWM_Stop_IT+0x130>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6a1a      	ldr	r2, [r3, #32]
 80037ae:	f240 4344 	movw	r3, #1092	@ 0x444
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d107      	bne.n	80037c8 <HAL_TIM_PWM_Stop_IT+0x130>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0201 	bic.w	r2, r2, #1
 80037c6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d104      	bne.n	80037d8 <HAL_TIM_PWM_Stop_IT+0x140>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037d6:	e013      	b.n	8003800 <HAL_TIM_PWM_Stop_IT+0x168>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d104      	bne.n	80037e8 <HAL_TIM_PWM_Stop_IT+0x150>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2201      	movs	r2, #1
 80037e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037e6:	e00b      	b.n	8003800 <HAL_TIM_PWM_Stop_IT+0x168>
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d104      	bne.n	80037f8 <HAL_TIM_PWM_Stop_IT+0x160>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037f6:	e003      	b.n	8003800 <HAL_TIM_PWM_Stop_IT+0x168>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8003800:	7bfb      	ldrb	r3, [r7, #15]
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	40010000 	.word	0x40010000
 8003810:	40010400 	.word	0x40010400

08003814 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d020      	beq.n	8003878 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01b      	beq.n	8003878 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f06f 0202 	mvn.w	r2, #2
 8003848:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	f003 0303 	and.w	r3, r3, #3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 fa9d 	bl	8003d9e <HAL_TIM_IC_CaptureCallback>
 8003864:	e005      	b.n	8003872 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 fa8f 	bl	8003d8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7fd f927 	bl	8000ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f003 0304 	and.w	r3, r3, #4
 800387e:	2b00      	cmp	r3, #0
 8003880:	d020      	beq.n	80038c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b00      	cmp	r3, #0
 800388a:	d01b      	beq.n	80038c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f06f 0204 	mvn.w	r2, #4
 8003894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2202      	movs	r2, #2
 800389a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 fa77 	bl	8003d9e <HAL_TIM_IC_CaptureCallback>
 80038b0:	e005      	b.n	80038be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 fa69 	bl	8003d8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7fd f901 	bl	8000ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d020      	beq.n	8003910 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f003 0308 	and.w	r3, r3, #8
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d01b      	beq.n	8003910 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f06f 0208 	mvn.w	r2, #8
 80038e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2204      	movs	r2, #4
 80038e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	f003 0303 	and.w	r3, r3, #3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fa51 	bl	8003d9e <HAL_TIM_IC_CaptureCallback>
 80038fc:	e005      	b.n	800390a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fa43 	bl	8003d8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7fd f8db 	bl	8000ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f003 0310 	and.w	r3, r3, #16
 8003916:	2b00      	cmp	r3, #0
 8003918:	d020      	beq.n	800395c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f003 0310 	and.w	r3, r3, #16
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01b      	beq.n	800395c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f06f 0210 	mvn.w	r2, #16
 800392c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2208      	movs	r2, #8
 8003932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 fa2b 	bl	8003d9e <HAL_TIM_IC_CaptureCallback>
 8003948:	e005      	b.n	8003956 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 fa1d 	bl	8003d8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f7fd f8b5 	bl	8000ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00c      	beq.n	8003980 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d007      	beq.n	8003980 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f06f 0201 	mvn.w	r2, #1
 8003978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f7fd f802 	bl	8000984 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00c      	beq.n	80039a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003990:	2b00      	cmp	r3, #0
 8003992:	d007      	beq.n	80039a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800399c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 fe96 	bl	80046d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00c      	beq.n	80039c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d007      	beq.n	80039c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f9f5 	bl	8003db2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	f003 0320 	and.w	r3, r3, #32
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00c      	beq.n	80039ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f003 0320 	and.w	r3, r3, #32
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d007      	beq.n	80039ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f06f 0220 	mvn.w	r2, #32
 80039e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 fe68 	bl	80046bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039ec:	bf00      	nop
 80039ee:	3710      	adds	r7, #16
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a00:	2300      	movs	r3, #0
 8003a02:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d101      	bne.n	8003a12 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003a0e:	2302      	movs	r3, #2
 8003a10:	e0ae      	b.n	8003b70 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b0c      	cmp	r3, #12
 8003a1e:	f200 809f 	bhi.w	8003b60 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003a22:	a201      	add	r2, pc, #4	@ (adr r2, 8003a28 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a28:	08003a5d 	.word	0x08003a5d
 8003a2c:	08003b61 	.word	0x08003b61
 8003a30:	08003b61 	.word	0x08003b61
 8003a34:	08003b61 	.word	0x08003b61
 8003a38:	08003a9d 	.word	0x08003a9d
 8003a3c:	08003b61 	.word	0x08003b61
 8003a40:	08003b61 	.word	0x08003b61
 8003a44:	08003b61 	.word	0x08003b61
 8003a48:	08003adf 	.word	0x08003adf
 8003a4c:	08003b61 	.word	0x08003b61
 8003a50:	08003b61 	.word	0x08003b61
 8003a54:	08003b61 	.word	0x08003b61
 8003a58:	08003b1f 	.word	0x08003b1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68b9      	ldr	r1, [r7, #8]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fa5c 	bl	8003f20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699a      	ldr	r2, [r3, #24]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f042 0208 	orr.w	r2, r2, #8
 8003a76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	699a      	ldr	r2, [r3, #24]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f022 0204 	bic.w	r2, r2, #4
 8003a86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	6999      	ldr	r1, [r3, #24]
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	691a      	ldr	r2, [r3, #16]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	430a      	orrs	r2, r1
 8003a98:	619a      	str	r2, [r3, #24]
      break;
 8003a9a:	e064      	b.n	8003b66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f000 faac 	bl	8004000 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699a      	ldr	r2, [r3, #24]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699a      	ldr	r2, [r3, #24]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6999      	ldr	r1, [r3, #24]
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	021a      	lsls	r2, r3, #8
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	619a      	str	r2, [r3, #24]
      break;
 8003adc:	e043      	b.n	8003b66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68b9      	ldr	r1, [r7, #8]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f000 fb01 	bl	80040ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	69da      	ldr	r2, [r3, #28]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f042 0208 	orr.w	r2, r2, #8
 8003af8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	69da      	ldr	r2, [r3, #28]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0204 	bic.w	r2, r2, #4
 8003b08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	69d9      	ldr	r1, [r3, #28]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	61da      	str	r2, [r3, #28]
      break;
 8003b1c:	e023      	b.n	8003b66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68b9      	ldr	r1, [r7, #8]
 8003b24:	4618      	mov	r0, r3
 8003b26:	f000 fb55 	bl	80041d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	69da      	ldr	r2, [r3, #28]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	69da      	ldr	r2, [r3, #28]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	69d9      	ldr	r1, [r3, #28]
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	021a      	lsls	r2, r3, #8
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	61da      	str	r2, [r3, #28]
      break;
 8003b5e:	e002      	b.n	8003b66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	75fb      	strb	r3, [r7, #23]
      break;
 8003b64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b82:	2300      	movs	r3, #0
 8003b84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_TIM_ConfigClockSource+0x1c>
 8003b90:	2302      	movs	r3, #2
 8003b92:	e0b4      	b.n	8003cfe <HAL_TIM_ConfigClockSource+0x186>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003bb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003bba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bcc:	d03e      	beq.n	8003c4c <HAL_TIM_ConfigClockSource+0xd4>
 8003bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bd2:	f200 8087 	bhi.w	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003bd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bda:	f000 8086 	beq.w	8003cea <HAL_TIM_ConfigClockSource+0x172>
 8003bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003be2:	d87f      	bhi.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003be4:	2b70      	cmp	r3, #112	@ 0x70
 8003be6:	d01a      	beq.n	8003c1e <HAL_TIM_ConfigClockSource+0xa6>
 8003be8:	2b70      	cmp	r3, #112	@ 0x70
 8003bea:	d87b      	bhi.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003bec:	2b60      	cmp	r3, #96	@ 0x60
 8003bee:	d050      	beq.n	8003c92 <HAL_TIM_ConfigClockSource+0x11a>
 8003bf0:	2b60      	cmp	r3, #96	@ 0x60
 8003bf2:	d877      	bhi.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003bf4:	2b50      	cmp	r3, #80	@ 0x50
 8003bf6:	d03c      	beq.n	8003c72 <HAL_TIM_ConfigClockSource+0xfa>
 8003bf8:	2b50      	cmp	r3, #80	@ 0x50
 8003bfa:	d873      	bhi.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003bfc:	2b40      	cmp	r3, #64	@ 0x40
 8003bfe:	d058      	beq.n	8003cb2 <HAL_TIM_ConfigClockSource+0x13a>
 8003c00:	2b40      	cmp	r3, #64	@ 0x40
 8003c02:	d86f      	bhi.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003c04:	2b30      	cmp	r3, #48	@ 0x30
 8003c06:	d064      	beq.n	8003cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003c08:	2b30      	cmp	r3, #48	@ 0x30
 8003c0a:	d86b      	bhi.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003c0c:	2b20      	cmp	r3, #32
 8003c0e:	d060      	beq.n	8003cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003c10:	2b20      	cmp	r3, #32
 8003c12:	d867      	bhi.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d05c      	beq.n	8003cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003c18:	2b10      	cmp	r3, #16
 8003c1a:	d05a      	beq.n	8003cd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003c1c:	e062      	b.n	8003ce4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c2e:	f000 fc32 	bl	8004496 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003c40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	609a      	str	r2, [r3, #8]
      break;
 8003c4a:	e04f      	b.n	8003cec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c5c:	f000 fc1b 	bl	8004496 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	689a      	ldr	r2, [r3, #8]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c6e:	609a      	str	r2, [r3, #8]
      break;
 8003c70:	e03c      	b.n	8003cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c7e:	461a      	mov	r2, r3
 8003c80:	f000 fb8f 	bl	80043a2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2150      	movs	r1, #80	@ 0x50
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f000 fbe8 	bl	8004460 <TIM_ITRx_SetConfig>
      break;
 8003c90:	e02c      	b.n	8003cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	f000 fbae 	bl	8004400 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	2160      	movs	r1, #96	@ 0x60
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 fbd8 	bl	8004460 <TIM_ITRx_SetConfig>
      break;
 8003cb0:	e01c      	b.n	8003cec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	f000 fb6f 	bl	80043a2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2140      	movs	r1, #64	@ 0x40
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 fbc8 	bl	8004460 <TIM_ITRx_SetConfig>
      break;
 8003cd0:	e00c      	b.n	8003cec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4619      	mov	r1, r3
 8003cdc:	4610      	mov	r0, r2
 8003cde:	f000 fbbf 	bl	8004460 <TIM_ITRx_SetConfig>
      break;
 8003ce2:	e003      	b.n	8003cec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ce8:	e000      	b.n	8003cec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003cea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	b082      	sub	sp, #8
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
 8003d0e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d101      	bne.n	8003d1e <HAL_TIM_SlaveConfigSynchro+0x18>
 8003d1a:	2302      	movs	r3, #2
 8003d1c:	e031      	b.n	8003d82 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2202      	movs	r2, #2
 8003d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003d2e:	6839      	ldr	r1, [r7, #0]
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 faa5 	bl	8004280 <TIM_SlaveTimer_SetConfig>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d009      	beq.n	8003d50 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e018      	b.n	8003d82 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d5e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68da      	ldr	r2, [r3, #12]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d6e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
	...

08003dc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a46      	ldr	r2, [pc, #280]	@ (8003ef4 <TIM_Base_SetConfig+0x12c>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d013      	beq.n	8003e08 <TIM_Base_SetConfig+0x40>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003de6:	d00f      	beq.n	8003e08 <TIM_Base_SetConfig+0x40>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a43      	ldr	r2, [pc, #268]	@ (8003ef8 <TIM_Base_SetConfig+0x130>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d00b      	beq.n	8003e08 <TIM_Base_SetConfig+0x40>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a42      	ldr	r2, [pc, #264]	@ (8003efc <TIM_Base_SetConfig+0x134>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d007      	beq.n	8003e08 <TIM_Base_SetConfig+0x40>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a41      	ldr	r2, [pc, #260]	@ (8003f00 <TIM_Base_SetConfig+0x138>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d003      	beq.n	8003e08 <TIM_Base_SetConfig+0x40>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a40      	ldr	r2, [pc, #256]	@ (8003f04 <TIM_Base_SetConfig+0x13c>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d108      	bne.n	8003e1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a35      	ldr	r2, [pc, #212]	@ (8003ef4 <TIM_Base_SetConfig+0x12c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d02b      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e28:	d027      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a32      	ldr	r2, [pc, #200]	@ (8003ef8 <TIM_Base_SetConfig+0x130>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d023      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	4a31      	ldr	r2, [pc, #196]	@ (8003efc <TIM_Base_SetConfig+0x134>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d01f      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4a30      	ldr	r2, [pc, #192]	@ (8003f00 <TIM_Base_SetConfig+0x138>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d01b      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4a2f      	ldr	r2, [pc, #188]	@ (8003f04 <TIM_Base_SetConfig+0x13c>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d017      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a2e      	ldr	r2, [pc, #184]	@ (8003f08 <TIM_Base_SetConfig+0x140>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d013      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a2d      	ldr	r2, [pc, #180]	@ (8003f0c <TIM_Base_SetConfig+0x144>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d00f      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f10 <TIM_Base_SetConfig+0x148>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00b      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a2b      	ldr	r2, [pc, #172]	@ (8003f14 <TIM_Base_SetConfig+0x14c>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d007      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a2a      	ldr	r2, [pc, #168]	@ (8003f18 <TIM_Base_SetConfig+0x150>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d003      	beq.n	8003e7a <TIM_Base_SetConfig+0xb2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a29      	ldr	r2, [pc, #164]	@ (8003f1c <TIM_Base_SetConfig+0x154>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d108      	bne.n	8003e8c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a10      	ldr	r2, [pc, #64]	@ (8003ef4 <TIM_Base_SetConfig+0x12c>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d003      	beq.n	8003ec0 <TIM_Base_SetConfig+0xf8>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a12      	ldr	r2, [pc, #72]	@ (8003f04 <TIM_Base_SetConfig+0x13c>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d103      	bne.n	8003ec8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	691a      	ldr	r2, [r3, #16]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d105      	bne.n	8003ee6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f023 0201 	bic.w	r2, r3, #1
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	611a      	str	r2, [r3, #16]
  }
}
 8003ee6:	bf00      	nop
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	40010000 	.word	0x40010000
 8003ef8:	40000400 	.word	0x40000400
 8003efc:	40000800 	.word	0x40000800
 8003f00:	40000c00 	.word	0x40000c00
 8003f04:	40010400 	.word	0x40010400
 8003f08:	40014000 	.word	0x40014000
 8003f0c:	40014400 	.word	0x40014400
 8003f10:	40014800 	.word	0x40014800
 8003f14:	40001800 	.word	0x40001800
 8003f18:	40001c00 	.word	0x40001c00
 8003f1c:	40002000 	.word	0x40002000

08003f20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b087      	sub	sp, #28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a1b      	ldr	r3, [r3, #32]
 8003f34:	f023 0201 	bic.w	r2, r3, #1
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0303 	bic.w	r3, r3, #3
 8003f56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f023 0302 	bic.w	r3, r3, #2
 8003f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a20      	ldr	r2, [pc, #128]	@ (8003ff8 <TIM_OC1_SetConfig+0xd8>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d003      	beq.n	8003f84 <TIM_OC1_SetConfig+0x64>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a1f      	ldr	r2, [pc, #124]	@ (8003ffc <TIM_OC1_SetConfig+0xdc>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d10c      	bne.n	8003f9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	f023 0308 	bic.w	r3, r3, #8
 8003f8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f023 0304 	bic.w	r3, r3, #4
 8003f9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a15      	ldr	r2, [pc, #84]	@ (8003ff8 <TIM_OC1_SetConfig+0xd8>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d003      	beq.n	8003fae <TIM_OC1_SetConfig+0x8e>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a14      	ldr	r2, [pc, #80]	@ (8003ffc <TIM_OC1_SetConfig+0xdc>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d111      	bne.n	8003fd2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	699b      	ldr	r3, [r3, #24]
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	697a      	ldr	r2, [r7, #20]
 8003fea:	621a      	str	r2, [r3, #32]
}
 8003fec:	bf00      	nop
 8003fee:	371c      	adds	r7, #28
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	40010000 	.word	0x40010000
 8003ffc:	40010400 	.word	0x40010400

08004000 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004000:	b480      	push	{r7}
 8004002:	b087      	sub	sp, #28
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	f023 0210 	bic.w	r2, r3, #16
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800402e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	021b      	lsls	r3, r3, #8
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4313      	orrs	r3, r2
 8004042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f023 0320 	bic.w	r3, r3, #32
 800404a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	4313      	orrs	r3, r2
 8004056:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a22      	ldr	r2, [pc, #136]	@ (80040e4 <TIM_OC2_SetConfig+0xe4>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d003      	beq.n	8004068 <TIM_OC2_SetConfig+0x68>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a21      	ldr	r2, [pc, #132]	@ (80040e8 <TIM_OC2_SetConfig+0xe8>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d10d      	bne.n	8004084 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800406e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	4313      	orrs	r3, r2
 800407a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004082:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a17      	ldr	r2, [pc, #92]	@ (80040e4 <TIM_OC2_SetConfig+0xe4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d003      	beq.n	8004094 <TIM_OC2_SetConfig+0x94>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	4a16      	ldr	r2, [pc, #88]	@ (80040e8 <TIM_OC2_SetConfig+0xe8>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d113      	bne.n	80040bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800409a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	621a      	str	r2, [r3, #32]
}
 80040d6:	bf00      	nop
 80040d8:	371c      	adds	r7, #28
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40010000 	.word	0x40010000
 80040e8:	40010400 	.word	0x40010400

080040ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b087      	sub	sp, #28
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800411a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f023 0303 	bic.w	r3, r3, #3
 8004122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	4313      	orrs	r3, r2
 800412c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	021b      	lsls	r3, r3, #8
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a21      	ldr	r2, [pc, #132]	@ (80041cc <TIM_OC3_SetConfig+0xe0>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d003      	beq.n	8004152 <TIM_OC3_SetConfig+0x66>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a20      	ldr	r2, [pc, #128]	@ (80041d0 <TIM_OC3_SetConfig+0xe4>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d10d      	bne.n	800416e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	021b      	lsls	r3, r3, #8
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	4313      	orrs	r3, r2
 8004164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800416c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a16      	ldr	r2, [pc, #88]	@ (80041cc <TIM_OC3_SetConfig+0xe0>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d003      	beq.n	800417e <TIM_OC3_SetConfig+0x92>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a15      	ldr	r2, [pc, #84]	@ (80041d0 <TIM_OC3_SetConfig+0xe4>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d113      	bne.n	80041a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800418c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	4313      	orrs	r3, r2
 8004198:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	011b      	lsls	r3, r3, #4
 80041a0:	693a      	ldr	r2, [r7, #16]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	685a      	ldr	r2, [r3, #4]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	621a      	str	r2, [r3, #32]
}
 80041c0:	bf00      	nop
 80041c2:	371c      	adds	r7, #28
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	40010000 	.word	0x40010000
 80041d0:	40010400 	.word	0x40010400

080041d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a1b      	ldr	r3, [r3, #32]
 80041e8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800420a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	021b      	lsls	r3, r3, #8
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	4313      	orrs	r3, r2
 8004216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800421e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	031b      	lsls	r3, r3, #12
 8004226:	693a      	ldr	r2, [r7, #16]
 8004228:	4313      	orrs	r3, r2
 800422a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a12      	ldr	r2, [pc, #72]	@ (8004278 <TIM_OC4_SetConfig+0xa4>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d003      	beq.n	800423c <TIM_OC4_SetConfig+0x68>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a11      	ldr	r2, [pc, #68]	@ (800427c <TIM_OC4_SetConfig+0xa8>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d109      	bne.n	8004250 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004242:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	019b      	lsls	r3, r3, #6
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4313      	orrs	r3, r2
 800424e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	685a      	ldr	r2, [r3, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	621a      	str	r2, [r3, #32]
}
 800426a:	bf00      	nop
 800426c:	371c      	adds	r7, #28
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	40010000 	.word	0x40010000
 800427c:	40010400 	.word	0x40010400

08004280 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800429c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	693a      	ldr	r2, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	f023 0307 	bic.w	r3, r3, #7
 80042ae:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	2b70      	cmp	r3, #112	@ 0x70
 80042c8:	d01a      	beq.n	8004300 <TIM_SlaveTimer_SetConfig+0x80>
 80042ca:	2b70      	cmp	r3, #112	@ 0x70
 80042cc:	d860      	bhi.n	8004390 <TIM_SlaveTimer_SetConfig+0x110>
 80042ce:	2b60      	cmp	r3, #96	@ 0x60
 80042d0:	d054      	beq.n	800437c <TIM_SlaveTimer_SetConfig+0xfc>
 80042d2:	2b60      	cmp	r3, #96	@ 0x60
 80042d4:	d85c      	bhi.n	8004390 <TIM_SlaveTimer_SetConfig+0x110>
 80042d6:	2b50      	cmp	r3, #80	@ 0x50
 80042d8:	d046      	beq.n	8004368 <TIM_SlaveTimer_SetConfig+0xe8>
 80042da:	2b50      	cmp	r3, #80	@ 0x50
 80042dc:	d858      	bhi.n	8004390 <TIM_SlaveTimer_SetConfig+0x110>
 80042de:	2b40      	cmp	r3, #64	@ 0x40
 80042e0:	d019      	beq.n	8004316 <TIM_SlaveTimer_SetConfig+0x96>
 80042e2:	2b40      	cmp	r3, #64	@ 0x40
 80042e4:	d854      	bhi.n	8004390 <TIM_SlaveTimer_SetConfig+0x110>
 80042e6:	2b30      	cmp	r3, #48	@ 0x30
 80042e8:	d055      	beq.n	8004396 <TIM_SlaveTimer_SetConfig+0x116>
 80042ea:	2b30      	cmp	r3, #48	@ 0x30
 80042ec:	d850      	bhi.n	8004390 <TIM_SlaveTimer_SetConfig+0x110>
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d051      	beq.n	8004396 <TIM_SlaveTimer_SetConfig+0x116>
 80042f2:	2b20      	cmp	r3, #32
 80042f4:	d84c      	bhi.n	8004390 <TIM_SlaveTimer_SetConfig+0x110>
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d04d      	beq.n	8004396 <TIM_SlaveTimer_SetConfig+0x116>
 80042fa:	2b10      	cmp	r3, #16
 80042fc:	d04b      	beq.n	8004396 <TIM_SlaveTimer_SetConfig+0x116>
 80042fe:	e047      	b.n	8004390 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004310:	f000 f8c1 	bl	8004496 <TIM_ETR_SetConfig>
      break;
 8004314:	e040      	b.n	8004398 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2b05      	cmp	r3, #5
 800431c:	d101      	bne.n	8004322 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e03b      	b.n	800439a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6a1a      	ldr	r2, [r3, #32]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0201 	bic.w	r2, r2, #1
 8004338:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004348:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	011b      	lsls	r3, r3, #4
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	4313      	orrs	r3, r2
 8004354:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	68ba      	ldr	r2, [r7, #8]
 800435c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	621a      	str	r2, [r3, #32]
      break;
 8004366:	e017      	b.n	8004398 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004374:	461a      	mov	r2, r3
 8004376:	f000 f814 	bl	80043a2 <TIM_TI1_ConfigInputStage>
      break;
 800437a:	e00d      	b.n	8004398 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004388:	461a      	mov	r2, r3
 800438a:	f000 f839 	bl	8004400 <TIM_TI2_ConfigInputStage>
      break;
 800438e:	e003      	b.n	8004398 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	75fb      	strb	r3, [r7, #23]
      break;
 8004394:	e000      	b.n	8004398 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004396:	bf00      	nop
  }

  return status;
 8004398:	7dfb      	ldrb	r3, [r7, #23]
}
 800439a:	4618      	mov	r0, r3
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043a2:	b480      	push	{r7}
 80043a4:	b087      	sub	sp, #28
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6a1b      	ldr	r3, [r3, #32]
 80043b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	f023 0201 	bic.w	r2, r3, #1
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	f023 030a 	bic.w	r3, r3, #10
 80043de:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	697a      	ldr	r2, [r7, #20]
 80043f2:	621a      	str	r2, [r3, #32]
}
 80043f4:	bf00      	nop
 80043f6:	371c      	adds	r7, #28
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	f023 0210 	bic.w	r2, r3, #16
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800442a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	031b      	lsls	r3, r3, #12
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4313      	orrs	r3, r2
 8004434:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800443c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	621a      	str	r2, [r3, #32]
}
 8004454:	bf00      	nop
 8004456:	371c      	adds	r7, #28
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004476:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004478:	683a      	ldr	r2, [r7, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	4313      	orrs	r3, r2
 800447e:	f043 0307 	orr.w	r3, r3, #7
 8004482:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	609a      	str	r2, [r3, #8]
}
 800448a:	bf00      	nop
 800448c:	3714      	adds	r7, #20
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004496:	b480      	push	{r7}
 8004498:	b087      	sub	sp, #28
 800449a:	af00      	add	r7, sp, #0
 800449c:	60f8      	str	r0, [r7, #12]
 800449e:	60b9      	str	r1, [r7, #8]
 80044a0:	607a      	str	r2, [r7, #4]
 80044a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80044b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	021a      	lsls	r2, r3, #8
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	431a      	orrs	r2, r3
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	4313      	orrs	r3, r2
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	609a      	str	r2, [r3, #8]
}
 80044ca:	bf00      	nop
 80044cc:	371c      	adds	r7, #28
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b087      	sub	sp, #28
 80044da:	af00      	add	r7, sp, #0
 80044dc:	60f8      	str	r0, [r7, #12]
 80044de:	60b9      	str	r1, [r7, #8]
 80044e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	2201      	movs	r2, #1
 80044ea:	fa02 f303 	lsl.w	r3, r2, r3
 80044ee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a1a      	ldr	r2, [r3, #32]
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	43db      	mvns	r3, r3
 80044f8:	401a      	ands	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a1a      	ldr	r2, [r3, #32]
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	f003 031f 	and.w	r3, r3, #31
 8004508:	6879      	ldr	r1, [r7, #4]
 800450a:	fa01 f303 	lsl.w	r3, r1, r3
 800450e:	431a      	orrs	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	621a      	str	r2, [r3, #32]
}
 8004514:	bf00      	nop
 8004516:	371c      	adds	r7, #28
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004530:	2b01      	cmp	r3, #1
 8004532:	d101      	bne.n	8004538 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004534:	2302      	movs	r3, #2
 8004536:	e05a      	b.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800455e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	4313      	orrs	r3, r2
 8004568:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a21      	ldr	r2, [pc, #132]	@ (80045fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d022      	beq.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004584:	d01d      	beq.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a1d      	ldr	r2, [pc, #116]	@ (8004600 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d018      	beq.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1b      	ldr	r2, [pc, #108]	@ (8004604 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d013      	beq.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1a      	ldr	r2, [pc, #104]	@ (8004608 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00e      	beq.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a18      	ldr	r2, [pc, #96]	@ (800460c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d009      	beq.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a17      	ldr	r2, [pc, #92]	@ (8004610 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d004      	beq.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a15      	ldr	r2, [pc, #84]	@ (8004614 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d10c      	bne.n	80045dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68ba      	ldr	r2, [r7, #8]
 80045da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	40010000 	.word	0x40010000
 8004600:	40000400 	.word	0x40000400
 8004604:	40000800 	.word	0x40000800
 8004608:	40000c00 	.word	0x40000c00
 800460c:	40010400 	.word	0x40010400
 8004610:	40014000 	.word	0x40014000
 8004614:	40001800 	.word	0x40001800

08004618 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800462c:	2b01      	cmp	r3, #1
 800462e:	d101      	bne.n	8004634 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004630:	2302      	movs	r3, #2
 8004632:	e03d      	b.n	80046b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	4313      	orrs	r3, r2
 8004648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	4313      	orrs	r3, r2
 8004656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	4313      	orrs	r3, r2
 8004664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4313      	orrs	r3, r2
 8004672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	695b      	ldr	r3, [r3, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	69db      	ldr	r3, [r3, #28]
 800469a:	4313      	orrs	r3, r2
 800469c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68fa      	ldr	r2, [r7, #12]
 80046a4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80046ae:	2300      	movs	r3, #0
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3714      	adds	r7, #20
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046d8:	bf00      	nop
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e042      	b.n	800477c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d106      	bne.n	8004710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7fd fbcc 	bl	8001ea8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2224      	movs	r2, #36	@ 0x24
 8004714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68da      	ldr	r2, [r3, #12]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 f82b 	bl	8004784 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	691a      	ldr	r2, [r3, #16]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800473c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	695a      	ldr	r2, [r3, #20]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800474c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68da      	ldr	r2, [r3, #12]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800475c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2220      	movs	r2, #32
 8004770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800477a:	2300      	movs	r3, #0
}
 800477c:	4618      	mov	r0, r3
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004784:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004788:	b0c0      	sub	sp, #256	@ 0x100
 800478a:	af00      	add	r7, sp, #0
 800478c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800479c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a0:	68d9      	ldr	r1, [r3, #12]
 80047a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	ea40 0301 	orr.w	r3, r0, r1
 80047ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b2:	689a      	ldr	r2, [r3, #8]
 80047b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	431a      	orrs	r2, r3
 80047bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	4313      	orrs	r3, r2
 80047cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80047d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80047dc:	f021 010c 	bic.w	r1, r1, #12
 80047e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80047ea:	430b      	orrs	r3, r1
 80047ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80047fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047fe:	6999      	ldr	r1, [r3, #24]
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	ea40 0301 	orr.w	r3, r0, r1
 800480a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800480c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	4b8f      	ldr	r3, [pc, #572]	@ (8004a50 <UART_SetConfig+0x2cc>)
 8004814:	429a      	cmp	r2, r3
 8004816:	d005      	beq.n	8004824 <UART_SetConfig+0xa0>
 8004818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	4b8d      	ldr	r3, [pc, #564]	@ (8004a54 <UART_SetConfig+0x2d0>)
 8004820:	429a      	cmp	r2, r3
 8004822:	d104      	bne.n	800482e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004824:	f7fe f826 	bl	8002874 <HAL_RCC_GetPCLK2Freq>
 8004828:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800482c:	e003      	b.n	8004836 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800482e:	f7fe f80d 	bl	800284c <HAL_RCC_GetPCLK1Freq>
 8004832:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483a:	69db      	ldr	r3, [r3, #28]
 800483c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004840:	f040 810c 	bne.w	8004a5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004844:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004848:	2200      	movs	r2, #0
 800484a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800484e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004852:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004856:	4622      	mov	r2, r4
 8004858:	462b      	mov	r3, r5
 800485a:	1891      	adds	r1, r2, r2
 800485c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800485e:	415b      	adcs	r3, r3
 8004860:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004862:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004866:	4621      	mov	r1, r4
 8004868:	eb12 0801 	adds.w	r8, r2, r1
 800486c:	4629      	mov	r1, r5
 800486e:	eb43 0901 	adc.w	r9, r3, r1
 8004872:	f04f 0200 	mov.w	r2, #0
 8004876:	f04f 0300 	mov.w	r3, #0
 800487a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800487e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004882:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004886:	4690      	mov	r8, r2
 8004888:	4699      	mov	r9, r3
 800488a:	4623      	mov	r3, r4
 800488c:	eb18 0303 	adds.w	r3, r8, r3
 8004890:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004894:	462b      	mov	r3, r5
 8004896:	eb49 0303 	adc.w	r3, r9, r3
 800489a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800489e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80048aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80048ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048b2:	460b      	mov	r3, r1
 80048b4:	18db      	adds	r3, r3, r3
 80048b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80048b8:	4613      	mov	r3, r2
 80048ba:	eb42 0303 	adc.w	r3, r2, r3
 80048be:	657b      	str	r3, [r7, #84]	@ 0x54
 80048c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80048c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80048c8:	f7fb fc9c 	bl	8000204 <__aeabi_uldivmod>
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	4b61      	ldr	r3, [pc, #388]	@ (8004a58 <UART_SetConfig+0x2d4>)
 80048d2:	fba3 2302 	umull	r2, r3, r3, r2
 80048d6:	095b      	lsrs	r3, r3, #5
 80048d8:	011c      	lsls	r4, r3, #4
 80048da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048de:	2200      	movs	r2, #0
 80048e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80048e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80048ec:	4642      	mov	r2, r8
 80048ee:	464b      	mov	r3, r9
 80048f0:	1891      	adds	r1, r2, r2
 80048f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80048f4:	415b      	adcs	r3, r3
 80048f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80048fc:	4641      	mov	r1, r8
 80048fe:	eb12 0a01 	adds.w	sl, r2, r1
 8004902:	4649      	mov	r1, r9
 8004904:	eb43 0b01 	adc.w	fp, r3, r1
 8004908:	f04f 0200 	mov.w	r2, #0
 800490c:	f04f 0300 	mov.w	r3, #0
 8004910:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004914:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004918:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800491c:	4692      	mov	sl, r2
 800491e:	469b      	mov	fp, r3
 8004920:	4643      	mov	r3, r8
 8004922:	eb1a 0303 	adds.w	r3, sl, r3
 8004926:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800492a:	464b      	mov	r3, r9
 800492c:	eb4b 0303 	adc.w	r3, fp, r3
 8004930:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004940:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004944:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004948:	460b      	mov	r3, r1
 800494a:	18db      	adds	r3, r3, r3
 800494c:	643b      	str	r3, [r7, #64]	@ 0x40
 800494e:	4613      	mov	r3, r2
 8004950:	eb42 0303 	adc.w	r3, r2, r3
 8004954:	647b      	str	r3, [r7, #68]	@ 0x44
 8004956:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800495a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800495e:	f7fb fc51 	bl	8000204 <__aeabi_uldivmod>
 8004962:	4602      	mov	r2, r0
 8004964:	460b      	mov	r3, r1
 8004966:	4611      	mov	r1, r2
 8004968:	4b3b      	ldr	r3, [pc, #236]	@ (8004a58 <UART_SetConfig+0x2d4>)
 800496a:	fba3 2301 	umull	r2, r3, r3, r1
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	2264      	movs	r2, #100	@ 0x64
 8004972:	fb02 f303 	mul.w	r3, r2, r3
 8004976:	1acb      	subs	r3, r1, r3
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800497e:	4b36      	ldr	r3, [pc, #216]	@ (8004a58 <UART_SetConfig+0x2d4>)
 8004980:	fba3 2302 	umull	r2, r3, r3, r2
 8004984:	095b      	lsrs	r3, r3, #5
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800498c:	441c      	add	r4, r3
 800498e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004992:	2200      	movs	r2, #0
 8004994:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004998:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800499c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80049a0:	4642      	mov	r2, r8
 80049a2:	464b      	mov	r3, r9
 80049a4:	1891      	adds	r1, r2, r2
 80049a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80049a8:	415b      	adcs	r3, r3
 80049aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80049b0:	4641      	mov	r1, r8
 80049b2:	1851      	adds	r1, r2, r1
 80049b4:	6339      	str	r1, [r7, #48]	@ 0x30
 80049b6:	4649      	mov	r1, r9
 80049b8:	414b      	adcs	r3, r1
 80049ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80049bc:	f04f 0200 	mov.w	r2, #0
 80049c0:	f04f 0300 	mov.w	r3, #0
 80049c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80049c8:	4659      	mov	r1, fp
 80049ca:	00cb      	lsls	r3, r1, #3
 80049cc:	4651      	mov	r1, sl
 80049ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049d2:	4651      	mov	r1, sl
 80049d4:	00ca      	lsls	r2, r1, #3
 80049d6:	4610      	mov	r0, r2
 80049d8:	4619      	mov	r1, r3
 80049da:	4603      	mov	r3, r0
 80049dc:	4642      	mov	r2, r8
 80049de:	189b      	adds	r3, r3, r2
 80049e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049e4:	464b      	mov	r3, r9
 80049e6:	460a      	mov	r2, r1
 80049e8:	eb42 0303 	adc.w	r3, r2, r3
 80049ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80049fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a04:	460b      	mov	r3, r1
 8004a06:	18db      	adds	r3, r3, r3
 8004a08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	eb42 0303 	adc.w	r3, r2, r3
 8004a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a1a:	f7fb fbf3 	bl	8000204 <__aeabi_uldivmod>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	460b      	mov	r3, r1
 8004a22:	4b0d      	ldr	r3, [pc, #52]	@ (8004a58 <UART_SetConfig+0x2d4>)
 8004a24:	fba3 1302 	umull	r1, r3, r3, r2
 8004a28:	095b      	lsrs	r3, r3, #5
 8004a2a:	2164      	movs	r1, #100	@ 0x64
 8004a2c:	fb01 f303 	mul.w	r3, r1, r3
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	3332      	adds	r3, #50	@ 0x32
 8004a36:	4a08      	ldr	r2, [pc, #32]	@ (8004a58 <UART_SetConfig+0x2d4>)
 8004a38:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3c:	095b      	lsrs	r3, r3, #5
 8004a3e:	f003 0207 	and.w	r2, r3, #7
 8004a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4422      	add	r2, r4
 8004a4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a4c:	e106      	b.n	8004c5c <UART_SetConfig+0x4d8>
 8004a4e:	bf00      	nop
 8004a50:	40011000 	.word	0x40011000
 8004a54:	40011400 	.word	0x40011400
 8004a58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a60:	2200      	movs	r2, #0
 8004a62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004a6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004a6e:	4642      	mov	r2, r8
 8004a70:	464b      	mov	r3, r9
 8004a72:	1891      	adds	r1, r2, r2
 8004a74:	6239      	str	r1, [r7, #32]
 8004a76:	415b      	adcs	r3, r3
 8004a78:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a7e:	4641      	mov	r1, r8
 8004a80:	1854      	adds	r4, r2, r1
 8004a82:	4649      	mov	r1, r9
 8004a84:	eb43 0501 	adc.w	r5, r3, r1
 8004a88:	f04f 0200 	mov.w	r2, #0
 8004a8c:	f04f 0300 	mov.w	r3, #0
 8004a90:	00eb      	lsls	r3, r5, #3
 8004a92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a96:	00e2      	lsls	r2, r4, #3
 8004a98:	4614      	mov	r4, r2
 8004a9a:	461d      	mov	r5, r3
 8004a9c:	4643      	mov	r3, r8
 8004a9e:	18e3      	adds	r3, r4, r3
 8004aa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004aa4:	464b      	mov	r3, r9
 8004aa6:	eb45 0303 	adc.w	r3, r5, r3
 8004aaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004aba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	f04f 0300 	mov.w	r3, #0
 8004ac6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004aca:	4629      	mov	r1, r5
 8004acc:	008b      	lsls	r3, r1, #2
 8004ace:	4621      	mov	r1, r4
 8004ad0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ad4:	4621      	mov	r1, r4
 8004ad6:	008a      	lsls	r2, r1, #2
 8004ad8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004adc:	f7fb fb92 	bl	8000204 <__aeabi_uldivmod>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4b60      	ldr	r3, [pc, #384]	@ (8004c68 <UART_SetConfig+0x4e4>)
 8004ae6:	fba3 2302 	umull	r2, r3, r3, r2
 8004aea:	095b      	lsrs	r3, r3, #5
 8004aec:	011c      	lsls	r4, r3, #4
 8004aee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004af2:	2200      	movs	r2, #0
 8004af4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004af8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004afc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b00:	4642      	mov	r2, r8
 8004b02:	464b      	mov	r3, r9
 8004b04:	1891      	adds	r1, r2, r2
 8004b06:	61b9      	str	r1, [r7, #24]
 8004b08:	415b      	adcs	r3, r3
 8004b0a:	61fb      	str	r3, [r7, #28]
 8004b0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b10:	4641      	mov	r1, r8
 8004b12:	1851      	adds	r1, r2, r1
 8004b14:	6139      	str	r1, [r7, #16]
 8004b16:	4649      	mov	r1, r9
 8004b18:	414b      	adcs	r3, r1
 8004b1a:	617b      	str	r3, [r7, #20]
 8004b1c:	f04f 0200 	mov.w	r2, #0
 8004b20:	f04f 0300 	mov.w	r3, #0
 8004b24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b28:	4659      	mov	r1, fp
 8004b2a:	00cb      	lsls	r3, r1, #3
 8004b2c:	4651      	mov	r1, sl
 8004b2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b32:	4651      	mov	r1, sl
 8004b34:	00ca      	lsls	r2, r1, #3
 8004b36:	4610      	mov	r0, r2
 8004b38:	4619      	mov	r1, r3
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	4642      	mov	r2, r8
 8004b3e:	189b      	adds	r3, r3, r2
 8004b40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b44:	464b      	mov	r3, r9
 8004b46:	460a      	mov	r2, r1
 8004b48:	eb42 0303 	adc.w	r3, r2, r3
 8004b4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	f04f 0300 	mov.w	r3, #0
 8004b64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004b68:	4649      	mov	r1, r9
 8004b6a:	008b      	lsls	r3, r1, #2
 8004b6c:	4641      	mov	r1, r8
 8004b6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b72:	4641      	mov	r1, r8
 8004b74:	008a      	lsls	r2, r1, #2
 8004b76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004b7a:	f7fb fb43 	bl	8000204 <__aeabi_uldivmod>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	460b      	mov	r3, r1
 8004b82:	4611      	mov	r1, r2
 8004b84:	4b38      	ldr	r3, [pc, #224]	@ (8004c68 <UART_SetConfig+0x4e4>)
 8004b86:	fba3 2301 	umull	r2, r3, r3, r1
 8004b8a:	095b      	lsrs	r3, r3, #5
 8004b8c:	2264      	movs	r2, #100	@ 0x64
 8004b8e:	fb02 f303 	mul.w	r3, r2, r3
 8004b92:	1acb      	subs	r3, r1, r3
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	3332      	adds	r3, #50	@ 0x32
 8004b98:	4a33      	ldr	r2, [pc, #204]	@ (8004c68 <UART_SetConfig+0x4e4>)
 8004b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b9e:	095b      	lsrs	r3, r3, #5
 8004ba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ba4:	441c      	add	r4, r3
 8004ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004baa:	2200      	movs	r2, #0
 8004bac:	673b      	str	r3, [r7, #112]	@ 0x70
 8004bae:	677a      	str	r2, [r7, #116]	@ 0x74
 8004bb0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004bb4:	4642      	mov	r2, r8
 8004bb6:	464b      	mov	r3, r9
 8004bb8:	1891      	adds	r1, r2, r2
 8004bba:	60b9      	str	r1, [r7, #8]
 8004bbc:	415b      	adcs	r3, r3
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bc4:	4641      	mov	r1, r8
 8004bc6:	1851      	adds	r1, r2, r1
 8004bc8:	6039      	str	r1, [r7, #0]
 8004bca:	4649      	mov	r1, r9
 8004bcc:	414b      	adcs	r3, r1
 8004bce:	607b      	str	r3, [r7, #4]
 8004bd0:	f04f 0200 	mov.w	r2, #0
 8004bd4:	f04f 0300 	mov.w	r3, #0
 8004bd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004bdc:	4659      	mov	r1, fp
 8004bde:	00cb      	lsls	r3, r1, #3
 8004be0:	4651      	mov	r1, sl
 8004be2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004be6:	4651      	mov	r1, sl
 8004be8:	00ca      	lsls	r2, r1, #3
 8004bea:	4610      	mov	r0, r2
 8004bec:	4619      	mov	r1, r3
 8004bee:	4603      	mov	r3, r0
 8004bf0:	4642      	mov	r2, r8
 8004bf2:	189b      	adds	r3, r3, r2
 8004bf4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004bf6:	464b      	mov	r3, r9
 8004bf8:	460a      	mov	r2, r1
 8004bfa:	eb42 0303 	adc.w	r3, r2, r3
 8004bfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c0a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c0c:	f04f 0200 	mov.w	r2, #0
 8004c10:	f04f 0300 	mov.w	r3, #0
 8004c14:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c18:	4649      	mov	r1, r9
 8004c1a:	008b      	lsls	r3, r1, #2
 8004c1c:	4641      	mov	r1, r8
 8004c1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c22:	4641      	mov	r1, r8
 8004c24:	008a      	lsls	r2, r1, #2
 8004c26:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c2a:	f7fb faeb 	bl	8000204 <__aeabi_uldivmod>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	460b      	mov	r3, r1
 8004c32:	4b0d      	ldr	r3, [pc, #52]	@ (8004c68 <UART_SetConfig+0x4e4>)
 8004c34:	fba3 1302 	umull	r1, r3, r3, r2
 8004c38:	095b      	lsrs	r3, r3, #5
 8004c3a:	2164      	movs	r1, #100	@ 0x64
 8004c3c:	fb01 f303 	mul.w	r3, r1, r3
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	011b      	lsls	r3, r3, #4
 8004c44:	3332      	adds	r3, #50	@ 0x32
 8004c46:	4a08      	ldr	r2, [pc, #32]	@ (8004c68 <UART_SetConfig+0x4e4>)
 8004c48:	fba2 2303 	umull	r2, r3, r2, r3
 8004c4c:	095b      	lsrs	r3, r3, #5
 8004c4e:	f003 020f 	and.w	r2, r3, #15
 8004c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4422      	add	r2, r4
 8004c5a:	609a      	str	r2, [r3, #8]
}
 8004c5c:	bf00      	nop
 8004c5e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004c62:	46bd      	mov	sp, r7
 8004c64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c68:	51eb851f 	.word	0x51eb851f

08004c6c <memset>:
 8004c6c:	4402      	add	r2, r0
 8004c6e:	4603      	mov	r3, r0
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d100      	bne.n	8004c76 <memset+0xa>
 8004c74:	4770      	bx	lr
 8004c76:	f803 1b01 	strb.w	r1, [r3], #1
 8004c7a:	e7f9      	b.n	8004c70 <memset+0x4>

08004c7c <__libc_init_array>:
 8004c7c:	b570      	push	{r4, r5, r6, lr}
 8004c7e:	4d0d      	ldr	r5, [pc, #52]	@ (8004cb4 <__libc_init_array+0x38>)
 8004c80:	4c0d      	ldr	r4, [pc, #52]	@ (8004cb8 <__libc_init_array+0x3c>)
 8004c82:	1b64      	subs	r4, r4, r5
 8004c84:	10a4      	asrs	r4, r4, #2
 8004c86:	2600      	movs	r6, #0
 8004c88:	42a6      	cmp	r6, r4
 8004c8a:	d109      	bne.n	8004ca0 <__libc_init_array+0x24>
 8004c8c:	4d0b      	ldr	r5, [pc, #44]	@ (8004cbc <__libc_init_array+0x40>)
 8004c8e:	4c0c      	ldr	r4, [pc, #48]	@ (8004cc0 <__libc_init_array+0x44>)
 8004c90:	f000 f818 	bl	8004cc4 <_init>
 8004c94:	1b64      	subs	r4, r4, r5
 8004c96:	10a4      	asrs	r4, r4, #2
 8004c98:	2600      	movs	r6, #0
 8004c9a:	42a6      	cmp	r6, r4
 8004c9c:	d105      	bne.n	8004caa <__libc_init_array+0x2e>
 8004c9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ca4:	4798      	blx	r3
 8004ca6:	3601      	adds	r6, #1
 8004ca8:	e7ee      	b.n	8004c88 <__libc_init_array+0xc>
 8004caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cae:	4798      	blx	r3
 8004cb0:	3601      	adds	r6, #1
 8004cb2:	e7f2      	b.n	8004c9a <__libc_init_array+0x1e>
 8004cb4:	08004cfc 	.word	0x08004cfc
 8004cb8:	08004cfc 	.word	0x08004cfc
 8004cbc:	08004cfc 	.word	0x08004cfc
 8004cc0:	08004d00 	.word	0x08004d00

08004cc4 <_init>:
 8004cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cc6:	bf00      	nop
 8004cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cca:	bc08      	pop	{r3}
 8004ccc:	469e      	mov	lr, r3
 8004cce:	4770      	bx	lr

08004cd0 <_fini>:
 8004cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cd2:	bf00      	nop
 8004cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cd6:	bc08      	pop	{r3}
 8004cd8:	469e      	mov	lr, r3
 8004cda:	4770      	bx	lr
