<stg><name>DW_conv</name>


<trans_list>

<trans id="375" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="6" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="16" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="22" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="22" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="27" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="54" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %groupIndex = alloca i32 1

]]></Node>
<StgValue><ssdm name="groupIndex"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %out_ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_ch"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %biasFlag = alloca i32 1

]]></Node>
<StgValue><ssdm name="biasFlag"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
entry:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
entry:5 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="32">
<![CDATA[
entry:6 %indvar_flatten75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten75"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32">
<![CDATA[
entry:7 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:8 %indvar_flatten132 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten132"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32">
<![CDATA[
entry:9 %batch = alloca i32 1

]]></Node>
<StgValue><ssdm name="batch"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="18" op_0_bw="32">
<![CDATA[
entry:10 %indvar_flatten205 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten205"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias

]]></Node>
<StgValue><ssdm name="bias_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %kernel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %kernel

]]></Node>
<StgValue><ssdm name="kernel_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %add_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %add8122_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add8122_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="8">
<![CDATA[
entry:19 %p_read4_cast = zext i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read4_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
entry:20 %cast1 = zext i8 %p_read

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="8">
<![CDATA[
entry:21 %p_read4_cast265 = zext i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read4_cast265"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:22 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="11">
<![CDATA[
entry:23 %tmp_35_cast = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:24 %bound31 = sub i12 %tmp_35_cast, i12 %p_read4_cast265

]]></Node>
<StgValue><ssdm name="bound31"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="12">
<![CDATA[
entry:25 %bound31_cast = sext i12 %bound31

]]></Node>
<StgValue><ssdm name="bound31_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="13">
<![CDATA[
entry:26 %cast79_cast_cast = zext i13 %bound31_cast

]]></Node>
<StgValue><ssdm name="cast79_cast_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
entry:27 %p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %bound31, i3 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="15">
<![CDATA[
entry:28 %p_shl10_cast = sext i15 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:29 %bound80 = sub i16 %p_shl10_cast, i16 %cast79_cast_cast

]]></Node>
<StgValue><ssdm name="bound80"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
entry:30 %tmp_13 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %bound80, i2 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:31 %icmp_ln330 = icmp_eq  i8 %p_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:32 %store_ln309 = store i18 0, i18 %indvar_flatten205

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:33 %store_ln309 = store i3 0, i3 %batch

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:34 %store_ln309 = store i16 0, i16 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:35 %store_ln309 = store i3 0, i3 %row

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:36 %store_ln309 = store i13 0, i13 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:37 %store_ln309 = store i3 0, i3 %col

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:38 %store_ln309 = store i10 0, i10 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:39 %store_ln309 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %store_ln309 = store i32 1, i32 %biasFlag

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %store_ln309 = store i8 0, i8 %out_ch

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %store_ln309 = store i32 0, i32 %groupIndex

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
entry:43 %br_ln309 = br void %In_Channel

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
In_Channel:0 %kernel_row = phi i1 0, void %entry, i1 %kernel_row_mid2, void %if.end94

]]></Node>
<StgValue><ssdm name="kernel_row"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
In_Channel:1 %kernel_col = phi i1 0, void %entry, i1 %kernel_col_mid2, void %if.end94

]]></Node>
<StgValue><ssdm name="kernel_col"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
In_Channel:2 %row_1 = load i3 %row

]]></Node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
In_Channel:3 %indvar_flatten205_load = load i18 %indvar_flatten205

]]></Node>
<StgValue><ssdm name="indvar_flatten205_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="1">
<![CDATA[
In_Channel:4 %kernel_row_cast = zext i1 %kernel_row

]]></Node>
<StgValue><ssdm name="kernel_row_cast"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
In_Channel:5 %empty = add i3 %kernel_row_cast, i3 %row_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="3">
<![CDATA[
In_Channel:6 %p_cast2 = zext i3 %empty

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
In_Channel:7 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="6">
<![CDATA[
In_Channel:8 %p_shl_cast = zext i6 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
In_Channel:9 %empty_330 = sub i7 %p_shl_cast, i7 %p_cast2

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="1">
<![CDATA[
In_Channel:10 %zext_ln327 = zext i1 %kernel_col

]]></Node>
<StgValue><ssdm name="zext_ln327"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
In_Channel:11 %xor_ln339 = xor i1 %kernel_row, i1 %kernel_col

]]></Node>
<StgValue><ssdm name="xor_ln339"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel:12 %icmp_ln309 = icmp_eq  i18 %indvar_flatten205_load, i18 %tmp_13

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
In_Channel:13 %add_ln309 = add i18 %indvar_flatten205_load, i18 1

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
In_Channel:14 %br_ln309 = br i1 %icmp_ln309, void %for.inc122.loopexit, void %for.end125.loopexit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:3 %indvar_flatten_load_4 = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_4"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:4 %indvar_flatten26_load_1 = load i10 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:6 %indvar_flatten75_load_1 = load i13 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="indvar_flatten75_load_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:7 %indvar_flatten132_load_1 = load i16 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="indvar_flatten132_load_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:8 %batch_load = load i3 %batch

]]></Node>
<StgValue><ssdm name="batch_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc122.loopexit:11 %icmp_ln312 = icmp_eq  i16 %indvar_flatten132_load_1, i16 %bound80

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc122.loopexit:16 %add_ln309_1 = add i3 %batch_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln309_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:17 %p_mid2154_v_v = select i1 %icmp_ln312, i3 %add_ln309_1, i3 %batch_load

]]></Node>
<StgValue><ssdm name="p_mid2154_v_v"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="3">
<![CDATA[
for.inc122.loopexit:18 %p_mid2154_v = zext i3 %p_mid2154_v_v

]]></Node>
<StgValue><ssdm name="p_mid2154_v"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc122.loopexit:19 %p_mid2154 = mul i10 %p_mid2154_v, i10 %p_read4_cast

]]></Node>
<StgValue><ssdm name="p_mid2154"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="3">
<![CDATA[
for.inc122.loopexit:20 %empty_332 = trunc i3 %p_mid2154_v_v

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc122.loopexit:28 %icmp_ln317 = icmp_eq  i9 %indvar_flatten_load_4, i9 %cast1

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc122.loopexit:30 %icmp_ln317_1 = icmp_eq  i10 %indvar_flatten26_load_1, i10 %p_read4_cast

]]></Node>
<StgValue><ssdm name="icmp_ln317_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc122.loopexit:32 %icmp_ln315 = icmp_eq  i13 %indvar_flatten75_load_1, i13 %bound31_cast

]]></Node>
<StgValue><ssdm name="icmp_ln315"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0">
<![CDATA[
for.end125.loopexit:0 %ret_ln357 = ret

]]></Node>
<StgValue><ssdm name="ret_ln357"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc122.loopexit:19 %p_mid2154 = mul i10 %p_mid2154_v, i10 %p_read4_cast

]]></Node>
<StgValue><ssdm name="p_mid2154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:1 %out_ch_load = load i8 %out_ch

]]></Node>
<StgValue><ssdm name="out_ch_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:13 %not_exitcond_flatten134 = xor i1 %icmp_ln312, i1 1

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten134"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc122.loopexit:19 %p_mid2154 = mul i10 %p_mid2154_v, i10 %p_read4_cast

]]></Node>
<StgValue><ssdm name="p_mid2154"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc122.loopexit:26 %icmp_ln330_1 = icmp_eq  i8 %out_ch_load, i8 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln330_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:27 %icmp_ln330_mid2192 = select i1 %icmp_ln312, i1 %icmp_ln330, i1 %icmp_ln330_1

]]></Node>
<StgValue><ssdm name="icmp_ln330_mid2192"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:29 %exitcond_flatten_mid2196 = select i1 %icmp_ln312, i1 %icmp_ln330, i1 %icmp_ln317

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid2196"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:31 %exitcond_flatten28_mid2200 = select i1 %icmp_ln312, i1 %icmp_ln330, i1 %icmp_ln317_1

]]></Node>
<StgValue><ssdm name="exitcond_flatten28_mid2200"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:33 %exitcond_flatten77_mid2204 = and i1 %icmp_ln315, i1 %not_exitcond_flatten134

]]></Node>
<StgValue><ssdm name="exitcond_flatten77_mid2204"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:52 %select_ln312_4 = select i1 %exitcond_flatten77_mid2204, i1 %icmp_ln330, i1 %icmp_ln330_mid2192

]]></Node>
<StgValue><ssdm name="select_ln312_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:53 %select_ln312_5 = select i1 %exitcond_flatten77_mid2204, i1 %icmp_ln330, i1 %exitcond_flatten_mid2196

]]></Node>
<StgValue><ssdm name="select_ln312_5"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:54 %select_ln312_6 = select i1 %exitcond_flatten77_mid2204, i1 %icmp_ln330, i1 %exitcond_flatten28_mid2200

]]></Node>
<StgValue><ssdm name="select_ln312_6"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:60 %or_ln315 = or i1 %select_ln312_6, i1 %exitcond_flatten77_mid2204

]]></Node>
<StgValue><ssdm name="or_ln315"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:74 %select_ln315_4 = select i1 %select_ln312_6, i1 %icmp_ln330, i1 %select_ln312_4

]]></Node>
<StgValue><ssdm name="select_ln315_4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:75 %select_ln315_5 = select i1 %select_ln312_6, i1 %icmp_ln330, i1 %select_ln312_5

]]></Node>
<StgValue><ssdm name="select_ln315_5"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:94 %select_ln317_4 = select i1 %select_ln315_5, i1 %icmp_ln330, i1 %select_ln315_4

]]></Node>
<StgValue><ssdm name="select_ln317_4"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:102 %or_ln317 = or i1 %select_ln317_4, i1 %select_ln315_5

]]></Node>
<StgValue><ssdm name="or_ln317"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:103 %or_ln317_1 = or i1 %or_ln317, i1 %or_ln315

]]></Node>
<StgValue><ssdm name="or_ln317_1"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:104 %or_ln317_3 = or i1 %or_ln317_1, i1 %icmp_ln312

]]></Node>
<StgValue><ssdm name="or_ln317_3"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc122.loopexit:105 %select_ln317_5 = select i1 %or_ln317_3, i8 0, i8 %out_ch_load

]]></Node>
<StgValue><ssdm name="select_ln317_5"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="8">
<![CDATA[
for.inc122.loopexit:116 %zext_ln330 = zext i8 %select_ln317_5

]]></Node>
<StgValue><ssdm name="zext_ln330"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc122.loopexit:118 %add_ln332 = add i10 %zext_ln330, i10 %p_mid2154

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:0 %groupIndex_load = load i32 %groupIndex

]]></Node>
<StgValue><ssdm name="groupIndex_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:5 %col_load = load i3 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:12 %row_mid2142 = select i1 %icmp_ln312, i3 0, i3 %row_1

]]></Node>
<StgValue><ssdm name="row_mid2142"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:14 %kernel_row_mid2146 = and i1 %kernel_row, i1 %not_exitcond_flatten134

]]></Node>
<StgValue><ssdm name="kernel_row_mid2146"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:15 %kernel_col_mid2149 = and i1 %kernel_col, i1 %not_exitcond_flatten134

]]></Node>
<StgValue><ssdm name="kernel_col_mid2149"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten77_mid2204" val="0"/>
<literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc122.loopexit:23 %zext_ln338_mid2180 = select i1 %icmp_ln312, i7 0, i7 %empty_330

]]></Node>
<StgValue><ssdm name="zext_ln338_mid2180"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc122.loopexit:34 %add_ln312 = add i3 %row_mid2142, i3 1

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:36 %or_ln312 = or i1 %exitcond_flatten77_mid2204, i1 %icmp_ln312

]]></Node>
<StgValue><ssdm name="or_ln312"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:37 %select_ln312 = select i1 %or_ln312, i3 0, i3 %col_load

]]></Node>
<StgValue><ssdm name="select_ln312"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:38 %xor_ln312 = xor i1 %icmp_ln315, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln312"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:39 %or_ln312_1 = or i1 %icmp_ln312, i1 %xor_ln312

]]></Node>
<StgValue><ssdm name="or_ln312_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:40 %and_ln312 = and i1 %kernel_row_mid2146, i1 %or_ln312_1

]]></Node>
<StgValue><ssdm name="and_ln312"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:41 %and_ln312_1 = and i1 %kernel_col_mid2149, i1 %or_ln312_1

]]></Node>
<StgValue><ssdm name="and_ln312_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:42 %select_ln312_1 = select i1 %exitcond_flatten77_mid2204, i3 %add_ln312, i3 %row_mid2142

]]></Node>
<StgValue><ssdm name="select_ln312_1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="3">
<![CDATA[
for.inc122.loopexit:43 %zext_ln319 = zext i3 %select_ln312_1

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten77_mid2204" val="1"/>
<literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="3">
<![CDATA[
for.inc122.loopexit:44 %p_cast2_mid198 = zext i3 %add_ln312

]]></Node>
<StgValue><ssdm name="p_cast2_mid198"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten77_mid2204" val="1"/>
<literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:45 %p_shl_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln312, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten77_mid2204" val="1"/>
<literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="6">
<![CDATA[
for.inc122.loopexit:46 %p_shl_cast_mid1104 = zext i6 %p_shl_mid

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1104"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten77_mid2204" val="1"/>
<literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc122.loopexit:47 %p_mid1106 = sub i7 %p_shl_cast_mid1104, i7 %p_cast2_mid198

]]></Node>
<StgValue><ssdm name="p_mid1106"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc122.loopexit:48 %select_ln312_2 = select i1 %exitcond_flatten77_mid2204, i7 %p_mid1106, i7 %zext_ln338_mid2180

]]></Node>
<StgValue><ssdm name="select_ln312_2"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
<literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc122.loopexit:49 %add_ln327 = add i3 %zext_ln327, i3 %col_load

]]></Node>
<StgValue><ssdm name="add_ln327"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_6" val="0"/>
<literal name="select_ln315_5" val="0"/>
<literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:50 %select_ln312_3 = select i1 %or_ln312, i3 0, i3 %add_ln327

]]></Node>
<StgValue><ssdm name="select_ln312_3"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc122.loopexit:55 %add_ln315 = add i3 %select_ln312, i3 1

]]></Node>
<StgValue><ssdm name="add_ln315"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:57 %xor_ln315 = xor i1 %select_ln312_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln315"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:58 %and_ln315 = and i1 %and_ln312, i1 %xor_ln315

]]></Node>
<StgValue><ssdm name="and_ln315"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:59 %and_ln315_1 = and i1 %and_ln312_1, i1 %xor_ln315

]]></Node>
<StgValue><ssdm name="and_ln315_1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:61 %or_ln315_1 = or i1 %or_ln315, i1 %icmp_ln312

]]></Node>
<StgValue><ssdm name="or_ln315_1"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:63 %select_ln315_1 = select i1 %select_ln312_6, i3 %add_ln315, i3 %select_ln312

]]></Node>
<StgValue><ssdm name="select_ln315_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="3">
<![CDATA[
for.inc122.loopexit:64 %select_ln315_3_cast = zext i3 %select_ln315_1

]]></Node>
<StgValue><ssdm name="select_ln315_3_cast"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_6" val="1"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="3">
<![CDATA[
for.inc122.loopexit:65 %p_cast2_mid145 = zext i3 %select_ln312_1

]]></Node>
<StgValue><ssdm name="p_cast2_mid145"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_6" val="1"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:66 %p_shl_mid2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln312_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_6" val="1"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="6">
<![CDATA[
for.inc122.loopexit:67 %p_shl_cast_mid151 = zext i6 %p_shl_mid2

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid151"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln312_6" val="1"/>
<literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc122.loopexit:68 %p_mid153 = sub i7 %p_shl_cast_mid151, i7 %p_cast2_mid145

]]></Node>
<StgValue><ssdm name="p_mid153"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc122.loopexit:69 %select_ln315_2 = select i1 %select_ln312_6, i7 %p_mid153, i7 %select_ln312_2

]]></Node>
<StgValue><ssdm name="select_ln315_2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
<literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:70 %select_ln315_3 = select i1 %select_ln312_6, i3 %add_ln315, i3 %select_ln312_3

]]></Node>
<StgValue><ssdm name="select_ln315_3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
<literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:72 %xor_ln315_1 = xor i1 %or_ln315_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln315_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
<literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:73 %and_ln315_3 = and i1 %xor_ln339, i1 %xor_ln315_1

]]></Node>
<StgValue><ssdm name="and_ln315_3"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:76 %xor_ln319 = xor i1 %kernel_row, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln319"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:77 %or_ln319 = or i1 %icmp_ln312, i1 %xor_ln319

]]></Node>
<StgValue><ssdm name="or_ln319"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:78 %or_ln319_1 = or i1 %exitcond_flatten77_mid2204, i1 %or_ln319

]]></Node>
<StgValue><ssdm name="or_ln319_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:79 %or_ln319_2 = or i1 %select_ln312_6, i1 %or_ln319_1

]]></Node>
<StgValue><ssdm name="or_ln319_2"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:81 %xor_ln317 = xor i1 %select_ln315_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln317"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:82 %and_ln317 = and i1 %and_ln315_1, i1 %xor_ln317

]]></Node>
<StgValue><ssdm name="and_ln317"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="1">
<![CDATA[
for.inc122.loopexit:83 %kernel_row_cast_mid1 = zext i1 %or_ln319_2

]]></Node>
<StgValue><ssdm name="kernel_row_cast_mid1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc122.loopexit:84 %p_mid1 = add i3 %kernel_row_cast_mid1, i3 %select_ln312_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="3">
<![CDATA[
for.inc122.loopexit:85 %p_cast2_mid1 = zext i3 %p_mid1

]]></Node>
<StgValue><ssdm name="p_cast2_mid1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:86 %p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %p_mid1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="6">
<![CDATA[
for.inc122.loopexit:87 %p_shl_cast_mid1 = zext i6 %p_shl_mid1

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc122.loopexit:88 %p_mid112 = sub i7 %p_shl_cast_mid1, i7 %p_cast2_mid1

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc122.loopexit:89 %select_ln317 = select i1 %select_ln315_5, i7 %p_mid112, i7 %select_ln315_2

]]></Node>
<StgValue><ssdm name="select_ln317"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:90 %select_ln317_1 = select i1 %select_ln315_5, i3 %select_ln315_1, i3 %select_ln315_3

]]></Node>
<StgValue><ssdm name="select_ln317_1"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:93 %select_ln317_3 = select i1 %select_ln315_5, i1 %or_ln319_2, i1 %and_ln315_3

]]></Node>
<StgValue><ssdm name="select_ln317_3"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:95 %kernel_row_mid2 = select i1 %select_ln315_5, i1 %or_ln319_2, i1 %and_ln315

]]></Node>
<StgValue><ssdm name="kernel_row_mid2"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:96 %xor_ln322 = xor i1 %kernel_col, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln322"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:97 %or_ln322 = or i1 %icmp_ln312, i1 %xor_ln322

]]></Node>
<StgValue><ssdm name="or_ln322"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:98 %or_ln322_1 = or i1 %exitcond_flatten77_mid2204, i1 %or_ln322

]]></Node>
<StgValue><ssdm name="or_ln322_1"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:99 %or_ln322_2 = or i1 %select_ln312_6, i1 %or_ln322_1

]]></Node>
<StgValue><ssdm name="or_ln322_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:100 %or_ln322_3 = or i1 %select_ln315_5, i1 %or_ln322_2

]]></Node>
<StgValue><ssdm name="or_ln322_3"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:106 %or_ln317_5 = or i1 %or_ln317_1, i1 %icmp_ln312

]]></Node>
<StgValue><ssdm name="or_ln317_5"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc122.loopexit:107 %select_ln317_6 = select i1 %or_ln317_5, i32 0, i32 %groupIndex_load

]]></Node>
<StgValue><ssdm name="select_ln317_6"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="1">
<![CDATA[
for.inc122.loopexit:108 %zext_ln327_1 = zext i1 %or_ln322_3

]]></Node>
<StgValue><ssdm name="zext_ln327_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc122.loopexit:109 %add_ln327_1 = add i3 %zext_ln327_1, i3 %select_ln315_1

]]></Node>
<StgValue><ssdm name="add_ln327_1"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:110 %select_ln317_7 = select i1 %select_ln317_4, i3 %add_ln327_1, i3 %select_ln317_1

]]></Node>
<StgValue><ssdm name="select_ln317_7"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln317_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:112 %xor_ln339_1 = xor i1 %kernel_row_mid2, i1 %or_ln322_3

]]></Node>
<StgValue><ssdm name="xor_ln339_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:113 %select_ln317_8 = select i1 %select_ln317_4, i1 %xor_ln339_1, i1 %select_ln317_3

]]></Node>
<StgValue><ssdm name="select_ln317_8"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:114 %kernel_col_mid2 = select i1 %select_ln317_4, i1 %or_ln322_3, i1 %and_ln317

]]></Node>
<StgValue><ssdm name="kernel_col_mid2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc122.loopexit:118 %add_ln332 = add i10 %zext_ln330, i10 %p_mid2154

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="10">
<![CDATA[
for.inc122.loopexit:119 %zext_ln332 = zext i10 %add_ln332

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:120 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln332, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="13">
<![CDATA[
for.inc122.loopexit:121 %zext_ln332_1 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln332_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc122.loopexit:122 %sub_ln332 = sub i14 %zext_ln332_1, i14 %zext_ln332

]]></Node>
<StgValue><ssdm name="sub_ln332"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc122.loopexit:123 %add_ln332_1 = add i14 %sub_ln332, i14 %zext_ln319

]]></Node>
<StgValue><ssdm name="add_ln332_1"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="14">
<![CDATA[
for.inc122.loopexit:124 %sext_ln332 = sext i14 %add_ln332_1

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
for.inc122.loopexit:125 %shl_ln332_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %add_ln332_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln332_1"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc122.loopexit:126 %sub_ln332_1 = sub i17 %shl_ln332_1, i17 %sext_ln332

]]></Node>
<StgValue><ssdm name="sub_ln332_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc122.loopexit:127 %shl_ln335 = shl i32 %select_ln317_6, i32 6

]]></Node>
<StgValue><ssdm name="shl_ln335"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc122.loopexit:128 %shl_ln335_1 = shl i32 %select_ln317_6, i32 4

]]></Node>
<StgValue><ssdm name="shl_ln335_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc122.loopexit:129 %in_ch = add i32 %shl_ln335, i32 %shl_ln335_1

]]></Node>
<StgValue><ssdm name="in_ch"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc122.loopexit:134 %add_ln332_214 = add i17 %sub_ln332_1, i17 %select_ln315_3_cast

]]></Node>
<StgValue><ssdm name="add_ln332_214"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="19" op_1_bw="17" op_2_bw="2">
<![CDATA[
for.inc122.loopexit:135 %tmp_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln332_214, i2 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="19">
<![CDATA[
for.inc122.loopexit:136 %tmp_41_cast = sext i19 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc122.loopexit:137 %empty_333 = add i64 %tmp_41_cast, i64 %out_read

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc122.loopexit:138 %icmp_ln335 = icmp_slt  i32 %in_ch, i32 80

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:2 %biasFlag_load = load i32 %biasFlag

]]></Node>
<StgValue><ssdm name="biasFlag_load"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Batch_Out_Column_Kernel_Col_Output_Channel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc122.loopexit:10 %empty_331 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31360, i64 47040, i64 0

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="2">
<![CDATA[
for.inc122.loopexit:21 %p_mid2156_v = zext i2 %empty_332

]]></Node>
<StgValue><ssdm name="p_mid2156_v"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc122.loopexit:22 %p_mid2156 = mul i14 %p_mid2156_v, i14 3920

]]></Node>
<StgValue><ssdm name="p_mid2156"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc122.loopexit:24 %tobool87_not263 = icmp_eq  i32 %biasFlag_load, i32 0

]]></Node>
<StgValue><ssdm name="tobool87_not263"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:25 %tobool87_not_mid2186 = and i1 %tobool87_not263, i1 %not_exitcond_flatten134

]]></Node>
<StgValue><ssdm name="tobool87_not_mid2186"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:35 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Row_Kernel_Row_Kernel_Col_Output_Channel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:51 %and_ln312_2 = and i1 %tobool87_not_mid2186, i1 %or_ln312_1

]]></Node>
<StgValue><ssdm name="and_ln312_2"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:56 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Column_Kernel_Col_Output_Channel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc122.loopexit:62 %select_ln315 = select i1 %or_ln315_1, i32 1, i32 %biasFlag_load

]]></Node>
<StgValue><ssdm name="select_ln315"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:71 %and_ln315_2 = and i1 %and_ln312_2, i1 %xor_ln315

]]></Node>
<StgValue><ssdm name="and_ln315_2"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:80 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Kernel_Row_Kernel_Col_Output_Channel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln315_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc122.loopexit:91 %tobool87_not_mid118 = icmp_eq  i32 %select_ln315, i32 0

]]></Node>
<StgValue><ssdm name="tobool87_not_mid118"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122.loopexit:92 %select_ln317_2 = select i1 %select_ln315_5, i1 %tobool87_not_mid118, i1 %and_ln315_2

]]></Node>
<StgValue><ssdm name="select_ln317_2"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:101 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Kernel_Col_Output_Channel_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122.loopexit:111 %or_ln317_2 = or i1 %select_ln317_4, i1 %select_ln317_2

]]></Node>
<StgValue><ssdm name="or_ln317_2"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc122.loopexit:115 %biasFlag_1_mid2 = select i1 %select_ln317_4, i32 0, i32 %select_ln315

]]></Node>
<StgValue><ssdm name="biasFlag_1_mid2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122.loopexit:117 %specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln324"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc122.loopexit:130 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %select_ln317_5, i4 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="12">
<![CDATA[
for.inc122.loopexit:131 %p_cast9 = zext i12 %tmp_14

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.inc122.loopexit:132 %tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln317_5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="14">
<![CDATA[
for.inc122.loopexit:133 %p_cast8 = zext i14 %tmp_15

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc122.loopexit:139 %br_ln335 = br i1 %icmp_ln335, void %for.cond.cleanup55, void %for.body56.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body56.lr.ph:0 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_333, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="62">
<![CDATA[
for.body56.lr.ph:1 %sext_ln339 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln339"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.body56.lr.ph:2 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln339

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body56.lr.ph:6 %add_ln339_4 = add i15 %p_cast8, i15 %p_cast9

]]></Node>
<StgValue><ssdm name="add_ln339_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="263" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="265" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="266" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="267" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="268" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.lr.ph:3 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="269" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body56.lr.ph:4 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
for.body56.lr.ph:5 %bitcast_ln339 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln339"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="7" op_4_bw="14" op_5_bw="3" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="15" op_10_bw="64" op_11_bw="32" op_12_bw="32" op_13_bw="0">
<![CDATA[
for.body56.lr.ph:7 %targetBlock = call i1 @DW_conv_Pipeline_In_Channel, i32 %in_ch, i32 %bitcast_ln339, i7 %select_ln317, i14 %p_mid2156, i3 %select_ln317_7, i64 %in_read, i32 %gmem, i1 %select_ln317_8, i15 %add_ln339_4, i64 %kernel_read, i32 %add8122_loc, i32 %add_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="272" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="7" op_4_bw="14" op_5_bw="3" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="15" op_10_bw="64" op_11_bw="32" op_12_bw="32" op_13_bw="0">
<![CDATA[
for.body56.lr.ph:7 %targetBlock = call i1 @DW_conv_Pipeline_In_Channel, i32 %in_ch, i32 %bitcast_ln339, i7 %select_ln317, i14 %p_mid2156, i3 %select_ln317_7, i64 %in_read, i32 %gmem, i1 %select_ln317_8, i15 %add_ln339_4, i64 %kernel_read, i32 %add8122_loc, i32 %add_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.lr.ph:8 %add8122_loc_load = load i32 %add8122_loc

]]></Node>
<StgValue><ssdm name="add8122_loc_load"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.lr.ph:9 %add_loc_load = load i32 %add_loc

]]></Node>
<StgValue><ssdm name="add_loc_load"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body56.lr.ph:10 %br_ln335 = br i1 %targetBlock, void %for.end.loopexit, void %for.cond.cleanup55.loopexit

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end.loopexit:1 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:1 %gmem_addr_req287 = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req287"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
for.end.loopexit:0 %bitcast_ln339_4 = bitcast i32 %add_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln339_4"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.end.loopexit:2 %write_ln339 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln339_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln339"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="280" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="281" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="282" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="283" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="284" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.loopexit:3 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
<literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
for.end.loopexit:4 %br_ln344 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp288"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
<literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:4 %br_ln335 = br void %for.cond.cleanup55

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup55:0 %br_ln335 = br void %for.end

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end:0 %br_ln344 = br i1 %or_ln317_2, void %if.then88, void %if.end94

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
if.then88:0 %shl_ln4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln317_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="10">
<![CDATA[
if.then88:1 %zext_ln345 = zext i10 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then88:2 %add_ln345 = add i64 %zext_ln345, i64 %bias_read

]]></Node>
<StgValue><ssdm name="add_ln345"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then88:3 %trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln345, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="62">
<![CDATA[
if.then88:4 %sext_ln345 = sext i62 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then88:5 %gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln345

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then88:9 %trunc_ln345_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_333, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln345_1"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="62">
<![CDATA[
if.then88:10 %sext_ln345_1 = sext i62 %trunc_ln345_1

]]></Node>
<StgValue><ssdm name="sext_ln345_1"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then88:11 %gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln345_1

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="299" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
for.cond.cleanup55.loopexit:0 %bitcast_ln339_3 = bitcast i32 %add8122_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln339_3"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:2 %write_ln339 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln339_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln339"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="301" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp288"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="302" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp288"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="303" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp288"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="304" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.cleanup55.loopexit:3 %gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp288"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="305" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:6 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="306" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:6 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then88:12 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="308" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:6 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then88:12 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="310" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:6 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then88:12 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="312" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:6 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="313" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then88:12 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="314" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:6 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="315" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then88:12 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="316" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:6 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then88:12 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="318" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:7 %gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then88:12 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="320" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then88:13 %gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="321" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
if.then88:8 %bitcast_ln345 = bitcast i32 %gmem_addr_26_read

]]></Node>
<StgValue><ssdm name="bitcast_ln345"/></StgValue>
</operation>

<operation id="322" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
if.then88:14 %bitcast_ln345_1 = bitcast i32 %gmem_addr_27_read

]]></Node>
<StgValue><ssdm name="bitcast_ln345_1"/></StgValue>
</operation>

<operation id="323" st_id="37" stage="1" lat="1">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then88:15 %add1 = fadd i32 %bitcast_ln345_1, i32 %bitcast_ln345

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="324" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then88:17 %gmem_addr_27_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_27_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
if.then88:16 %bitcast_ln345_2 = bitcast i32 %add1

]]></Node>
<StgValue><ssdm name="bitcast_ln345_2"/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then88:18 %write_ln345 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_27, i32 %bitcast_ln345_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln345"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="327" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:19 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="328" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:19 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="329" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:19 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="330" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:19 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="331" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then88:19 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>

<operation id="332" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
if.then88:20 %br_ln345 = br void %if.end94

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="333" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
if.end94:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="334" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln315_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
if.end94:1 %indvar_flatten26_load = load i10 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load"/></StgValue>
</operation>

<operation id="335" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
if.end94:2 %indvar_flatten75_load = load i13 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="indvar_flatten75_load"/></StgValue>
</operation>

<operation id="336" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.end94:3 %indvar_flatten132_load = load i16 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="indvar_flatten132_load"/></StgValue>
</operation>

<operation id="337" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:4 %add_ln346 = add i8 %select_ln317_5, i8 1

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="338" st_id="43" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>

<operation id="339" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end94:9 %add_ln317 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln317"/></StgValue>
</operation>

<operation id="340" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end94:10 %or_ln317_4 = or i1 %select_ln315_5, i1 %select_ln312_6

]]></Node>
<StgValue><ssdm name="or_ln317_4"/></StgValue>
</operation>

<operation id="341" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end94:11 %or_ln317_6 = or i1 %or_ln317_4, i1 %or_ln312

]]></Node>
<StgValue><ssdm name="or_ln317_6"/></StgValue>
</operation>

<operation id="342" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end94:12 %select_ln317_9 = select i1 %or_ln317_6, i9 1, i9 %add_ln317

]]></Node>
<StgValue><ssdm name="select_ln317_9"/></StgValue>
</operation>

<operation id="343" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln315_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end94:13 %add_ln317_1 = add i10 %indvar_flatten26_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln317_1"/></StgValue>
</operation>

<operation id="344" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
if.end94:14 %select_ln317_10 = select i1 %or_ln315_1, i10 1, i10 %add_ln317_1

]]></Node>
<StgValue><ssdm name="select_ln317_10"/></StgValue>
</operation>

<operation id="345" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end94:15 %add_ln315_1 = add i13 %indvar_flatten75_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln315_1"/></StgValue>
</operation>

<operation id="346" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end94:16 %select_ln315_6 = select i1 %or_ln312, i13 1, i13 %add_ln315_1

]]></Node>
<StgValue><ssdm name="select_ln315_6"/></StgValue>
</operation>

<operation id="347" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end94:17 %add_ln312_1 = add i16 %indvar_flatten132_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln312_1"/></StgValue>
</operation>

<operation id="348" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end94:18 %select_ln312_7 = select i1 %icmp_ln312, i16 1, i16 %add_ln312_1

]]></Node>
<StgValue><ssdm name="select_ln312_7"/></StgValue>
</operation>

<operation id="349" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end94:19 %store_ln330 = store i18 %add_ln309, i18 %indvar_flatten205

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="350" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end94:20 %store_ln330 = store i3 %p_mid2154_v_v, i3 %batch

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="351" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end94:21 %store_ln330 = store i16 %select_ln312_7, i16 %indvar_flatten132

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="352" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end94:22 %store_ln330 = store i3 %select_ln312_1, i3 %row

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="353" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end94:23 %store_ln330 = store i13 %select_ln315_6, i13 %indvar_flatten75

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="354" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end94:24 %store_ln330 = store i3 %select_ln315_1, i3 %col

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="355" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end94:25 %store_ln330 = store i10 %select_ln317_10, i10 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="356" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end94:26 %store_ln330 = store i9 %select_ln317_9, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="357" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end94:27 %store_ln330 = store i32 %biasFlag_1_mid2, i32 %biasFlag

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="358" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end94:28 %store_ln330 = store i8 %add_ln346, i8 %out_ch

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="359" st_id="44" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="360" st_id="45" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="361" st_id="46" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="362" st_id="47" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="363" st_id="48" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="364" st_id="49" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="365" st_id="50" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="366" st_id="51" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="367" st_id="52" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="368" st_id="53" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="369" st_id="54" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:5 %urem_ln346 = urem i8 %add_ln346, i8 %p_read

]]></Node>
<StgValue><ssdm name="urem_ln346"/></StgValue>
</operation>

<operation id="370" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end94:6 %icmp_ln346 = icmp_eq  i8 %urem_ln346, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln346"/></StgValue>
</operation>

<operation id="371" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end94:7 %add_ln347 = add i32 %select_ln317_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="372" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end94:8 %groupIndex_1 = select i1 %icmp_ln346, i32 %add_ln347, i32 %select_ln317_6

]]></Node>
<StgValue><ssdm name="groupIndex_1"/></StgValue>
</operation>

<operation id="373" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end94:29 %store_ln330 = store i32 %groupIndex_1, i32 %groupIndex

]]></Node>
<StgValue><ssdm name="store_ln330"/></StgValue>
</operation>

<operation id="374" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
if.end94:30 %br_ln330 = br void %In_Channel

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
