

================================================================
== Vitis HLS Report for 'DataMover_s2mm_32bits'
================================================================
* Date:           Fri Aug 13 09:10:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_S2MM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- S2M     |        ?|        ?|         ?|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%invert_Y_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %invert_Y"   --->   Operation 4 'read' 'invert_Y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%invert_X_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %invert_X"   --->   Operation 5 'read' 'invert_X_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 6 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 7 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ddr_buffer_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr_buffer_out"   --->   Operation 8 'read' 'ddr_buffer_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = trunc i32 %image_h_read"   --->   Operation 9 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %STR_video_in_V_last_V, i1 %STR_video_in_V_user_V, i1 %STR_video_in_V_strb_V, i1 %STR_video_in_V_keep_V, i8 %STR_video_in_V_data_V, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln19 = br void" [src/data_mover_s2mm.cpp:19]   --->   Operation 12 'br' 'br_ln19' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0 = phi i31 0, void, i31 %add_ln19, void %.split" [src/data_mover_s2mm.cpp:19]   --->   Operation 13 'phi' 'DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.52ns)   --->   "%add_ln19 = add i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, i31 1" [src/data_mover_s2mm.cpp:19]   --->   Operation 14 'add' 'add_ln19' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0" [src/data_mover_s2mm.cpp:19]   --->   Operation 15 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln19 = icmp_slt  i32 %zext_ln19, i32 %image_h_read" [src/data_mover_s2mm.cpp:19]   --->   Operation 16 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln19 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, i32 %image_h" [src/data_mover_s2mm.cpp:19]   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void, void %.split" [src/data_mover_s2mm.cpp:19]   --->   Operation 18 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln23 = call void @dataflow_in_loop_S2M, i8 %STR_video_in_V_data_V, i1 %STR_video_in_V_keep_V, i1 %STR_video_in_V_strb_V, i1 %STR_video_in_V_user_V, i1 %STR_video_in_V_last_V, i32 %image_w_read, i1 %invert_X_read, i32 %MM_video_out, i32 %ddr_buffer_out_read, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, i21 %empty, i1 %invert_Y_read, i8 %stream_elt_dma_buffer_V, i32 %axi_elt_dma_buffer_V" [src/data_mover_s2mm.cpp:23]   --->   Operation 19 'call' 'call_ln23' <Predicate = (icmp_ln19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [src/data_mover_s2mm.cpp:25]   --->   Operation 20 'ret' 'ret_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/data_mover_s2mm.cpp:21]   --->   Operation 21 'specloopname' 'specloopname_ln21' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln23 = call void @dataflow_in_loop_S2M, i8 %STR_video_in_V_data_V, i1 %STR_video_in_V_keep_V, i1 %STR_video_in_V_strb_V, i1 %STR_video_in_V_user_V, i1 %STR_video_in_V_last_V, i32 %image_w_read, i1 %invert_X_read, i32 %MM_video_out, i32 %ddr_buffer_out_read, i31 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, i21 %empty, i1 %invert_Y_read, i8 %stream_elt_dma_buffer_V, i32 %axi_elt_dma_buffer_V" [src/data_mover_s2mm.cpp:23]   --->   Operation 22 'call' 'call_ln23' <Predicate = (icmp_ln19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln19 = br void" [src/data_mover_s2mm.cpp:19]   --->   Operation 23 'br' 'br_ln19' <Predicate = (icmp_ln19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0', src/data_mover_s2mm.cpp:19) with incoming values : ('add_ln19', src/data_mover_s2mm.cpp:19) [26]  (1.59 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0', src/data_mover_s2mm.cpp:19) with incoming values : ('add_ln19', src/data_mover_s2mm.cpp:19) [26]  (0 ns)
	'add' operation ('add_ln19', src/data_mover_s2mm.cpp:19) [27]  (2.52 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
