<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="15.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|Win32">
      <Configuration>Debug</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|Win32">
      <Configuration>Release</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|Win32">
      <Configuration>MinSizeRel</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|Win32">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{E9816336-03C5-3311-AD08-958C3C54442B}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.16299.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>Win32</Platform>
    <ProjectName>AArch64CommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64;C:\tetsLLVM\llvm\lib\Target\AArch64;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64;C:\tetsLLVM\llvm\lib\Target\AArch64;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64;C:\tetsLLVM\llvm\lib\Target\AArch64;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64;C:\tetsLLVM\llvm\lib\Target\AArch64;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenAsmWriter1.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenAsmWriter1.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -asmwriternum=1 -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenAsmWriter1.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenAsmWriter1.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenFastISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenFastISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-fast-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenFastISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenFastISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenSystemOperands.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSystemOperands.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSystemOperands.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSystemOperands.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenSystemOperands.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenSystemOperands.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenSystemOperands.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\13cdc6e40f9921d734908b209e46e65a\AArch64GenExegesis.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AArch64GenExegesis.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-exegesis -I C:/tetsLLVM/llvm/lib/Target/AArch64 -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AArch64/AArch64.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/AArch64GenExegesis.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/13cdc6e40f9921d734908b209e46e65a/AArch64GenExegesis.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64CallingConvention.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrAtomics.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64InstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64PfmCounters.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SVEInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA53.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedA57WriteRes.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedCyclone.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM1.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM3.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedExynosM4.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkor.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedFalkorDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryo.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedKryoDetails.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredExynos.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedPredicates.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SchedThunderX2T99.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64Schedule.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64SystemOperands.td;C:\tetsLLVM\llvm\lib\Target\AArch64\SVEInstrFormats.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AArch64\AArch64.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\dccfd90f4e8aea17bf0f8db5fb7034d3\AArch64CommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/dccfd90f4e8aea17bf0f8db5fb7034d3/AArch64CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/dccfd90f4e8aea17bf0f8db5fb7034d3/AArch64CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/dccfd90f4e8aea17bf0f8db5fb7034d3/AArch64CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/dccfd90f4e8aea17bf0f8db5fb7034d3/AArch64CommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenAsmWriter1.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenFastISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenSystemOperands.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\AArch64GenExegesis.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AArch64/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/lib/Target/AArch64/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AArch64\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\tetsLLVM\llvm\mybuilddir\lib\Target\AArch64\CMakeFiles\AArch64CommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\ZERO_CHECK.vcxproj">
      <Project>{984D425B-D0AF-3E68-8EE1-923FA53F079C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{DEBC1075-77E6-380E-B4D3-CE7CB5106A0A}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{AFE15AEC-F81C-3CA6-8DE9-D7AFED73AEB9}</Project>
      <Name>llvm-tblgen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>