<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 12:48:52 on 22.11.2019 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<pre>
<span class=C>-- VHDL Entity Computer_Exercise_3_lib.Button_Function.symbol</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-705-SPC)</span>
<span class=C>--          at - 12:18:30 25.10.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> Button_Function <span class=K>IS</span>
   <span class=K>PORT</span>(
      btn        : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (3 <span class=K>DOWNTO</span> 0);
      clk        : <span class=A>IN</span>     <span class=T>std_logic</span>;
      enable     : <span class=A>IN</span>     <span class=T>std_logic</span>;
      rst_n      : <span class=A>IN</span>     <span class=T>std_logic</span>;
      x_internal : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> Button_Function ;

<span class=C>--</span>
<span class=C>-- VHDL Architecture Computer_Exercise_3_lib.Button_Function.struct</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-705-SPC)</span>
<span class=C>--          at - 12:51:51 25.10.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>LIBRARY</span> Computer_Exerccise_2_lib;

<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> Button_Function <span class=K>IS</span>

   <span class=C>-- Architecture declarations</span>

   <span class=C>-- Internal signal declarations</span>
   <span class=K>SIGNAL</span> data_out : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);
   <span class=K>SIGNAL</span> din1     : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> din2     : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);
   <span class=K>SIGNAL</span> dout     : <span class=T>std_logic_vector</span>(1 <span class=K>DOWNTO</span> 0);
   <span class=K>SIGNAL</span> dout1    : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);
   <span class=K>SIGNAL</span> dout2    : <span class=T>std_logic</span>;

   <span class=C>-- Implicit buffer signal declarations</span>
   <span class=K>SIGNAL</span> x_internal_internal : <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);


   <span class=C>-- ModuleWare signal declarations(v1.12) for instance 'U_7' of 'adff'</span>
   <span class=K>SIGNAL</span> mw_U_7reg_cval : <span class=T>std_logic_vector</span>(7 <span class=K>DOWNTO</span> 0);

   <span class=C>-- Component Declarations</span>
   <span class=K>COMPONENT</span> C2_T3_Leftshifter
   <span class=K>PORT</span> (
      data_in  : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      data_out : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0)
   );
   <span class=K>END</span> <span class=K>COMPONENT</span>;
   <span class=K>COMPONENT</span> C2_T4_Rightshifter
   <span class=K>PORT</span> (
      x : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0);
      y : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (7 <span class=K>DOWNTO</span> 0)
   );
   <span class=K>END</span> <span class=K>COMPONENT</span>;

   <span class=C>-- Optional embedded configurations</span>
   <span class=C>-- pragma synthesis_off</span>
   <span class=K>FOR</span> <span class=K>ALL</span> : C2_T3_Leftshifter <span class=K>USE</span> <span class=K>ENTITY</span> Computer_Exerccise_2_lib.C2_T3_Leftshifter;
   <span class=K>FOR</span> <span class=K>ALL</span> : C2_T4_Rightshifter <span class=K>USE</span> <span class=K>ENTITY</span> Computer_Exerccise_2_lib.C2_T4_Rightshifter;
   <span class=C>-- pragma synthesis_on</span>


<span class=K>BEGIN</span>

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_7' of 'adff'</span>
   x_internal_internal <= mw_U_7reg_cval;
   u_7seq_proc: <span class=K>PROCESS</span> (clk, rst_n)
   <span class=K>BEGIN</span>
      <span class=K>IF</span> (rst_n = '0') <span class=K>THEN</span>
         mw_U_7reg_cval <= <span class=S>"00001000"</span>;
      <span class=K>ELSIF</span> (clk'<span class=A>EVENT</span> <span class=K>AND</span> clk='1') <span class=K>THEN</span>
         mw_U_7reg_cval <= dout1;
      <span class=K>END</span> <span class=K>IF</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> u_7seq_proc;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_4' of 'and'</span>
   din1 <= enable <span class=K>AND</span> btn(3) <span class=K>AND</span> <span class=K>NOT</span>(x_internal_internal(1));

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_5' of 'and'</span>
   dout2 <= <span class=K>NOT</span>(x_internal_internal(6)) <span class=K>AND</span> btn(1) <span class=K>AND</span> enable;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_3' of 'merge'</span>
   dout <= din1 & dout2;

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_2' of 'mux'</span>
   u_2combo_proc: <span class=K>PROCESS</span>(x_internal_internal, data_out, din2, dout)
   <span class=K>BEGIN</span>
      <span class=K>CASE</span> dout <span class=K>IS</span>
      <span class=K>WHEN</span> <span class=S>"00"</span> => dout1 <= x_internal_internal;
      <span class=K>WHEN</span> <span class=S>"01"</span> => dout1 <= data_out;
      <span class=K>WHEN</span> <span class=S>"10"</span> => dout1 <= din2;
      <span class=K>WHEN</span> <span class=S>"11"</span> => dout1 <= x_internal_internal;
      <span class=K>WHEN</span> <span class=K>OTHERS</span> => dout1 <= (<span class=K>OTHERS</span> => 'X');
      <span class=K>END</span> <span class=K>CASE</span>;
   <span class=K>END</span> <span class=K>PROCESS</span> u_2combo_proc;

   <span class=C>-- Instance port mappings.</span>
   U_1 : C2_T3_Leftshifter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         data_in  => x_internal_internal,
         data_out => data_out
      );
   U_0 : C2_T4_Rightshifter
      <span class=K>PORT</span> <span class=K>MAP</span> (
         x => x_internal_internal,
         y => din2
      );

   <span class=C>-- Implicit buffered output assignments</span>
   x_internal <= x_internal_internal;

<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
