;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP #-1, 301
	SLT <-10, @12
	MOV <104, <-120
	ADD #240, @371
	MOV <104, <-120
	SUB 20, 9
	SUB 20, 9
	CMP @124, 106
	ADD -10, -6
	SUB 12, @10
	SPL 300, 90
	SUB -207, <-120
	CMP -401, 710
	SPL 0, <-2
	JMP 1, 420
	SLT <-10, @12
	SPL <127, 100
	SLT <-10, @12
	SUB -207, <-120
	SLT <-10, @12
	SLT <-10, @12
	ADD <100, 61
	ADD <100, 61
	JMP 300, #742
	JMP 300, #742
	SUB @0, @2
	SUB @0, @2
	SPL 0, <-2
	DJN -201, @-120
	SUB #12, @0
	DJN -201, @-120
	MOV -300, @742
	ADD #240, @371
	ADD 130, 9
	MOV 300, @742
	ADD <100, 61
	SLT <-10, @12
	SUB 1, <-1
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
