#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May 12 15:42:40 2016
# Process ID: 10076
# Current directory: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9128 C:\Users\Maxim\Documents\GitHub\Digitale-snake\VGA-driver\VGA-driver.xpr
# Log file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/vivado.log
# Journal file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.xpr
update_compile_order -fileset sources_1
create_project Score C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score -part xc7a35tcpg236-1
import_files -fileset constrs_1 -force -norecurse {{C:/Users/Maxim/Desktop/School/2de jaar/2de semester/Digitale/Basys3_Master.xdc}}
import_files -norecurse C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/score.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd w ]
add_files -fileset sim_1 C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Score_TB.tcl
close_sim
launch_simulation
source Score_TB.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source Score_TB.tcl
close_sim
launch_simulation
source Score_TB.tcl
current_project VGA-driver
close_project
close_sim
