

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>FLU bus specification &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">FLU bus specification</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/comp/flu_tools/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="flu-bus-specification">
<span id="flu-bus-spec"></span><h1>FLU bus specification<a class="headerlink" href="#flu-bus-specification" title="Link to this heading"></a></h1>
<p>This page describes the FrameLinkUnaligned (FLU) protocol, which is a successor of the FrameLink protocol. FrameLinkUnaligned (or FLU) is designed for wide data busses (256 bits and above) without wasting as much bandwidth as with FrameLink. Main differences:</p>
<ul class="simple">
<li><p>Adds support for unaligned start of packet. Fineness of the alignment is a protocol parameter (width of the <code class="docutils literal notranslate"><span class="pre">SOP_POS</span></code> signal).</p></li>
<li><p>Drops support for parts. Packet header or other additional data must be treated by other mechanism/data path.</p></li>
<li><p>Uses positive logic. No <code class="docutils literal notranslate"><span class="pre">_N</span></code> suffixes.</p></li>
</ul>
<section id="table-of-generics">
<h2>Table of generics<a class="headerlink" href="#table-of-generics" title="Link to this heading"></a></h2>
<p>These are generics of the modules using the FLU protocol.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic name</p></th>
<th class="head"><p>Meaning</p></th>
<th class="head"><p>Possible values</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DATA_WIDTH</p></td>
<td><p>Width of the data bus in bits</p></td>
<td><p>16, 32, 64, 128, 256, 512, 1024, …</p></td>
</tr>
<tr class="row-odd"><td><p>SOP_POS_WIDTH</p></td>
<td><p>Width of the SOP_POS signal in bits</p></td>
<td><p>1, 2, 3, … up to log2(DATA_WIDTH/8)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="table-of-signals">
<h2>Table of signals<a class="headerlink" href="#table-of-signals" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal name</p></th>
<th class="head"><p>Width</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DATA</p></td>
<td><p>DATA_WIDTH</p></td>
<td><p>S -&gt; D</p></td>
<td><p>Data bus. Valid when SRC_RDY=DST_RDY=1. Lowest (first) byte is at position (7 downto 0).</p></td>
</tr>
<tr class="row-odd"><td><p>SOP_POS</p></td>
<td><p>SOP_POS_WIDTH</p></td>
<td><p>S -&gt; D</p></td>
<td><p>Start of packet position. Valid when SRC_RDY=DST_RDY=SOP=1. Zero value marks that the first packet byte is at DATA (7 downto 0), other values mark start with the step DATA_WIDTH/(2^SOP_POS_WIDTH)</p></td>
</tr>
<tr class="row-even"><td><p>EOP_POS</p></td>
<td><p>log2(DATA_WIDTH/8)</p></td>
<td><p>S -&gt; D</p></td>
<td><p>End of packet position. Valid with SRC_RDY=DST_RDY=EOP=1. All ones mark that the last packet byte is at DATA (DATA_WIDTH-1 downto DATA_WIDTH-8), zero marks that the last packet byte is at DATA (7 downto 0).</p></td>
</tr>
<tr class="row-odd"><td><p>SOP</p></td>
<td><p>1</p></td>
<td><p>S -&gt; D</p></td>
<td><p>Start of packet. Valid when SRC_RDY=DST_RDY=1.</p></td>
</tr>
<tr class="row-even"><td><p>EOP</p></td>
<td><p>1</p></td>
<td><p>S -&gt; D</p></td>
<td><p>End of packet. Valid when SRC_RDY=DST_RDY=1.</p></td>
</tr>
<tr class="row-odd"><td><p>SRC_RDY</p></td>
<td><p>1</p></td>
<td><p>S -&gt; D</p></td>
<td><p>Source ready. 1 means that source has all signals set ready for the transmission.</p></td>
</tr>
<tr class="row-even"><td><p>DST_RDY</p></td>
<td><p>1</p></td>
<td><p>D -&gt; S</p></td>
<td><p>Destination ready. 1 means that destination is ready to accept one word.</p></td>
</tr>
</tbody>
</table>
</section>
<section id="usage-guidelines">
<h2>Usage guidelines<a class="headerlink" href="#usage-guidelines" title="Link to this heading"></a></h2>
<ul class="simple">
<li><p>Infrastructure module names (fifos, transformers etc.) should use the <code class="docutils literal notranslate"><span class="pre">flu_</span></code> prefix to distinguish between FrameLink and FrameLinkUnaligned. <code class="docutils literal notranslate"><span class="pre">fl_</span></code> prefix is forbidden.</p></li>
<li><p>Signal ordering in simulation, signal and entity declaration and instantion should be as defined in the first table of this document. This is for easier copy-pasting in text editors.</p></li>
<li><p>All signals of the protocol are synchronized to one clock, which must be common to source and destination.</p></li>
<li><p>Source and destination must share the reset signal. <code class="docutils literal notranslate"><span class="pre">SRC_RDY</span></code> and <code class="docutils literal notranslate"><span class="pre">DST_RDY</span></code> must be 0 during reset.</p></li>
<li><dl class="simple">
<dt>There may be two reasons for <code class="docutils literal notranslate"><span class="pre">SOP=EOP=1</span></code>:</dt><dd><ul>
<li><p>End of packet p1 and start of packet p2. This is when <code class="docutils literal notranslate"><span class="pre">EOP_POS*8</span> <span class="pre">&lt;</span> <span class="pre">SOP_POS*DATA_WIDTH/(2^SOP_POS_WIDTH)</span></code>.</p></li>
<li><p>Start and end of packet p1 in the same word. This is when the above does not apply.</p></li>
</ul>
</dd>
</dl>
</li>
</ul>
</section>
<section id="timing-diagram-example">
<h2>Timing diagram example<a class="headerlink" href="#timing-diagram-example" title="Link to this heading"></a></h2>
<p>Example uses <code class="docutils literal notranslate"><span class="pre">DATA_WIDTH=512</span></code> and <code class="docutils literal notranslate"><span class="pre">SOP_POS_WIDTH=3</span></code>:</p>
<a class="reference internal image-reference" href="../../_images/wave_flu.svg"><img alt="../../_images/wave_flu.svg" class="align-center" src="../../_images/wave_flu.svg" style="width: 100%;" />
</a>
<ul class="simple">
<li><p>Packet A starts in cycle 4. <code class="docutils literal notranslate"><span class="pre">SOP_POS=2</span></code>, therefore the first byte is at <code class="docutils literal notranslate"><span class="pre">SOP_POS*DATA_WIDTH/(2^SOP_POS_WIDTH)</span> <span class="pre">=</span> <span class="pre">2*512/(2^3)</span> <span class="pre">=</span> <span class="pre">128</span></code>. More precisely <code class="docutils literal notranslate"><span class="pre">(135</span> <span class="pre">downto</span> <span class="pre">128)</span></code>. <code class="docutils literal notranslate"><span class="pre">(127</span> <span class="pre">downto</span> <span class="pre">0)</span></code> is unused. 48 bytes are transferred (512-128)/8.</p></li>
<li><p>Packet A continues in cycle 7. 64 bytes are transferred.</p></li>
<li><p>Packet A ends in cycle 8. <code class="docutils literal notranslate"><span class="pre">EOP_POS=0x0C=12</span></code>, therefore the last byte of packet A is at <code class="docutils literal notranslate"><span class="pre">(103</span> <span class="pre">downto</span> <span class="pre">96)</span></code>. 13 bytes of packet A is transferred. Packet A had 48+64+13=125 bytes.</p></li>
<li><p>Packet B also starts in cycle 8. <code class="docutils literal notranslate"><span class="pre">SOP_POS=2</span></code>, therefore the first byte of packet B is at <code class="docutils literal notranslate"><span class="pre">(135</span> <span class="pre">downto</span> <span class="pre">128)</span></code>. 48 bytes of packet B is transferred. <code class="docutils literal notranslate"><span class="pre">(127</span> <span class="pre">downto</span> <span class="pre">104)</span></code> is unused.</p></li>
<li><p>Packet B ends in cycle 11. <code class="docutils literal notranslate"><span class="pre">EOP_POS=0x1F=31</span></code>, therefore the last byte of packet B is at <code class="docutils literal notranslate"><span class="pre">(255</span> <span class="pre">downto</span> <span class="pre">248)</span></code>. 32 bytes is transferred. Packet B had 48+32=80 bytes.</p></li>
<li><p>There is no <code class="docutils literal notranslate"><span class="pre">SOP</span></code> in cycle 11, therefore <code class="docutils literal notranslate"><span class="pre">(511</span> <span class="pre">downto</span> <span class="pre">256)</span></code> is unused.</p></li>
</ul>
</section>
<section id="copy-paste-code-blocks">
<h2>Copy-paste code blocks<a class="headerlink" href="#copy-paste-code-blocks" title="Link to this heading"></a></h2>
<p><strong>Entity</strong></p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Frame Link Unaligned input interface</span>
<span class="n">RX_DATA</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="n">RX_SOP_POS</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">SOP_POS_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="n">RX_EOP_POS</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">log2</span><span class="p">(</span><span class="n">DATA_WIDTH</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="n">RX_SOP</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="n">RX_EOP</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="n">RX_SRC_RDY</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="n">RX_DST_RDY</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="c1">-- Frame Link Unaligned output interface</span>
<span class="n">TX_DATA</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="n">TX_SOP_POS</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">SOP_POS_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="n">TX_EOP_POS</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">log2</span><span class="p">(</span><span class="n">DATA_WIDTH</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="n">TX_SOP</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="n">TX_EOP</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="n">TX_SRC_RDY</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="n">TX_DST_RDY</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
</pre></div>
</div>
<p><strong>Connection</strong></p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="n">RX_DATA</span><span class="w">    </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">_data</span><span class="p">,</span>
<span class="n">RX_SOP_POS</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">_sop_pos</span><span class="p">,</span>
<span class="n">RX_EOP_POS</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">_eop_pos</span><span class="p">,</span>
<span class="n">RX_SOP</span><span class="w">     </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">_sop</span><span class="p">,</span>
<span class="n">RX_EOP</span><span class="w">     </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">_eop</span><span class="p">,</span>
<span class="n">RX_SRC_RDY</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">_src_rdy</span><span class="p">,</span>
<span class="n">RX_DST_RDY</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">_dst_rdy</span><span class="p">,</span>
</pre></div>
</div>
<p><strong>Signals declarations</strong></p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">signal</span><span class="w"> </span><span class="n">_data</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">signal</span><span class="w"> </span><span class="n">_sop_pos</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">SOP_POS_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">signal</span><span class="w"> </span><span class="n">_eop_pos</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">log2</span><span class="p">(</span><span class="n">DATA_WIDTH</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">signal</span><span class="w"> </span><span class="n">_sop</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">signal</span><span class="w"> </span><span class="n">_eop</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">signal</span><span class="w"> </span><span class="n">_src_rdy</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">signal</span><span class="w"> </span><span class="n">_dst_rdy</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>