FIXED: `trueDualPortBlockRam` Haskell/HDL simulation mismatch for port enable.
