
---------- Begin Simulation Statistics ----------
simSeconds                                   0.165446                       # Number of seconds simulated (Second)
simTicks                                 165445535000                       # Number of ticks simulated (Tick)
finalTick                                165445535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    714.22                       # Real time elapsed on the host (Second)
hostTickRate                                231643488                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     668708                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100004730                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   140011                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     140018                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        165445535                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           100004730                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      21592                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.654455                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.604429                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       49996389     49.99%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult            85      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            2      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc           22      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     49.99% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      36892011     36.89%     86.88% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     13116221     13.12%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100004730                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                  607626                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            605025                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               936                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               602778                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  601586                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998022                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     831                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             469                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                245                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              224                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          186                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       48051558                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          48051558                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      48051601                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         48051601                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       743828                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          743828                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       743837                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         743837                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  91185328000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  91185328000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  91185328000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  91185328000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     48795386                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      48795386                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     48795438                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     48795438                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.015244                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.015244                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.015244                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.015244                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 122589.265260                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 122589.265260                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 122587.782001                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 122587.782001                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       371633                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            371633                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       371873                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        371873                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       371873                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       371873                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       371955                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       371955                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       371959                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       371959                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  45708131000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  45708131000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  45708597000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  45708597000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007623                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007623                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007623                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007623                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 122886.185157                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 122886.185157                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 122886.116481                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 122886.116481                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 371703                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           14                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           14                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           14                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     35702440                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        35702440                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           84                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            84                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data      8366000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total      8366000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     35702524                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     35702524                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 99595.238095                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 99595.238095                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            6                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           78                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      7467000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      7467000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 95730.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 95730.769231                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           43                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            43                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            9                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           52                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           52                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.173077                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.173077                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            4                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       466000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       466000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.076923                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data       116500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total       116500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           14                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           14                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           14                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           14                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data     12349118                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       12349118                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       743744                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       743744                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  91176962000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  91176962000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13092862                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13092862                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.056805                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.056805                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 122591.862254                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 122591.862254                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       371867                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       371867                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       371877                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       371877                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  45700664000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  45700664000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.028403                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.028403                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 122891.880918                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 122891.880918                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.870362                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             48423588                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             371959                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             130.185284                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              255000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.870362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          201                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           97962891                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          97962891                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            49675337                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           37096578                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13160980                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        3053019                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3053019                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3053019                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3053019                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          403                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             403                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          403                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            403                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     32955000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     32955000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     32955000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     32955000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3053422                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3053422                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3053422                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3053422                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000132                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000132                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000132                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000132                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 81774.193548                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 81774.193548                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 81774.193548                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 81774.193548                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          288                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               288                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          403                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          403                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     32149000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     32149000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     32149000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     32149000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000132                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000132                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000132                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000132                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79774.193548                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79774.193548                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79774.193548                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79774.193548                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    288                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3053019                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3053019                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          403                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           403                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     32955000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     32955000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3053422                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3053422                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000132                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000132                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 81774.193548                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 81774.193548                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          403                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          403                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     32149000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     32149000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000132                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000132                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79774.193548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79774.193548                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           114.987469                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3053422                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                403                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            7576.729529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              123000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   114.987469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.898340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.898340                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          115                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.898438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            6107247                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           6107247                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100004730                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    96                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    172                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     23                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       195                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   172                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    23                       # number of overall hits (Count)
system.l2.overallHits::total                      195                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  231                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               371936                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  372167                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 231                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              371936                       # number of overall misses (Count)
system.l2.overallMisses::total                 372167                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        26679000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     44592179000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        44618858000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       26679000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    44592179000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       44618858000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                403                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             371959                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                372362                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               403                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            371959                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               372362                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.573201                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999938                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999476                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.573201                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999938                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999476                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 115493.506494                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 119892.075518                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    119889.345375                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 115493.506494                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 119892.075518                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   119889.345375                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               363695                       # number of writebacks (Count)
system.l2.writebacks::total                    363695                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              230                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           371934                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              372164                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             230                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          371934                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             372164                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     21978000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  37153107000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    37175085000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     21978000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  37153107000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   37175085000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.570720                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999933                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999468                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.570720                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999933                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999468                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 95556.521739                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 99891.666263                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 99888.987113                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 95556.521739                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 99891.666263                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 99888.987113                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         363972                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             172                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                172                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           231                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              231                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     26679000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     26679000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          403                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            403                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.573201                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.573201                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 115493.506494                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 115493.506494                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          230                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          230                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     21978000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     21978000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.570720                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.570720                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 95556.521739                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 95556.521739                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           371877                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              371877                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  44585029000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    44585029000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         371877                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            371877                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 119891.870161                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 119891.870161                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       371877                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          371877                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  37147489000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  37147489000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 99891.870161                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 99891.870161                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             23                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                23                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           59                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              59                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      7150000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      7150000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data           82                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total            82                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.719512                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.719512                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 121186.440678                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 121186.440678                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data           57                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           57                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      5618000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      5618000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.695122                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.695122                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 98561.403509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 98561.403509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          258                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              258                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          258                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          258                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       371633                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           371633                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       371633                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       371633                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  8106.452318                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       744307                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     372164                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999944                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      102000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst         4.690815                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      8101.761503                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.988985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.989557                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   22                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  202                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2023                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5945                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6326644                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6326644                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1454780.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1487736.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000889456750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        72738                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        72738                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2266681                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1382023                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      372164                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     363695                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1488656                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1454780                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1488656                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1454780                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  372133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  372133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  372134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  372137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  72739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  72739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  72739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  72739                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  72738                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        72738                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.465946                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     20.004453                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    124.065925                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        72737    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         72738                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        72738                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      20.000014                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     20.000013                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.003708                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20            72737    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         72738                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                95273984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             93105920                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              575863132.23865485                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              562758735.07254219                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  165445232000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     224832.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        58880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     95215104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     93104704                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 355887.513071900059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 575507244.725582957268                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 562751385.221728682518                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1487736                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1454780                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     33173000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  60992731750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3878814494750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36057.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     40997.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2666255.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        58880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     95215104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       95273984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        58880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        58880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     93105920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     93105920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       371934                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          372164                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       363695                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         363695                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         355888                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      575507245                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         575863132                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       355888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        355888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    562758735                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        562758735                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    562758735                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        355888                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     575507245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1138621867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1488656                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1454761                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        92984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        92992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        93028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        93160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        92964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        93020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        92956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        93084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        93100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        93072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        93088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        93204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        92972                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        92996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        92984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        93052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        90888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        90956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        90908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        90904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        90892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        90948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        91008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        91008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        91008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        90961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        90880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             33113604750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7443280000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        61025904750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22243.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           40993.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1338757                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1308636                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.96                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       296023                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   636.364174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   517.104805                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   362.208738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3247      1.10%      1.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3248      1.10%      2.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       120998     40.87%     43.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2274      0.77%     43.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        19828      6.70%     50.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2275      0.77%     51.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        16033      5.42%     56.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3573      1.21%     57.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       124547     42.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       296023                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              95273984                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           93104704                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              575.863132                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              562.751385                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1056648600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       561622050                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5313502320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3796276320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 13059870720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  36645642000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  32671597440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   93105159450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   562.754138                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  83585452750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5524480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  76335602250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1056962760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       561785235                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5315501520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3797576100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 13059870720.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  36660305820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  32659248960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   93111251115                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   562.790958                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  83552744750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5524480000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76368310250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 287                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        363695                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               161                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             371877                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            371877                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            287                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1108184                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1108184                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    188379904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                188379904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             372164                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   372164    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               372164                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          6555140000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6473370000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         736020                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       363856                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                485                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       735328                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          288                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              347                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            371877                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           371877                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            403                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq            82                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1094                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1115621                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1116715                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       176896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190359552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               190536448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          363972                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  93105920                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            736334                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000219                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.014877                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  736174     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     159      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              736334                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 165445535000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3719721000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3627999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        3347632998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        744353                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       371992                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             116                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        51728632                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       113716903                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
