// Seed: 3523939352
module module_0;
  wire id_1 = 1;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
);
  tri0 id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4.id_3 = -1'b0;
endmodule
module module_2 (
    output tri0 id_0
);
  assign id_0 = id_2.id_2;
  tri id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  parameter id_2 = id_1, id_3 = id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
module module_4 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(id_1) 1) id_2 <= id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  assign id_1 = id_3;
endmodule
