Warning (10268): Verilog HDL information at kyogenrv_fpga_avalonmm.sv(38): always construct contains both blocking and non-blocking assignments File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv Line: 38
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: Z:/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv Line: 49
