{"vcs1":{"timestamp_begin":1739184760.838979539, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739184761.182108952, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739184761.494505883, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739184760.608437535}
{"VCS_COMP_START_TIME": 1739184760.608437535}
{"VCS_COMP_END_TIME": 1739184761.714992698}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265364}}
{"vcselab": {"peak_mem": 150344}}
