

================================================================
== Vitis HLS Report for 'DW_conv_1_2_3_12_1_Pipeline_In_Channel'
================================================================
* Date:           Mon Oct 16 16:29:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- In_Channel  |        ?|        ?|        36|         36|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 36, D = 36, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 39 2 
38 --> 
39 --> 38 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add8122 = alloca i32 1"   --->   Operation 40 'alloca' 'add8122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_ch = alloca i32 1"   --->   Operation 41 'alloca' 'in_ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%kernelChannelIdx = alloca i32 1"   --->   Operation 42 'alloca' 'kernelChannelIdx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %kernel"   --->   Operation 43 'read' 'kernel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln63_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sext_ln63"   --->   Operation 44 'read' 'sext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 45 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln62_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sext_ln62"   --->   Operation 46 'read' 'sext_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln64_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln64"   --->   Operation 47 'read' 'bitcast_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln60_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln60"   --->   Operation 48 'read' 'sext_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln63_cast = sext i11 %sext_ln63_read"   --->   Operation 49 'sext' 'sext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln62_cast = sext i17 %sext_ln62_read"   --->   Operation 50 'sext' 'sext_ln62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln60_cast = sext i32 %sext_ln60_read"   --->   Operation 51 'sext' 'sext_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 648, void @empty_48, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %kernelChannelIdx"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sext_ln60_cast, i64 %in_ch"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bitcast_ln64_read, i32 %add8122"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body56"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in_ch_1 = load i64 %in_ch" [DW_conv.cpp:66]   --->   Operation 58 'load' 'in_ch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%kernelChannelIdx_1 = load i64 %kernelChannelIdx" [DW_conv.cpp:63]   --->   Operation 59 'load' 'kernelChannelIdx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.06ns)   --->   "%icmp_ln60 = icmp_slt  i64 %in_ch_1, i64 3" [DW_conv.cpp:60]   --->   Operation 61 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.14ns)   --->   "%add_ln65 = add i64 %kernelChannelIdx_1, i64 1" [DW_conv.cpp:65]   --->   Operation 62 'add' 'add_ln65' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.cond.cleanup55.loopexit.exitStub, void %for.body56.split" [DW_conv.cpp:60]   --->   Operation 63 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = trunc i64 %in_ch_1" [DW_conv.cpp:66]   --->   Operation 64 'trunc' 'empty' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (4.14ns)   --->   "%mul_ln62 = mul i62 %empty, i62 50176" [DW_conv.cpp:62]   --->   Operation 65 'mul' 'mul_ln62' <Predicate = (icmp_ln60)> <Delay = 4.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.12ns)   --->   "%add_ln64_3 = add i62 %sext_ln62_cast, i62 %mul_ln62" [DW_conv.cpp:64]   --->   Operation 66 'add' 'add_ln64_3' <Predicate = (icmp_ln60)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %kernelChannelIdx_1" [DW_conv.cpp:63]   --->   Operation 67 'trunc' 'trunc_ln63' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i64 %kernelChannelIdx_1" [DW_conv.cpp:63]   --->   Operation 68 'trunc' 'trunc_ln63_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i59.i3, i59 %trunc_ln63_1, i3 0" [DW_conv.cpp:63]   --->   Operation 69 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln64_3, i2 0" [DW_conv.cpp:64]   --->   Operation 70 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.14ns)   --->   "%add_ln64 = add i64 %shl_ln3, i64 %in_read" [DW_conv.cpp:64]   --->   Operation 71 'add' 'add_ln64' <Predicate = (icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64, i32 2, i32 63" [DW_conv.cpp:64]   --->   Operation 72 'partselect' 'trunc_ln64_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i62 %trunc_ln64_1" [DW_conv.cpp:64]   --->   Operation 73 'sext' 'sext_ln64' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln64" [DW_conv.cpp:64]   --->   Operation 74 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_4 = add i62 %trunc_ln63, i62 %sext_ln63_cast" [DW_conv.cpp:64]   --->   Operation 75 'add' 'add_ln64_4' <Predicate = (icmp_ln60)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln64_2 = add i62 %add_ln64_4, i62 %shl_ln2" [DW_conv.cpp:64]   --->   Operation 76 'add' 'add_ln64_2' <Predicate = (icmp_ln60)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln64_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln64_2, i2 0" [DW_conv.cpp:64]   --->   Operation 77 'bitconcatenate' 'shl_ln64_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.14ns)   --->   "%add_ln64_1 = add i64 %shl_ln64_1, i64 %kernel_read" [DW_conv.cpp:64]   --->   Operation 78 'add' 'add_ln64_1' <Predicate = (icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln64_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln64_1, i32 2, i32 63" [DW_conv.cpp:64]   --->   Operation 79 'partselect' 'trunc_ln64_2' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln64_1 = sext i62 %trunc_ln64_2" [DW_conv.cpp:64]   --->   Operation 80 'sext' 'sext_ln64_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln64_1" [DW_conv.cpp:64]   --->   Operation 81 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i64 %in_ch_1" [DW_conv.cpp:66]   --->   Operation 82 'trunc' 'trunc_ln66' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.88ns)   --->   "%add_ln66_1 = add i32 %trunc_ln66, i32 1" [DW_conv.cpp:66]   --->   Operation 83 'add' 'add_ln66_1' <Predicate = (icmp_ln60)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [36/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 84 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 85 [7/7] (10.9ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 85 'readreq' 'gmem0_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [7/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 86 'readreq' 'gmem_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 87 [35/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 87 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 88 [6/7] (10.9ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 88 'readreq' 'gmem0_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [6/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 89 'readreq' 'gmem_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [34/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 90 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 91 [5/7] (10.9ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 91 'readreq' 'gmem0_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 92 [5/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 93 [33/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 93 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 94 [4/7] (10.9ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 94 'readreq' 'gmem0_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 95 [4/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 96 [32/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 96 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 97 [3/7] (10.9ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 97 'readreq' 'gmem0_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [3/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 99 [31/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 99 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 100 [2/7] (10.9ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 100 'readreq' 'gmem0_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 101 [2/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [30/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 102 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.9>
ST_9 : Operation 103 [1/7] (10.9ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 103 'readreq' 'gmem0_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [1/7] (10.9ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [DW_conv.cpp:64]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 105 [29/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 105 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 106 [1/1] (10.9ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [DW_conv.cpp:64]   --->   Operation 106 'read' 'gmem0_addr_read' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 107 [1/1] (10.9ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [DW_conv.cpp:64]   --->   Operation 107 'read' 'gmem_addr_read' <Predicate = (icmp_ln60)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 108 [28/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 108 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.90>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %gmem0_addr_read" [DW_conv.cpp:64]   --->   Operation 109 'bitcast' 'bitcast_ln64_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln64_2 = bitcast i32 %gmem_addr_read" [DW_conv.cpp:64]   --->   Operation 110 'bitcast' 'bitcast_ln64_2' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (4.90ns)   --->   "%mul = fmul i32 %bitcast_ln64_1, i32 %bitcast_ln64_2" [DW_conv.cpp:64]   --->   Operation 111 'fmul' 'mul' <Predicate = (icmp_ln60)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [27/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 112 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.90>
ST_12 : Operation 113 [1/2] (4.90ns)   --->   "%mul = fmul i32 %bitcast_ln64_1, i32 %bitcast_ln64_2" [DW_conv.cpp:64]   --->   Operation 113 'fmul' 'mul' <Predicate = (icmp_ln60)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [26/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 114 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 115 [25/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 115 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 116 [24/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 116 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 117 [23/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 117 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 118 [22/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 118 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 119 [21/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 119 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 120 [20/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 120 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 121 [19/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 121 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 122 [18/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 122 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 123 [17/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 123 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 124 [16/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 124 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 125 [15/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 125 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 126 [14/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 126 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 127 [13/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 127 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 128 [12/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 128 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 129 [11/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 129 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 130 [10/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 130 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 131 [9/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 131 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 132 [8/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 132 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 133 [7/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 133 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 134 [6/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 134 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 135 [5/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 135 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 136 [4/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 136 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 137 [3/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 137 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.37>
ST_36 : Operation 138 [1/1] (0.00ns)   --->   "%add8122_load = load i32 %add8122" [DW_conv.cpp:64]   --->   Operation 138 'load' 'add8122_load' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_36 : Operation 139 [2/2] (7.37ns)   --->   "%add = fadd i32 %add8122_load, i32 %mul" [DW_conv.cpp:64]   --->   Operation 139 'fadd' 'add' <Predicate = (icmp_ln60)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 140 [2/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 140 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.76>
ST_37 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [DW_conv.cpp:25]   --->   Operation 141 'specloopname' 'specloopname_ln25' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_37 : Operation 142 [1/2] (7.37ns)   --->   "%add = fadd i32 %add8122_load, i32 %mul" [DW_conv.cpp:64]   --->   Operation 142 'fadd' 'add' <Predicate = (icmp_ln60)> <Delay = 7.37> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 7.37> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 143 [1/1] (1.14ns)   --->   "%add_ln66 = add i64 %in_ch_1, i64 1" [DW_conv.cpp:66]   --->   Operation 143 'add' 'add_ln66' <Predicate = (icmp_ln60)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 144 [1/36] (1.16ns)   --->   "%srem_ln66 = srem i32 %add_ln66_1, i32 3" [DW_conv.cpp:66]   --->   Operation 144 'srem' 'srem_ln66' <Predicate = (icmp_ln60)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i3 %srem_ln66" [DW_conv.cpp:66]   --->   Operation 145 'trunc' 'trunc_ln66_1' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_37 : Operation 146 [1/1] (0.49ns)   --->   "%icmp_ln66 = icmp_eq  i3 %trunc_ln66_1, i3 0" [DW_conv.cpp:66]   --->   Operation 146 'icmp' 'icmp_ln66' <Predicate = (icmp_ln60)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc, void %for.end.loopexit.exitStub" [DW_conv.cpp:66]   --->   Operation 147 'br' 'br_ln66' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_37 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln60 = store i64 %add_ln65, i64 %kernelChannelIdx" [DW_conv.cpp:60]   --->   Operation 148 'store' 'store_ln60' <Predicate = (icmp_ln60 & !icmp_ln66)> <Delay = 0.38>
ST_37 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln60 = store i64 %add_ln66, i64 %in_ch" [DW_conv.cpp:60]   --->   Operation 149 'store' 'store_ln60' <Predicate = (icmp_ln60 & !icmp_ln66)> <Delay = 0.38>
ST_37 : Operation 150 [1/1] (0.38ns)   --->   "%store_ln60 = store i32 %add, i32 %add8122" [DW_conv.cpp:60]   --->   Operation 150 'store' 'store_ln60' <Predicate = (icmp_ln60 & !icmp_ln66)> <Delay = 0.38>
ST_37 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body56" [DW_conv.cpp:60]   --->   Operation 151 'br' 'br_ln60' <Predicate = (icmp_ln60 & !icmp_ln66)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 0.38>
ST_38 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add8122_out, i32 %add8122_load" [DW_conv.cpp:64]   --->   Operation 152 'write' 'write_ln64' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_38 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_out, i32 %add" [DW_conv.cpp:64]   --->   Operation 153 'write' 'write_ln64' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_38 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 154 'br' 'br_ln0' <Predicate = (icmp_ln60)> <Delay = 0.38>
ST_38 : Operation 155 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.cond.cleanup55.loopexit.exitStub, i1 0, void %for.end.loopexit.exitStub"   --->   Operation 155 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 39 <SV = 2> <Delay = 0.38>
ST_39 : Operation 157 [1/1] (0.00ns)   --->   "%add8122_load_1 = load i32 %add8122"   --->   Operation 157 'load' 'add8122_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add8122_out, i32 %add8122_load_1"   --->   Operation 158 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 159 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 159 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 4.05ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('kernelChannelIdx') [13]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'kernelChannelIdx' [25]  (0.387 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'load' operation ('in_ch', DW_conv.cpp:66) on local variable 'in_ch' [30]  (0 ns)
	'mul' operation ('mul_ln62', DW_conv.cpp:62) [40]  (4.14 ns)
	'add' operation ('add_ln64_3', DW_conv.cpp:64) [41]  (1.12 ns)
	'add' operation ('add_ln64', DW_conv.cpp:64) [46]  (1.15 ns)

 <State 3>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [50]  (10.9 ns)

 <State 4>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [50]  (10.9 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [50]  (10.9 ns)

 <State 6>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [50]  (10.9 ns)

 <State 7>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [50]  (10.9 ns)

 <State 8>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [50]  (10.9 ns)

 <State 9>: 10.9ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [50]  (10.9 ns)

 <State 10>: 10.9ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', DW_conv.cpp:64) on port 'gmem0' (DW_conv.cpp:64) [51]  (10.9 ns)

 <State 11>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', DW_conv.cpp:64) [63]  (4.9 ns)

 <State 12>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', DW_conv.cpp:64) [63]  (4.9 ns)

 <State 13>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 14>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 15>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 16>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 17>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 18>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 19>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 20>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 21>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 22>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 23>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 24>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 25>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 26>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 27>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 28>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 29>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 30>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 31>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 32>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 33>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 34>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 35>: 1.17ns
The critical path consists of the following:
	'srem' operation ('srem_ln66', DW_conv.cpp:66) [68]  (1.17 ns)

 <State 36>: 7.38ns
The critical path consists of the following:
	'load' operation ('add8122_load', DW_conv.cpp:64) on local variable 'add8122' [37]  (0 ns)
	'fadd' operation ('add', DW_conv.cpp:64) [64]  (7.38 ns)

 <State 37>: 7.77ns
The critical path consists of the following:
	'fadd' operation ('add', DW_conv.cpp:64) [64]  (7.38 ns)
	'store' operation ('store_ln60', DW_conv.cpp:60) of variable 'add', DW_conv.cpp:64 on local variable 'add8122' [75]  (0.387 ns)

 <State 38>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [86]  (0.387 ns)
	'phi' operation ('UnifiedRetVal') [86]  (0 ns)

 <State 39>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [86]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
