
MIDI-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000963c  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080097f8  080097f8  0000a7f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800997c  0800997c  0000b024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800997c  0800997c  0000a97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009984  08009984  0000b024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009984  08009984  0000a984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009988  08009988  0000a988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20040000  0800998c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20040024  080099b0  0000b024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200402a4  080099b0  0000b2a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b171  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037b7  00000000  00000000  000261c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00029980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f7  00000000  00000000  0002b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cf96  00000000  00000000  0002c287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d725  00000000  00000000  0005921d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d98f  00000000  00000000  00076942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001842d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006148  00000000  00000000  00184314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0018a45c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040024 	.word	0x20040024
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080097e0 	.word	0x080097e0

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040028 	.word	0x20040028
 80001f8:	080097e0 	.word	0x080097e0

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <MIDI_Play>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

char MIDI_Play() {
 8000528:	b590      	push	{r4, r7, lr}
 800052a:	b095      	sub	sp, #84	@ 0x54
 800052c:	af00      	add	r7, sp, #0

	char keyPressed;
	// Row pins
	GPIO_TypeDef* ROW_PORT[4] = {Row_1_GPIO_Port, Row_2_GPIO_Port, Row_3_GPIO_Port, Row_4_GPIO_Port};
 800052e:	4b99      	ldr	r3, [pc, #612]	@ (8000794 <MIDI_Play+0x26c>)
 8000530:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000534:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000536:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t      ROW_PIN[4]  = {Row_1_Pin,       Row_2_Pin,       Row_3_Pin,       Row_4_Pin};
 800053a:	4a97      	ldr	r2, [pc, #604]	@ (8000798 <MIDI_Play+0x270>)
 800053c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000540:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000544:	e883 0003 	stmia.w	r3, {r0, r1}

	// Col pins
	GPIO_TypeDef* COL_PORT[4] = {Col_1_GPIO_Port, Col_2_GPIO_Port, Col_3_GPIO_Port, Col_4_GPIO_Port};
 8000548:	4b94      	ldr	r3, [pc, #592]	@ (800079c <MIDI_Play+0x274>)
 800054a:	f107 0418 	add.w	r4, r7, #24
 800054e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000550:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t     COL_PIN[4]  = {Col_1_Pin,       Col_2_Pin,       Col_3_Pin,       Col_4_Pin};
 8000554:	4a92      	ldr	r2, [pc, #584]	@ (80007a0 <MIDI_Play+0x278>)
 8000556:	f107 0310 	add.w	r3, r7, #16
 800055a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800055e:	e883 0003 	stmia.w	r3, {r0, r1}

	// Key map (customize to your keypad)
	char KEY_MAP[4][4] =
 8000562:	4b90      	ldr	r3, [pc, #576]	@ (80007a4 <MIDI_Play+0x27c>)
 8000564:	463c      	mov	r4, r7
 8000566:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000568:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    {'4','5','6','B'},
	    {'7','8','9','C'},
	    {'*','0','#','D'}
	};

	for (int c = 0; c < 4; c++)
 800056c:	2300      	movs	r3, #0
 800056e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000570:	e06a      	b.n	8000648 <MIDI_Play+0x120>
	{
		// Drive all columns HIGH
		for (int i = 0; i < 4; i++)
 8000572:	2300      	movs	r3, #0
 8000574:	647b      	str	r3, [r7, #68]	@ 0x44
 8000576:	e012      	b.n	800059e <MIDI_Play+0x76>
			HAL_GPIO_WritePin(COL_PORT[i], COL_PIN[i], GPIO_PIN_SET);
 8000578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	3350      	adds	r3, #80	@ 0x50
 800057e:	443b      	add	r3, r7
 8000580:	f853 0c38 	ldr.w	r0, [r3, #-56]
 8000584:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	3350      	adds	r3, #80	@ 0x50
 800058a:	443b      	add	r3, r7
 800058c:	f833 3c40 	ldrh.w	r3, [r3, #-64]
 8000590:	2201      	movs	r2, #1
 8000592:	4619      	mov	r1, r3
 8000594:	f002 f97e 	bl	8002894 <HAL_GPIO_WritePin>
		for (int i = 0; i < 4; i++)
 8000598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800059a:	3301      	adds	r3, #1
 800059c:	647b      	str	r3, [r7, #68]	@ 0x44
 800059e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80005a0:	2b03      	cmp	r3, #3
 80005a2:	dde9      	ble.n	8000578 <MIDI_Play+0x50>

		// Drive only this column LOW
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 80005a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	3350      	adds	r3, #80	@ 0x50
 80005aa:	443b      	add	r3, r7
 80005ac:	f853 0c38 	ldr.w	r0, [r3, #-56]
 80005b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80005b2:	005b      	lsls	r3, r3, #1
 80005b4:	3350      	adds	r3, #80	@ 0x50
 80005b6:	443b      	add	r3, r7
 80005b8:	f833 3c40 	ldrh.w	r3, [r3, #-64]
 80005bc:	2200      	movs	r2, #0
 80005be:	4619      	mov	r1, r3
 80005c0:	f002 f968 	bl	8002894 <HAL_GPIO_WritePin>

		HAL_Delay(1); // settle time
 80005c4:	2001      	movs	r0, #1
 80005c6:	f001 f875 	bl	80016b4 <HAL_Delay>

		// Read each row
		for (int r = 0; r < 4; r++)
 80005ca:	2300      	movs	r3, #0
 80005cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80005ce:	e035      	b.n	800063c <MIDI_Play+0x114>
		{
			if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 80005d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	3350      	adds	r3, #80	@ 0x50
 80005d6:	443b      	add	r3, r7
 80005d8:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80005dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	3350      	adds	r3, #80	@ 0x50
 80005e2:	443b      	add	r3, r7
 80005e4:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 80005e8:	4619      	mov	r1, r3
 80005ea:	4610      	mov	r0, r2
 80005ec:	f002 f93a 	bl	8002864 <HAL_GPIO_ReadPin>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d11f      	bne.n	8000636 <MIDI_Play+0x10e>
			{
				HAL_Delay(20);   // debounce
 80005f6:	2014      	movs	r0, #20
 80005f8:	f001 f85c 	bl	80016b4 <HAL_Delay>
				if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 80005fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80005fe:	009b      	lsls	r3, r3, #2
 8000600:	3350      	adds	r3, #80	@ 0x50
 8000602:	443b      	add	r3, r7
 8000604:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8000608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	3350      	adds	r3, #80	@ 0x50
 800060e:	443b      	add	r3, r7
 8000610:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8000614:	4619      	mov	r1, r3
 8000616:	4610      	mov	r0, r2
 8000618:	f002 f924 	bl	8002864 <HAL_GPIO_ReadPin>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d109      	bne.n	8000636 <MIDI_Play+0x10e>
					keyPressed = KEY_MAP[r][c];
 8000622:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	3350      	adds	r3, #80	@ 0x50
 8000628:	19da      	adds	r2, r3, r7
 800062a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800062c:	4413      	add	r3, r2
 800062e:	3b50      	subs	r3, #80	@ 0x50
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		for (int r = 0; r < 4; r++)
 8000636:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000638:	3301      	adds	r3, #1
 800063a:	643b      	str	r3, [r7, #64]	@ 0x40
 800063c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800063e:	2b03      	cmp	r3, #3
 8000640:	ddc6      	ble.n	80005d0 <MIDI_Play+0xa8>
	for (int c = 0; c < 4; c++)
 8000642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000644:	3301      	adds	r3, #1
 8000646:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000648:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800064a:	2b03      	cmp	r3, #3
 800064c:	dd91      	ble.n	8000572 <MIDI_Play+0x4a>
			}
		}
	}

    switch(keyPressed) {
 800064e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000652:	3b23      	subs	r3, #35	@ 0x23
 8000654:	2b21      	cmp	r3, #33	@ 0x21
 8000656:	f200 8097 	bhi.w	8000788 <MIDI_Play+0x260>
 800065a:	a201      	add	r2, pc, #4	@ (adr r2, 8000660 <MIDI_Play+0x138>)
 800065c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000660:	08000775 	.word	0x08000775
 8000664:	08000789 	.word	0x08000789
 8000668:	08000789 	.word	0x08000789
 800066c:	08000789 	.word	0x08000789
 8000670:	08000789 	.word	0x08000789
 8000674:	08000789 	.word	0x08000789
 8000678:	08000789 	.word	0x08000789
 800067c:	08000761 	.word	0x08000761
 8000680:	08000789 	.word	0x08000789
 8000684:	08000789 	.word	0x08000789
 8000688:	08000789 	.word	0x08000789
 800068c:	08000789 	.word	0x08000789
 8000690:	08000789 	.word	0x08000789
 8000694:	0800076b 	.word	0x0800076b
 8000698:	080006e9 	.word	0x080006e9
 800069c:	080006f3 	.word	0x080006f3
 80006a0:	080006fd 	.word	0x080006fd
 80006a4:	08000711 	.word	0x08000711
 80006a8:	0800071b 	.word	0x0800071b
 80006ac:	08000725 	.word	0x08000725
 80006b0:	08000739 	.word	0x08000739
 80006b4:	08000743 	.word	0x08000743
 80006b8:	0800074d 	.word	0x0800074d
 80006bc:	08000789 	.word	0x08000789
 80006c0:	08000789 	.word	0x08000789
 80006c4:	08000789 	.word	0x08000789
 80006c8:	08000789 	.word	0x08000789
 80006cc:	08000789 	.word	0x08000789
 80006d0:	08000789 	.word	0x08000789
 80006d4:	08000789 	.word	0x08000789
 80006d8:	08000707 	.word	0x08000707
 80006dc:	0800072f 	.word	0x0800072f
 80006e0:	08000757 	.word	0x08000757
 80006e4:	0800077f 	.word	0x0800077f
    	case '1':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 80006e8:	4a2f      	ldr	r2, [pc, #188]	@ (80007a8 <MIDI_Play+0x280>)
 80006ea:	4930      	ldr	r1, [pc, #192]	@ (80007ac <MIDI_Play+0x284>)
 80006ec:	4830      	ldr	r0, [pc, #192]	@ (80007b0 <MIDI_Play+0x288>)
 80006ee:	f000 fc47 	bl	8000f80 <play_sound_byte>
    	case '2':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 80006f2:	4a2d      	ldr	r2, [pc, #180]	@ (80007a8 <MIDI_Play+0x280>)
 80006f4:	492d      	ldr	r1, [pc, #180]	@ (80007ac <MIDI_Play+0x284>)
 80006f6:	482e      	ldr	r0, [pc, #184]	@ (80007b0 <MIDI_Play+0x288>)
 80006f8:	f000 fc42 	bl	8000f80 <play_sound_byte>
    	case '3':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 80006fc:	4a2a      	ldr	r2, [pc, #168]	@ (80007a8 <MIDI_Play+0x280>)
 80006fe:	492b      	ldr	r1, [pc, #172]	@ (80007ac <MIDI_Play+0x284>)
 8000700:	482b      	ldr	r0, [pc, #172]	@ (80007b0 <MIDI_Play+0x288>)
 8000702:	f000 fc3d 	bl	8000f80 <play_sound_byte>
    	case 'A':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000706:	4a28      	ldr	r2, [pc, #160]	@ (80007a8 <MIDI_Play+0x280>)
 8000708:	4928      	ldr	r1, [pc, #160]	@ (80007ac <MIDI_Play+0x284>)
 800070a:	4829      	ldr	r0, [pc, #164]	@ (80007b0 <MIDI_Play+0x288>)
 800070c:	f000 fc38 	bl	8000f80 <play_sound_byte>
    	case '4':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000710:	4a25      	ldr	r2, [pc, #148]	@ (80007a8 <MIDI_Play+0x280>)
 8000712:	4926      	ldr	r1, [pc, #152]	@ (80007ac <MIDI_Play+0x284>)
 8000714:	4826      	ldr	r0, [pc, #152]	@ (80007b0 <MIDI_Play+0x288>)
 8000716:	f000 fc33 	bl	8000f80 <play_sound_byte>
    	case '5':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800071a:	4a23      	ldr	r2, [pc, #140]	@ (80007a8 <MIDI_Play+0x280>)
 800071c:	4923      	ldr	r1, [pc, #140]	@ (80007ac <MIDI_Play+0x284>)
 800071e:	4824      	ldr	r0, [pc, #144]	@ (80007b0 <MIDI_Play+0x288>)
 8000720:	f000 fc2e 	bl	8000f80 <play_sound_byte>
    	case '6':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000724:	4a20      	ldr	r2, [pc, #128]	@ (80007a8 <MIDI_Play+0x280>)
 8000726:	4921      	ldr	r1, [pc, #132]	@ (80007ac <MIDI_Play+0x284>)
 8000728:	4821      	ldr	r0, [pc, #132]	@ (80007b0 <MIDI_Play+0x288>)
 800072a:	f000 fc29 	bl	8000f80 <play_sound_byte>
    	case 'B':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800072e:	4a1e      	ldr	r2, [pc, #120]	@ (80007a8 <MIDI_Play+0x280>)
 8000730:	491e      	ldr	r1, [pc, #120]	@ (80007ac <MIDI_Play+0x284>)
 8000732:	481f      	ldr	r0, [pc, #124]	@ (80007b0 <MIDI_Play+0x288>)
 8000734:	f000 fc24 	bl	8000f80 <play_sound_byte>
    	case '7':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000738:	4a1b      	ldr	r2, [pc, #108]	@ (80007a8 <MIDI_Play+0x280>)
 800073a:	491c      	ldr	r1, [pc, #112]	@ (80007ac <MIDI_Play+0x284>)
 800073c:	481c      	ldr	r0, [pc, #112]	@ (80007b0 <MIDI_Play+0x288>)
 800073e:	f000 fc1f 	bl	8000f80 <play_sound_byte>
    	case '8':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000742:	4a19      	ldr	r2, [pc, #100]	@ (80007a8 <MIDI_Play+0x280>)
 8000744:	4919      	ldr	r1, [pc, #100]	@ (80007ac <MIDI_Play+0x284>)
 8000746:	481a      	ldr	r0, [pc, #104]	@ (80007b0 <MIDI_Play+0x288>)
 8000748:	f000 fc1a 	bl	8000f80 <play_sound_byte>
    	case '9':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800074c:	4a16      	ldr	r2, [pc, #88]	@ (80007a8 <MIDI_Play+0x280>)
 800074e:	4917      	ldr	r1, [pc, #92]	@ (80007ac <MIDI_Play+0x284>)
 8000750:	4817      	ldr	r0, [pc, #92]	@ (80007b0 <MIDI_Play+0x288>)
 8000752:	f000 fc15 	bl	8000f80 <play_sound_byte>
    	case 'C':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000756:	4a14      	ldr	r2, [pc, #80]	@ (80007a8 <MIDI_Play+0x280>)
 8000758:	4914      	ldr	r1, [pc, #80]	@ (80007ac <MIDI_Play+0x284>)
 800075a:	4815      	ldr	r0, [pc, #84]	@ (80007b0 <MIDI_Play+0x288>)
 800075c:	f000 fc10 	bl	8000f80 <play_sound_byte>
    	case '*':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000760:	4a11      	ldr	r2, [pc, #68]	@ (80007a8 <MIDI_Play+0x280>)
 8000762:	4912      	ldr	r1, [pc, #72]	@ (80007ac <MIDI_Play+0x284>)
 8000764:	4812      	ldr	r0, [pc, #72]	@ (80007b0 <MIDI_Play+0x288>)
 8000766:	f000 fc0b 	bl	8000f80 <play_sound_byte>
    	case '0':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800076a:	4a0f      	ldr	r2, [pc, #60]	@ (80007a8 <MIDI_Play+0x280>)
 800076c:	490f      	ldr	r1, [pc, #60]	@ (80007ac <MIDI_Play+0x284>)
 800076e:	4810      	ldr	r0, [pc, #64]	@ (80007b0 <MIDI_Play+0x288>)
 8000770:	f000 fc06 	bl	8000f80 <play_sound_byte>
    	case '#':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 8000774:	4a0c      	ldr	r2, [pc, #48]	@ (80007a8 <MIDI_Play+0x280>)
 8000776:	490d      	ldr	r1, [pc, #52]	@ (80007ac <MIDI_Play+0x284>)
 8000778:	480d      	ldr	r0, [pc, #52]	@ (80007b0 <MIDI_Play+0x288>)
 800077a:	f000 fc01 	bl	8000f80 <play_sound_byte>
    	case 'D':
    		play_sound_byte("boom.raw", &hdac1, &htim2);
 800077e:	4a0a      	ldr	r2, [pc, #40]	@ (80007a8 <MIDI_Play+0x280>)
 8000780:	490a      	ldr	r1, [pc, #40]	@ (80007ac <MIDI_Play+0x284>)
 8000782:	480b      	ldr	r0, [pc, #44]	@ (80007b0 <MIDI_Play+0x288>)
 8000784:	f000 fbfc 	bl	8000f80 <play_sound_byte>
    }

    return 0; // no key pressed
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	3754      	adds	r7, #84	@ 0x54
 800078e:	46bd      	mov	sp, r7
 8000790:	bd90      	pop	{r4, r7, pc}
 8000792:	bf00      	nop
 8000794:	08009804 	.word	0x08009804
 8000798:	08009814 	.word	0x08009814
 800079c:	0800981c 	.word	0x0800981c
 80007a0:	0800982c 	.word	0x0800982c
 80007a4:	08009834 	.word	0x08009834
 80007a8:	2004020c 	.word	0x2004020c
 80007ac:	20040040 	.word	0x20040040
 80007b0:	080097f8 	.word	0x080097f8

080007b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b8:	f000 ff07 	bl	80015ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007bc:	f000 f811 	bl	80007e2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c0:	f000 f99e 	bl	8000b00 <MX_GPIO_Init>
  MX_DMA_Init();
 80007c4:	f000 f96a 	bl	8000a9c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80007c8:	f000 f890 	bl	80008ec <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 80007cc:	f000 f85a 	bl	8000884 <MX_DAC1_Init>
  MX_TIM2_Init();
 80007d0:	f000 f916 	bl	8000a00 <MX_TIM2_Init>
  MX_SPI2_Init();
 80007d4:	f000 f8d6 	bl	8000984 <MX_SPI2_Init>
  MX_FATFS_Init();
 80007d8:	f006 f856 	bl	8006888 <MX_FATFS_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MIDI_Play();
 80007dc:	f7ff fea4 	bl	8000528 <MIDI_Play>
 80007e0:	e7fc      	b.n	80007dc <main+0x28>

080007e2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b096      	sub	sp, #88	@ 0x58
 80007e6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	2244      	movs	r2, #68	@ 0x44
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f008 ffc8 	bl	8009786 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f6:	463b      	mov	r3, r7
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000804:	2000      	movs	r0, #0
 8000806:	f002 f87d 	bl	8002904 <HAL_PWREx_ControlVoltageScaling>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000810:	f000 fbb0 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000814:	2310      	movs	r3, #16
 8000816:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000818:	2301      	movs	r3, #1
 800081a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000820:	2360      	movs	r3, #96	@ 0x60
 8000822:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000824:	2302      	movs	r3, #2
 8000826:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000828:	2301      	movs	r3, #1
 800082a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800082c:	2301      	movs	r3, #1
 800082e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000830:	233c      	movs	r3, #60	@ 0x3c
 8000832:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000834:	2302      	movs	r3, #2
 8000836:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000838:	2302      	movs	r3, #2
 800083a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800083c:	2302      	movs	r3, #2
 800083e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000840:	f107 0314 	add.w	r3, r7, #20
 8000844:	4618      	mov	r0, r3
 8000846:	f002 f911 	bl	8002a6c <HAL_RCC_OscConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000850:	f000 fb90 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	230f      	movs	r3, #15
 8000856:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000858:	2303      	movs	r3, #3
 800085a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000864:	2300      	movs	r3, #0
 8000866:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000868:	463b      	mov	r3, r7
 800086a:	2105      	movs	r1, #5
 800086c:	4618      	mov	r0, r3
 800086e:	f002 fd17 	bl	80032a0 <HAL_RCC_ClockConfig>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000878:	f000 fb7c 	bl	8000f74 <Error_Handler>
  }
}
 800087c:	bf00      	nop
 800087e:	3758      	adds	r7, #88	@ 0x58
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b08a      	sub	sp, #40	@ 0x28
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800088a:	463b      	mov	r3, r7
 800088c:	2228      	movs	r2, #40	@ 0x28
 800088e:	2100      	movs	r1, #0
 8000890:	4618      	mov	r0, r3
 8000892:	f008 ff78 	bl	8009786 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000896:	4b13      	ldr	r3, [pc, #76]	@ (80008e4 <MX_DAC1_Init+0x60>)
 8000898:	4a13      	ldr	r2, [pc, #76]	@ (80008e8 <MX_DAC1_Init+0x64>)
 800089a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800089c:	4811      	ldr	r0, [pc, #68]	@ (80008e4 <MX_DAC1_Init+0x60>)
 800089e:	f001 f83e 	bl	800191e <HAL_DAC_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80008a8:	f000 fb64 	bl	8000f74 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80008ac:	2300      	movs	r3, #0
 80008ae:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80008b0:	230a      	movs	r3, #10
 80008b2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80008b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008b8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80008be:	2300      	movs	r3, #0
 80008c0:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80008c2:	2300      	movs	r3, #0
 80008c4:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80008c6:	463b      	mov	r3, r7
 80008c8:	2200      	movs	r2, #0
 80008ca:	4619      	mov	r1, r3
 80008cc:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_DAC1_Init+0x60>)
 80008ce:	f001 f933 	bl	8001b38 <HAL_DAC_ConfigChannel>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80008d8:	f000 fb4c 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80008dc:	bf00      	nop
 80008de:	3728      	adds	r7, #40	@ 0x28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	20040040 	.word	0x20040040
 80008e8:	40007400 	.word	0x40007400

080008ec <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80008f0:	4b22      	ldr	r3, [pc, #136]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 80008f2:	4a23      	ldr	r2, [pc, #140]	@ (8000980 <MX_LPUART1_UART_Init+0x94>)
 80008f4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 460800;
 80008f6:	4b21      	ldr	r3, [pc, #132]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 80008f8:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80008fc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008fe:	4b1f      	ldr	r3, [pc, #124]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000904:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000906:	2200      	movs	r2, #0
 8000908:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800090a:	4b1c      	ldr	r3, [pc, #112]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 800090c:	2200      	movs	r2, #0
 800090e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000910:	4b1a      	ldr	r3, [pc, #104]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000912:	220c      	movs	r2, #12
 8000914:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000916:	4b19      	ldr	r3, [pc, #100]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000918:	2200      	movs	r2, #0
 800091a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091c:	4b17      	ldr	r3, [pc, #92]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 800091e:	2200      	movs	r2, #0
 8000920:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000922:	4b16      	ldr	r3, [pc, #88]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000924:	2200      	movs	r2, #0
 8000926:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000928:	4b14      	ldr	r3, [pc, #80]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 800092a:	2200      	movs	r2, #0
 800092c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800092e:	4b13      	ldr	r3, [pc, #76]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000930:	2200      	movs	r2, #0
 8000932:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000934:	4811      	ldr	r0, [pc, #68]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000936:	f004 fd77 	bl	8005428 <HAL_UART_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000940:	f000 fb18 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000944:	2100      	movs	r1, #0
 8000946:	480d      	ldr	r0, [pc, #52]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 8000948:	f005 fed3 	bl	80066f2 <HAL_UARTEx_SetTxFifoThreshold>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000952:	f000 fb0f 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000956:	2100      	movs	r1, #0
 8000958:	4808      	ldr	r0, [pc, #32]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 800095a:	f005 ff08 	bl	800676e <HAL_UARTEx_SetRxFifoThreshold>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000964:	f000 fb06 	bl	8000f74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000968:	4804      	ldr	r0, [pc, #16]	@ (800097c <MX_LPUART1_UART_Init+0x90>)
 800096a:	f005 fe89 	bl	8006680 <HAL_UARTEx_DisableFifoMode>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000974:	f000 fafe 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}
 800097c:	200400b4 	.word	0x200400b4
 8000980:	40008000 	.word	0x40008000

08000984 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000988:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <MX_SPI2_Init+0x74>)
 800098a:	4a1c      	ldr	r2, [pc, #112]	@ (80009fc <MX_SPI2_Init+0x78>)
 800098c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800098e:	4b1a      	ldr	r3, [pc, #104]	@ (80009f8 <MX_SPI2_Init+0x74>)
 8000990:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000994:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000996:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_SPI2_Init+0x74>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800099c:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <MX_SPI2_Init+0x74>)
 800099e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80009a2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009a4:	4b14      	ldr	r3, [pc, #80]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009aa:	4b13      	ldr	r3, [pc, #76]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009b6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009ba:	2218      	movs	r2, #24
 80009bc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009be:	4b0e      	ldr	r3, [pc, #56]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009d0:	4b09      	ldr	r3, [pc, #36]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009d2:	2207      	movs	r2, #7
 80009d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009d8:	2200      	movs	r2, #0
 80009da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009de:	2208      	movs	r2, #8
 80009e0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MX_SPI2_Init+0x74>)
 80009e4:	f003 fc32 	bl	800424c <HAL_SPI_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80009ee:	f000 fac1 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200401a8 	.word	0x200401a8
 80009fc:	40003800 	.word	0x40003800

08000a00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b088      	sub	sp, #32
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a06:	f107 0310 	add.w	r3, r7, #16
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a24:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a26:	4b1c      	ldr	r3, [pc, #112]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2499;
 8000a32:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a34:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000a38:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a3a:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a40:	4b15      	ldr	r3, [pc, #84]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a46:	4814      	ldr	r0, [pc, #80]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a48:	f004 f99c 	bl	8004d84 <HAL_TIM_Base_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000a52:	f000 fa8f 	bl	8000f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a5c:	f107 0310 	add.w	r3, r7, #16
 8000a60:	4619      	mov	r1, r3
 8000a62:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a64:	f004 fa4e 	bl	8004f04 <HAL_TIM_ConfigClockSource>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000a6e:	f000 fa81 	bl	8000f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a72:	2320      	movs	r3, #32
 8000a74:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4806      	ldr	r0, [pc, #24]	@ (8000a98 <MX_TIM2_Init+0x98>)
 8000a80:	f004 fc4a 	bl	8005318 <HAL_TIMEx_MasterConfigSynchronization>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000a8a:	f000 fa73 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a8e:	bf00      	nop
 8000a90:	3720      	adds	r7, #32
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	2004020c 	.word	0x2004020c

08000a9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000aa2:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <MX_DMA_Init+0x60>)
 8000aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000aa6:	4a15      	ldr	r2, [pc, #84]	@ (8000afc <MX_DMA_Init+0x60>)
 8000aa8:	f043 0304 	orr.w	r3, r3, #4
 8000aac:	6493      	str	r3, [r2, #72]	@ 0x48
 8000aae:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <MX_DMA_Init+0x60>)
 8000ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ab2:	f003 0304 	and.w	r3, r3, #4
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aba:	4b10      	ldr	r3, [pc, #64]	@ (8000afc <MX_DMA_Init+0x60>)
 8000abc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000abe:	4a0f      	ldr	r2, [pc, #60]	@ (8000afc <MX_DMA_Init+0x60>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	6493      	str	r3, [r2, #72]	@ 0x48
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8000afc <MX_DMA_Init+0x60>)
 8000ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	200b      	movs	r0, #11
 8000ad8:	f000 feeb 	bl	80018b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000adc:	200b      	movs	r0, #11
 8000ade:	f000 ff04 	bl	80018ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	200c      	movs	r0, #12
 8000ae8:	f000 fee3 	bl	80018b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000aec:	200c      	movs	r0, #12
 8000aee:	f000 fefc 	bl	80018ea <HAL_NVIC_EnableIRQ>

}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40021000 	.word	0x40021000

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08e      	sub	sp, #56	@ 0x38
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b16:	4bb3      	ldr	r3, [pc, #716]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1a:	4ab2      	ldr	r2, [pc, #712]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b1c:	f043 0310 	orr.w	r3, r3, #16
 8000b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b22:	4bb0      	ldr	r3, [pc, #704]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b26:	f003 0310 	and.w	r3, r3, #16
 8000b2a:	623b      	str	r3, [r7, #32]
 8000b2c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	4bad      	ldr	r3, [pc, #692]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b32:	4aac      	ldr	r2, [pc, #688]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b34:	f043 0304 	orr.w	r3, r3, #4
 8000b38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b3a:	4baa      	ldr	r3, [pc, #680]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	61fb      	str	r3, [r7, #28]
 8000b44:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b46:	4ba7      	ldr	r3, [pc, #668]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4a:	4aa6      	ldr	r2, [pc, #664]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b4c:	f043 0320 	orr.w	r3, r3, #32
 8000b50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b52:	4ba4      	ldr	r3, [pc, #656]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b56:	f003 0320 	and.w	r3, r3, #32
 8000b5a:	61bb      	str	r3, [r7, #24]
 8000b5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b5e:	4ba1      	ldr	r3, [pc, #644]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b62:	4aa0      	ldr	r2, [pc, #640]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b6a:	4b9e      	ldr	r3, [pc, #632]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b76:	4b9b      	ldr	r3, [pc, #620]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7a:	4a9a      	ldr	r2, [pc, #616]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b82:	4b98      	ldr	r3, [pc, #608]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b8e:	4b95      	ldr	r3, [pc, #596]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b92:	4a94      	ldr	r2, [pc, #592]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b94:	f043 0302 	orr.w	r3, r3, #2
 8000b98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b9a:	4b92      	ldr	r3, [pc, #584]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9e:	f003 0302 	and.w	r3, r3, #2
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ba6:	4b8f      	ldr	r3, [pc, #572]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000baa:	4a8e      	ldr	r2, [pc, #568]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000bac:	f043 0308 	orr.w	r3, r3, #8
 8000bb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb2:	4b8c      	ldr	r3, [pc, #560]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb6:	f003 0308 	and.w	r3, r3, #8
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bbe:	4b89      	ldr	r3, [pc, #548]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc2:	4a88      	ldr	r2, [pc, #544]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000bc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bca:	4b86      	ldr	r3, [pc, #536]	@ (8000de4 <MX_GPIO_Init+0x2e4>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bd2:	607b      	str	r3, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000bd6:	f001 ff39 	bl	8002a4c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Col_4_Pin|Col_3_Pin|Col_2_Pin, GPIO_PIN_SET);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	2107      	movs	r1, #7
 8000bde:	4882      	ldr	r0, [pc, #520]	@ (8000de8 <MX_GPIO_Init+0x2e8>)
 8000be0:	f001 fe58 	bl	8002894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bea:	4880      	ldr	r0, [pc, #512]	@ (8000dec <MX_GPIO_Init+0x2ec>)
 8000bec:	f001 fe52 	bl	8002894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Col_1_GPIO_Port, Col_1_Pin, GPIO_PIN_SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2140      	movs	r1, #64	@ 0x40
 8000bf4:	487d      	ldr	r0, [pc, #500]	@ (8000dec <MX_GPIO_Init+0x2ec>)
 8000bf6:	f001 fe4d 	bl	8002894 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bfa:	230c      	movs	r3, #12
 8000bfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000c0a:	230d      	movs	r3, #13
 8000c0c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c12:	4619      	mov	r1, r3
 8000c14:	4876      	ldr	r0, [pc, #472]	@ (8000df0 <MX_GPIO_Init+0x2f0>)
 8000c16:	f001 fc93 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col_4_Pin Col_3_Pin Col_2_Pin */
  GPIO_InitStruct.Pin = Col_4_Pin|Col_3_Pin|Col_2_Pin;
 8000c1a:	2307      	movs	r3, #7
 8000c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c26:	2300      	movs	r3, #0
 8000c28:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c2e:	4619      	mov	r1, r3
 8000c30:	486d      	ldr	r0, [pc, #436]	@ (8000de8 <MX_GPIO_Init+0x2e8>)
 8000c32:	f001 fc85 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c36:	2380      	movs	r3, #128	@ 0x80
 8000c38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	2300      	movs	r3, #0
 8000c44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000c46:	230d      	movs	r3, #13
 8000c48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4865      	ldr	r0, [pc, #404]	@ (8000de8 <MX_GPIO_Init+0x2e8>)
 8000c52:	f001 fc75 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000c56:	2309      	movs	r3, #9
 8000c58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c5a:	230b      	movs	r3, #11
 8000c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c66:	4619      	mov	r1, r3
 8000c68:	4862      	ldr	r0, [pc, #392]	@ (8000df4 <MX_GPIO_Init+0x2f4>)
 8000c6a:	f001 fc69 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row_1_Pin Row_2_Pin Row_3_Pin */
  GPIO_InitStruct.Pin = Row_1_Pin|Row_2_Pin|Row_3_Pin;
 8000c6e:	2332      	movs	r3, #50	@ 0x32
 8000c70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c76:	2301      	movs	r3, #1
 8000c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c7e:	4619      	mov	r1, r3
 8000c80:	485c      	ldr	r0, [pc, #368]	@ (8000df4 <MX_GPIO_Init+0x2f4>)
 8000c82:	f001 fc5d 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000c86:	230a      	movs	r3, #10
 8000c88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c8a:	230b      	movs	r3, #11
 8000c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c96:	4619      	mov	r1, r3
 8000c98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c9c:	f001 fc50 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ca0:	23e0      	movs	r3, #224	@ 0xe0
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cac:	2303      	movs	r3, #3
 8000cae:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cb0:	2305      	movs	r3, #5
 8000cb2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb8:	4619      	mov	r1, r3
 8000cba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cbe:	f001 fc3f 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4843      	ldr	r0, [pc, #268]	@ (8000dec <MX_GPIO_Init+0x2ec>)
 8000cde:	f001 fc2f 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ce6:	230b      	movs	r3, #11
 8000ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	483d      	ldr	r0, [pc, #244]	@ (8000dec <MX_GPIO_Init+0x2ec>)
 8000cf6:	f001 fc23 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row_4_Pin */
  GPIO_InitStruct.Pin = Row_4_Pin;
 8000cfa:	2304      	movs	r3, #4
 8000cfc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d02:	2301      	movs	r3, #1
 8000d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Row_4_GPIO_Port, &GPIO_InitStruct);
 8000d06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4837      	ldr	r0, [pc, #220]	@ (8000dec <MX_GPIO_Init+0x2ec>)
 8000d0e:	f001 fc17 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000d12:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000d16:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000d24:	2301      	movs	r3, #1
 8000d26:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4830      	ldr	r0, [pc, #192]	@ (8000df0 <MX_GPIO_Init+0x2f0>)
 8000d30:	f001 fc06 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d34:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000d46:	2303      	movs	r3, #3
 8000d48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4827      	ldr	r0, [pc, #156]	@ (8000df0 <MX_GPIO_Init+0x2f0>)
 8000d52:	f001 fbf5 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin Col_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|Col_1_Pin;
 8000d56:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8000d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2300      	movs	r3, #0
 8000d66:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	481f      	ldr	r0, [pc, #124]	@ (8000dec <MX_GPIO_Init+0x2ec>)
 8000d70:	f001 fbe6 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000d74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000d78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d82:	2300      	movs	r3, #0
 8000d84:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000d86:	230e      	movs	r3, #14
 8000d88:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4816      	ldr	r0, [pc, #88]	@ (8000dec <MX_GPIO_Init+0x2ec>)
 8000d92:	f001 fbd5 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d96:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da4:	2303      	movs	r3, #3
 8000da6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000da8:	2307      	movs	r3, #7
 8000daa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db0:	4619      	mov	r1, r3
 8000db2:	4811      	ldr	r0, [pc, #68]	@ (8000df8 <MX_GPIO_Init+0x2f8>)
 8000db4:	f001 fbc4 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000db8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4808      	ldr	r0, [pc, #32]	@ (8000df8 <MX_GPIO_Init+0x2f8>)
 8000dd6:	f001 fbb3 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dda:	2340      	movs	r3, #64	@ 0x40
 8000ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	e00c      	b.n	8000dfc <MX_GPIO_Init+0x2fc>
 8000de2:	bf00      	nop
 8000de4:	40021000 	.word	0x40021000
 8000de8:	48001400 	.word	0x48001400
 8000dec:	48000400 	.word	0x48000400
 8000df0:	48001000 	.word	0x48001000
 8000df4:	48000800 	.word	0x48000800
 8000df8:	48000c00 	.word	0x48000c00
 8000dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e02:	2300      	movs	r3, #0
 8000e04:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000e06:	230d      	movs	r3, #13
 8000e08:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4854      	ldr	r0, [pc, #336]	@ (8000f64 <MX_GPIO_Init+0x464>)
 8000e12:	f001 fb95 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000e16:	2380      	movs	r3, #128	@ 0x80
 8000e18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e22:	2300      	movs	r3, #0
 8000e24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e26:	2302      	movs	r3, #2
 8000e28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2e:	4619      	mov	r1, r3
 8000e30:	484c      	ldr	r0, [pc, #304]	@ (8000f64 <MX_GPIO_Init+0x464>)
 8000e32:	f001 fb85 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000e36:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000e3a:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e44:	2303      	movs	r3, #3
 8000e46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000e48:	230c      	movs	r3, #12
 8000e4a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e50:	4619      	mov	r1, r3
 8000e52:	4844      	ldr	r0, [pc, #272]	@ (8000f64 <MX_GPIO_Init+0x464>)
 8000e54:	f001 fb74 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000e58:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e66:	2303      	movs	r3, #3
 8000e68:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e6a:	230a      	movs	r3, #10
 8000e6c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e72:	4619      	mov	r1, r3
 8000e74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e78:	f001 fb62 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e82:	2300      	movs	r3, #0
 8000e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e8e:	4619      	mov	r1, r3
 8000e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e94:	f001 fb54 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ea8:	2309      	movs	r3, #9
 8000eaa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	482d      	ldr	r0, [pc, #180]	@ (8000f68 <MX_GPIO_Init+0x468>)
 8000eb4:	f001 fb44 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000eb8:	2304      	movs	r3, #4
 8000eba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ec8:	230c      	movs	r3, #12
 8000eca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ecc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4825      	ldr	r0, [pc, #148]	@ (8000f68 <MX_GPIO_Init+0x468>)
 8000ed4:	f001 fb34 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000ed8:	2378      	movs	r3, #120	@ 0x78
 8000eda:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000edc:	2302      	movs	r3, #2
 8000ede:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ee8:	2307      	movs	r3, #7
 8000eea:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	481d      	ldr	r0, [pc, #116]	@ (8000f68 <MX_GPIO_Init+0x468>)
 8000ef4:	f001 fb24 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000ef8:	2338      	movs	r3, #56	@ 0x38
 8000efa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efc:	2302      	movs	r3, #2
 8000efe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f04:	2303      	movs	r3, #3
 8000f06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f08:	2306      	movs	r3, #6
 8000f0a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f10:	4619      	mov	r1, r3
 8000f12:	4816      	ldr	r0, [pc, #88]	@ (8000f6c <MX_GPIO_Init+0x46c>)
 8000f14:	f001 fb14 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f18:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f1e:	2312      	movs	r3, #18
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f32:	4619      	mov	r1, r3
 8000f34:	480d      	ldr	r0, [pc, #52]	@ (8000f6c <MX_GPIO_Init+0x46c>)
 8000f36:	f001 fb03 	bl	8002540 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f46:	2300      	movs	r3, #0
 8000f48:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f52:	4619      	mov	r1, r3
 8000f54:	4806      	ldr	r0, [pc, #24]	@ (8000f70 <MX_GPIO_Init+0x470>)
 8000f56:	f001 faf3 	bl	8002540 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f5a:	bf00      	nop
 8000f5c:	3738      	adds	r7, #56	@ 0x38
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	48000800 	.word	0x48000800
 8000f68:	48000c00 	.word	0x48000c00
 8000f6c:	48000400 	.word	0x48000400
 8000f70:	48001000 	.word	0x48001000

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <Error_Handler+0x8>

08000f80 <play_sound_byte>:
#include "sd_card.h"

#define CHUNK_SIZE 64000

// Uses DMA to play sound byte from specified DAC
void play_sound_byte(const TCHAR* file_name, DAC_HandleTypeDef *hdac, TIM_HandleTypeDef *htim) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	f5ad 4d7e 	sub.w	sp, sp, #65024	@ 0xfe00
 8000f86:	b0a6      	sub	sp, #152	@ 0x98
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000f8e:	f6a3 6384 	subw	r3, r3, #3716	@ 0xe84
 8000f92:	6018      	str	r0, [r3, #0]
 8000f94:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000f98:	f6a3 6388 	subw	r3, r3, #3720	@ 0xe88
 8000f9c:	6019      	str	r1, [r3, #0]
 8000f9e:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000fa2:	f6a3 638c 	subw	r3, r3, #3724	@ 0xe8c
 8000fa6:	601a      	str	r2, [r3, #0]

	uint8_t readBuf[CHUNK_SIZE] = {0};
 8000fa8:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000fac:	f5a3 6321 	sub.w	r3, r3, #2576	@ 0xa10
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	2100      	movs	r1, #0
 8000fba:	f008 fbe4 	bl	8009786 <memset>
	  FATFS FatFs; 	//Fatfs handle
	  FIL fil; 		//File handle
	  FRESULT fres; //Result after operations

	  //Open the file system
	  fres = f_mount(&FatFs, "", 1); //1=mount now
 8000fbe:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8000fc2:	3b40      	subs	r3, #64	@ 0x40
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4947      	ldr	r1, [pc, #284]	@ (80010e4 <play_sound_byte+0x164>)
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f007 fee5 	bl	8008d98 <f_mount>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8000fd4:	f102 028f 	add.w	r2, r2, #143	@ 0x8f
 8000fd8:	7013      	strb	r3, [r2, #0]
	  //Let's get some statistics from the SD card
	  DWORD free_clusters, free_sectors, total_sectors;

	  FATFS* getFreeFs;

	  fres = f_getfree("", &free_clusters, &getFreeFs);
 8000fda:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8000fde:	3a78      	subs	r2, #120	@ 0x78
 8000fe0:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000fe4:	3b74      	subs	r3, #116	@ 0x74
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	483e      	ldr	r0, [pc, #248]	@ (80010e4 <play_sound_byte+0x164>)
 8000fea:	f008 fabc 	bl	8009566 <f_getfree>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8000ff4:	f102 028f 	add.w	r2, r2, #143	@ 0x8f
 8000ff8:	7013      	strb	r3, [r2, #0]

	  //Formula comes from ChaN's documentation
	  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 8000ffa:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8000ffe:	f6a3 6378 	subw	r3, r3, #3704	@ 0xe78
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	3b02      	subs	r3, #2
 8001008:	f507 6269 	add.w	r2, r7, #3728	@ 0xe90
 800100c:	f6a2 6278 	subw	r2, r2, #3704	@ 0xe78
 8001010:	6812      	ldr	r2, [r2, #0]
 8001012:	8952      	ldrh	r2, [r2, #10]
 8001014:	fb02 f303 	mul.w	r3, r2, r3
 8001018:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 800101c:	f102 0288 	add.w	r2, r2, #136	@ 0x88
 8001020:	6013      	str	r3, [r2, #0]
	  free_sectors = free_clusters * getFreeFs->csize;
 8001022:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8001026:	f6a3 6378 	subw	r3, r3, #3704	@ 0xe78
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	895b      	ldrh	r3, [r3, #10]
 800102e:	461a      	mov	r2, r3
 8001030:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8001034:	f6a3 6374 	subw	r3, r3, #3700	@ 0xe74
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	fb02 f303 	mul.w	r3, r2, r3
 800103e:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8001042:	f102 0284 	add.w	r2, r2, #132	@ 0x84
 8001046:	6013      	str	r3, [r2, #0]

	  //Now let's try to open file "test.txt"
	  fres = f_open(&fil, file_name, FA_READ);
 8001048:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 800104c:	f6a3 6184 	subw	r1, r3, #3716	@ 0xe84
 8001050:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001054:	3b70      	subs	r3, #112	@ 0x70
 8001056:	2201      	movs	r2, #1
 8001058:	6809      	ldr	r1, [r1, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f007 fee2 	bl	8008e24 <f_open>
 8001060:	4603      	mov	r3, r0
 8001062:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8001066:	f102 028f 	add.w	r2, r2, #143	@ 0x8f
 800106a:	7013      	strb	r3, [r2, #0]

	  //We can either use f_read OR f_gets to get data out of files
	  //f_gets is a wrapper on f_read that does some string formatting for us
	  UINT bytesRead = 0;
 800106c:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 8001070:	f6a3 637c 	subw	r3, r3, #3708	@ 0xe7c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
	  FRESULT rres = f_read(&fil, readBuf, CHUNK_SIZE, &bytesRead);
 8001078:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800107c:	3b7c      	subs	r3, #124	@ 0x7c
 800107e:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 8001082:	3910      	subs	r1, #16
 8001084:	f107 0090 	add.w	r0, r7, #144	@ 0x90
 8001088:	3870      	subs	r0, #112	@ 0x70
 800108a:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 800108e:	f008 f883 	bl	8009198 <f_read>
 8001092:	4603      	mov	r3, r0
 8001094:	f507 427e 	add.w	r2, r7, #65024	@ 0xfe00
 8001098:	f102 0283 	add.w	r2, r2, #131	@ 0x83
 800109c:	7013      	strb	r3, [r2, #0]

	  //Be a tidy kiwi - don't forget to close your file!
	  f_close(&fil);
 800109e:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80010a2:	3b70      	subs	r3, #112	@ 0x70
 80010a4:	4618      	mov	r0, r3
 80010a6:	f008 fa34 	bl	8009512 <f_close>

	  // fill the entire buffer to start
	  HAL_DAC_Start_DMA(hdac, DAC_CHANNEL_1, (uint32_t*)readBuf, CHUNK_SIZE, DAC_ALIGN_12B_R);
 80010aa:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 80010ae:	3a10      	subs	r2, #16
 80010b0:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 80010b4:	f6a3 6088 	subw	r0, r3, #3720	@ 0xe88
 80010b8:	2300      	movs	r3, #0
 80010ba:	9300      	str	r3, [sp, #0]
 80010bc:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 80010c0:	2100      	movs	r1, #0
 80010c2:	6800      	ldr	r0, [r0, #0]
 80010c4:	f000 fc4e 	bl	8001964 <HAL_DAC_Start_DMA>
	  HAL_TIM_Base_Start(htim);
 80010c8:	f507 6369 	add.w	r3, r7, #3728	@ 0xe90
 80010cc:	f6a3 638c 	subw	r3, r3, #3724	@ 0xe8c
 80010d0:	6818      	ldr	r0, [r3, #0]
 80010d2:	f003 feaf 	bl	8004e34 <HAL_TIM_Base_Start>
}
 80010d6:	bf00      	nop
 80010d8:	f507 477e 	add.w	r7, r7, #65024	@ 0xfe00
 80010dc:	3790      	adds	r7, #144	@ 0x90
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	08009844 	.word	0x08009844

080010e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ee:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <HAL_MspInit+0x44>)
 80010f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010f2:	4a0e      	ldr	r2, [pc, #56]	@ (800112c <HAL_MspInit+0x44>)
 80010f4:	f043 0301 	orr.w	r3, r3, #1
 80010f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80010fa:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <HAL_MspInit+0x44>)
 80010fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <HAL_MspInit+0x44>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110a:	4a08      	ldr	r2, [pc, #32]	@ (800112c <HAL_MspInit+0x44>)
 800110c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001110:	6593      	str	r3, [r2, #88]	@ 0x58
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <HAL_MspInit+0x44>)
 8001114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000

08001130 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b08a      	sub	sp, #40	@ 0x28
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	f107 0314 	add.w	r3, r7, #20
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a2a      	ldr	r2, [pc, #168]	@ (80011f8 <HAL_DAC_MspInit+0xc8>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d14e      	bne.n	80011f0 <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001152:	4b2a      	ldr	r3, [pc, #168]	@ (80011fc <HAL_DAC_MspInit+0xcc>)
 8001154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001156:	4a29      	ldr	r2, [pc, #164]	@ (80011fc <HAL_DAC_MspInit+0xcc>)
 8001158:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800115c:	6593      	str	r3, [r2, #88]	@ 0x58
 800115e:	4b27      	ldr	r3, [pc, #156]	@ (80011fc <HAL_DAC_MspInit+0xcc>)
 8001160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001162:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001166:	613b      	str	r3, [r7, #16]
 8001168:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	4b24      	ldr	r3, [pc, #144]	@ (80011fc <HAL_DAC_MspInit+0xcc>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116e:	4a23      	ldr	r2, [pc, #140]	@ (80011fc <HAL_DAC_MspInit+0xcc>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001176:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <HAL_DAC_MspInit+0xcc>)
 8001178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001182:	2310      	movs	r3, #16
 8001184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001186:	2303      	movs	r3, #3
 8001188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	4619      	mov	r1, r3
 8001194:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001198:	f001 f9d2 	bl	8002540 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 800119e:	4a19      	ldr	r2, [pc, #100]	@ (8001204 <HAL_DAC_MspInit+0xd4>)
 80011a0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80011a2:	4b17      	ldr	r3, [pc, #92]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011a4:	2206      	movs	r2, #6
 80011a6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011a8:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011aa:	2210      	movs	r2, #16
 80011ac:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011ae:	4b14      	ldr	r3, [pc, #80]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80011b4:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011b6:	2280      	movs	r2, #128	@ 0x80
 80011b8:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011c0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80011c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011ca:	2220      	movs	r2, #32
 80011cc:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80011d4:	480a      	ldr	r0, [pc, #40]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011d6:	f000 fe85 	bl	8001ee4 <HAL_DMA_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 80011e0:	f7ff fec8 	bl	8000f74 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a06      	ldr	r2, [pc, #24]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <HAL_DAC_MspInit+0xd0>)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80011f0:	bf00      	nop
 80011f2:	3728      	adds	r7, #40	@ 0x28
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40007400 	.word	0x40007400
 80011fc:	40021000 	.word	0x40021000
 8001200:	20040054 	.word	0x20040054
 8001204:	4002001c 	.word	0x4002001c

08001208 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b0ae      	sub	sp, #184	@ 0xb8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001210:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
 800121e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001220:	f107 0310 	add.w	r3, r7, #16
 8001224:	2294      	movs	r2, #148	@ 0x94
 8001226:	2100      	movs	r1, #0
 8001228:	4618      	mov	r0, r3
 800122a:	f008 faac 	bl	8009786 <memset>
  if(huart->Instance==LPUART1)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a3b      	ldr	r2, [pc, #236]	@ (8001320 <HAL_UART_MspInit+0x118>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d16f      	bne.n	8001318 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001238:	2320      	movs	r3, #32
 800123a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800123c:	2300      	movs	r3, #0
 800123e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	4618      	mov	r0, r3
 8001246:	f002 fae9 	bl	800381c <HAL_RCCEx_PeriphCLKConfig>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001250:	f7ff fe90 	bl	8000f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001254:	4b33      	ldr	r3, [pc, #204]	@ (8001324 <HAL_UART_MspInit+0x11c>)
 8001256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001258:	4a32      	ldr	r2, [pc, #200]	@ (8001324 <HAL_UART_MspInit+0x11c>)
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001260:	4b30      	ldr	r3, [pc, #192]	@ (8001324 <HAL_UART_MspInit+0x11c>)
 8001262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800126c:	4b2d      	ldr	r3, [pc, #180]	@ (8001324 <HAL_UART_MspInit+0x11c>)
 800126e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001270:	4a2c      	ldr	r2, [pc, #176]	@ (8001324 <HAL_UART_MspInit+0x11c>)
 8001272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001276:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001278:	4b2a      	ldr	r3, [pc, #168]	@ (8001324 <HAL_UART_MspInit+0x11c>)
 800127a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001284:	f001 fbe2 	bl	8002a4c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001288:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800128c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80012a2:	2308      	movs	r3, #8
 80012a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012a8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80012ac:	4619      	mov	r1, r3
 80012ae:	481e      	ldr	r0, [pc, #120]	@ (8001328 <HAL_UART_MspInit+0x120>)
 80012b0:	f001 f946 	bl	8002540 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 80012b4:	4b1d      	ldr	r3, [pc, #116]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001330 <HAL_UART_MspInit+0x128>)
 80012b8:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80012ba:	4b1c      	ldr	r3, [pc, #112]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012bc:	2222      	movs	r2, #34	@ 0x22
 80012be:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012c0:	4b1a      	ldr	r3, [pc, #104]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c6:	4b19      	ldr	r3, [pc, #100]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012cc:	4b17      	ldr	r3, [pc, #92]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012ce:	2280      	movs	r2, #128	@ 0x80
 80012d0:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012d2:	4b16      	ldr	r3, [pc, #88]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012d8:	4b14      	ldr	r3, [pc, #80]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 80012de:	4b13      	ldr	r3, [pc, #76]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012e4:	4b11      	ldr	r3, [pc, #68]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80012ea:	4810      	ldr	r0, [pc, #64]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012ec:	f000 fdfa 	bl	8001ee4 <HAL_DMA_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 80012f6:	f7ff fe3d 	bl	8000f74 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a0b      	ldr	r2, [pc, #44]	@ (800132c <HAL_UART_MspInit+0x124>)
 80012fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001302:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <HAL_UART_MspInit+0x124>)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001308:	2200      	movs	r2, #0
 800130a:	2100      	movs	r1, #0
 800130c:	2046      	movs	r0, #70	@ 0x46
 800130e:	f000 fad0 	bl	80018b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001312:	2046      	movs	r0, #70	@ 0x46
 8001314:	f000 fae9 	bl	80018ea <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001318:	bf00      	nop
 800131a:	37b8      	adds	r7, #184	@ 0xb8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40008000 	.word	0x40008000
 8001324:	40021000 	.word	0x40021000
 8001328:	48001800 	.word	0x48001800
 800132c:	20040148 	.word	0x20040148
 8001330:	40020008 	.word	0x40020008

08001334 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	@ 0x28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a25      	ldr	r2, [pc, #148]	@ (80013e8 <HAL_SPI_MspInit+0xb4>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d144      	bne.n	80013e0 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001356:	4b25      	ldr	r3, [pc, #148]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 8001358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800135a:	4a24      	ldr	r2, [pc, #144]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 800135c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001360:	6593      	str	r3, [r2, #88]	@ 0x58
 8001362:	4b22      	ldr	r3, [pc, #136]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 8001364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001366:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800136e:	4b1f      	ldr	r3, [pc, #124]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001372:	4a1e      	ldr	r2, [pc, #120]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 8001374:	f043 0304 	orr.w	r3, r3, #4
 8001378:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800137a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137e:	f003 0304 	and.w	r3, r3, #4
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001386:	4b19      	ldr	r3, [pc, #100]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138a:	4a18      	ldr	r2, [pc, #96]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 800138c:	f043 0302 	orr.w	r3, r3, #2
 8001390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001392:	4b16      	ldr	r3, [pc, #88]	@ (80013ec <HAL_SPI_MspInit+0xb8>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	60bb      	str	r3, [r7, #8]
 800139c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800139e:	2304      	movs	r3, #4
 80013a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a2:	2302      	movs	r3, #2
 80013a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013aa:	2303      	movs	r3, #3
 80013ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013ae:	2305      	movs	r3, #5
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b2:	f107 0314 	add.w	r3, r7, #20
 80013b6:	4619      	mov	r1, r3
 80013b8:	480d      	ldr	r0, [pc, #52]	@ (80013f0 <HAL_SPI_MspInit+0xbc>)
 80013ba:	f001 f8c1 	bl	8002540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80013be:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80013c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013d0:	2305      	movs	r3, #5
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d4:	f107 0314 	add.w	r3, r7, #20
 80013d8:	4619      	mov	r1, r3
 80013da:	4806      	ldr	r0, [pc, #24]	@ (80013f4 <HAL_SPI_MspInit+0xc0>)
 80013dc:	f001 f8b0 	bl	8002540 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80013e0:	bf00      	nop
 80013e2:	3728      	adds	r7, #40	@ 0x28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40003800 	.word	0x40003800
 80013ec:	40021000 	.word	0x40021000
 80013f0:	48000800 	.word	0x48000800
 80013f4:	48000400 	.word	0x48000400

080013f8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001418:	d145      	bne.n	80014a6 <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800141a:	4b25      	ldr	r3, [pc, #148]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 800141c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141e:	4a24      	ldr	r2, [pc, #144]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 8001420:	f043 0301 	orr.w	r3, r3, #1
 8001424:	6593      	str	r3, [r2, #88]	@ 0x58
 8001426:	4b22      	ldr	r3, [pc, #136]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 8001428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	613b      	str	r3, [r7, #16]
 8001430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001432:	4b1f      	ldr	r3, [pc, #124]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 8001434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001436:	4a1e      	ldr	r2, [pc, #120]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 8001438:	f043 0301 	orr.w	r3, r3, #1
 800143c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143e:	4b1c      	ldr	r3, [pc, #112]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 8001440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800144a:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 800144c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144e:	4a18      	ldr	r2, [pc, #96]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001456:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <HAL_TIM_Base_MspInit+0xb8>)
 8001458:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	60bb      	str	r3, [r7, #8]
 8001460:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001462:	2301      	movs	r3, #1
 8001464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001466:	2302      	movs	r3, #2
 8001468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2300      	movs	r3, #0
 8001470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001472:	2301      	movs	r3, #1
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	4619      	mov	r1, r3
 800147c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001480:	f001 f85e 	bl	8002540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001484:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001496:	2301      	movs	r3, #1
 8001498:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	4804      	ldr	r0, [pc, #16]	@ (80014b4 <HAL_TIM_Base_MspInit+0xbc>)
 80014a2:	f001 f84d 	bl	8002540 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80014a6:	bf00      	nop
 80014a8:	3728      	adds	r7, #40	@ 0x28
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40021000 	.word	0x40021000
 80014b4:	48000400 	.word	0x48000400

080014b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <NMI_Handler+0x4>

080014c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014c4:	bf00      	nop
 80014c6:	e7fd      	b.n	80014c4 <HardFault_Handler+0x4>

080014c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014cc:	bf00      	nop
 80014ce:	e7fd      	b.n	80014cc <MemManage_Handler+0x4>

080014d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014d4:	bf00      	nop
 80014d6:	e7fd      	b.n	80014d4 <BusFault_Handler+0x4>

080014d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014dc:	bf00      	nop
 80014de:	e7fd      	b.n	80014dc <UsageFault_Handler+0x4>

080014e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800150e:	f000 f8b1 	bl	8001674 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
	...

08001518 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 800151c:	4802      	ldr	r0, [pc, #8]	@ (8001528 <DMA1_Channel1_IRQHandler+0x10>)
 800151e:	f000 febf 	bl	80022a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20040148 	.word	0x20040148

0800152c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001530:	4802      	ldr	r0, [pc, #8]	@ (800153c <DMA1_Channel2_IRQHandler+0x10>)
 8001532:	f000 feb5 	bl	80022a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20040054 	.word	0x20040054

08001540 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <LPUART1_IRQHandler+0x10>)
 8001546:	f003 ffbf 	bl	80054c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200400b4 	.word	0x200400b4

08001554 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <SystemInit+0x20>)
 800155a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800155e:	4a05      	ldr	r2, [pc, #20]	@ (8001574 <SystemInit+0x20>)
 8001560:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001564:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001578:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800157c:	f7ff ffea 	bl	8001554 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001580:	480c      	ldr	r0, [pc, #48]	@ (80015b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001582:	490d      	ldr	r1, [pc, #52]	@ (80015b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001584:	4a0d      	ldr	r2, [pc, #52]	@ (80015bc <LoopForever+0xe>)
  movs r3, #0
 8001586:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001588:	e002      	b.n	8001590 <LoopCopyDataInit>

0800158a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800158a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800158c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800158e:	3304      	adds	r3, #4

08001590 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001590:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001592:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001594:	d3f9      	bcc.n	800158a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001596:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001598:	4c0a      	ldr	r4, [pc, #40]	@ (80015c4 <LoopForever+0x16>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800159c:	e001      	b.n	80015a2 <LoopFillZerobss>

0800159e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800159e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015a0:	3204      	adds	r2, #4

080015a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a4:	d3fb      	bcc.n	800159e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015a6:	f008 f8f7 	bl	8009798 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015aa:	f7ff f903 	bl	80007b4 <main>

080015ae <LoopForever>:

LoopForever:
    b LoopForever
 80015ae:	e7fe      	b.n	80015ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80015b0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80015b4:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80015b8:	20040024 	.word	0x20040024
  ldr r2, =_sidata
 80015bc:	0800998c 	.word	0x0800998c
  ldr r2, =_sbss
 80015c0:	20040024 	.word	0x20040024
  ldr r4, =_ebss
 80015c4:	200402a4 	.word	0x200402a4

080015c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015c8:	e7fe      	b.n	80015c8 <ADC1_IRQHandler>

080015ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015d0:	2300      	movs	r3, #0
 80015d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 f961 	bl	800189c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015da:	2000      	movs	r0, #0
 80015dc:	f000 f80e 	bl	80015fc <HAL_InitTick>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d002      	beq.n	80015ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	71fb      	strb	r3, [r7, #7]
 80015ea:	e001      	b.n	80015f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015ec:	f7ff fd7c 	bl	80010e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015f0:	79fb      	ldrb	r3, [r7, #7]
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001604:	2300      	movs	r3, #0
 8001606:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001608:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <HAL_InitTick+0x6c>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d023      	beq.n	8001658 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001610:	4b16      	ldr	r3, [pc, #88]	@ (800166c <HAL_InitTick+0x70>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <HAL_InitTick+0x6c>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	4619      	mov	r1, r3
 800161a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800161e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001622:	fbb2 f3f3 	udiv	r3, r2, r3
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f96d 	bl	8001906 <HAL_SYSTICK_Config>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10f      	bne.n	8001652 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b0f      	cmp	r3, #15
 8001636:	d809      	bhi.n	800164c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001638:	2200      	movs	r2, #0
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001640:	f000 f937 	bl	80018b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001644:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <HAL_InitTick+0x74>)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6013      	str	r3, [r2, #0]
 800164a:	e007      	b.n	800165c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	73fb      	strb	r3, [r7, #15]
 8001650:	e004      	b.n	800165c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	73fb      	strb	r3, [r7, #15]
 8001656:	e001      	b.n	800165c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800165c:	7bfb      	ldrb	r3, [r7, #15]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20040008 	.word	0x20040008
 800166c:	20040000 	.word	0x20040000
 8001670:	20040004 	.word	0x20040004

08001674 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_IncTick+0x20>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <HAL_IncTick+0x24>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4413      	add	r3, r2
 8001684:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <HAL_IncTick+0x24>)
 8001686:	6013      	str	r3, [r2, #0]
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	20040008 	.word	0x20040008
 8001698:	20040258 	.word	0x20040258

0800169c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return uwTick;
 80016a0:	4b03      	ldr	r3, [pc, #12]	@ (80016b0 <HAL_GetTick+0x14>)
 80016a2:	681b      	ldr	r3, [r3, #0]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20040258 	.word	0x20040258

080016b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016bc:	f7ff ffee 	bl	800169c <HAL_GetTick>
 80016c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80016cc:	d005      	beq.n	80016da <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016ce:	4b0a      	ldr	r3, [pc, #40]	@ (80016f8 <HAL_Delay+0x44>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	461a      	mov	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	4413      	add	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016da:	bf00      	nop
 80016dc:	f7ff ffde 	bl	800169c <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d8f7      	bhi.n	80016dc <HAL_Delay+0x28>
  {
  }
}
 80016ec:	bf00      	nop
 80016ee:	bf00      	nop
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20040008 	.word	0x20040008

080016fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800170c:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <__NVIC_SetPriorityGrouping+0x44>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001712:	68ba      	ldr	r2, [r7, #8]
 8001714:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001718:	4013      	ands	r3, r2
 800171a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001724:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001728:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800172c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800172e:	4a04      	ldr	r2, [pc, #16]	@ (8001740 <__NVIC_SetPriorityGrouping+0x44>)
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	60d3      	str	r3, [r2, #12]
}
 8001734:	bf00      	nop
 8001736:	3714      	adds	r7, #20
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001748:	4b04      	ldr	r3, [pc, #16]	@ (800175c <__NVIC_GetPriorityGrouping+0x18>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	0a1b      	lsrs	r3, r3, #8
 800174e:	f003 0307 	and.w	r3, r3, #7
}
 8001752:	4618      	mov	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	e000ed00 	.word	0xe000ed00

08001760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	2b00      	cmp	r3, #0
 8001770:	db0b      	blt.n	800178a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	f003 021f 	and.w	r2, r3, #31
 8001778:	4907      	ldr	r1, [pc, #28]	@ (8001798 <__NVIC_EnableIRQ+0x38>)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	095b      	lsrs	r3, r3, #5
 8001780:	2001      	movs	r0, #1
 8001782:	fa00 f202 	lsl.w	r2, r0, r2
 8001786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000e100 	.word	0xe000e100

0800179c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	db0a      	blt.n	80017c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	490c      	ldr	r1, [pc, #48]	@ (80017e8 <__NVIC_SetPriority+0x4c>)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	0112      	lsls	r2, r2, #4
 80017bc:	b2d2      	uxtb	r2, r2
 80017be:	440b      	add	r3, r1
 80017c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c4:	e00a      	b.n	80017dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4908      	ldr	r1, [pc, #32]	@ (80017ec <__NVIC_SetPriority+0x50>)
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	3b04      	subs	r3, #4
 80017d4:	0112      	lsls	r2, r2, #4
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	440b      	add	r3, r1
 80017da:	761a      	strb	r2, [r3, #24]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000e100 	.word	0xe000e100
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b089      	sub	sp, #36	@ 0x24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f1c3 0307 	rsb	r3, r3, #7
 800180a:	2b04      	cmp	r3, #4
 800180c:	bf28      	it	cs
 800180e:	2304      	movcs	r3, #4
 8001810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3304      	adds	r3, #4
 8001816:	2b06      	cmp	r3, #6
 8001818:	d902      	bls.n	8001820 <NVIC_EncodePriority+0x30>
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3b03      	subs	r3, #3
 800181e:	e000      	b.n	8001822 <NVIC_EncodePriority+0x32>
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	43da      	mvns	r2, r3
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	401a      	ands	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001838:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	fa01 f303 	lsl.w	r3, r1, r3
 8001842:	43d9      	mvns	r1, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001848:	4313      	orrs	r3, r2
         );
}
 800184a:	4618      	mov	r0, r3
 800184c:	3724      	adds	r7, #36	@ 0x24
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
	...

08001858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001868:	d301      	bcc.n	800186e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800186a:	2301      	movs	r3, #1
 800186c:	e00f      	b.n	800188e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800186e:	4a0a      	ldr	r2, [pc, #40]	@ (8001898 <SysTick_Config+0x40>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3b01      	subs	r3, #1
 8001874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001876:	210f      	movs	r1, #15
 8001878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800187c:	f7ff ff8e 	bl	800179c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <SysTick_Config+0x40>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001886:	4b04      	ldr	r3, [pc, #16]	@ (8001898 <SysTick_Config+0x40>)
 8001888:	2207      	movs	r2, #7
 800188a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	e000e010 	.word	0xe000e010

0800189c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ff29 	bl	80016fc <__NVIC_SetPriorityGrouping>
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b086      	sub	sp, #24
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4603      	mov	r3, r0
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
 80018be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018c4:	f7ff ff3e 	bl	8001744 <__NVIC_GetPriorityGrouping>
 80018c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	6978      	ldr	r0, [r7, #20]
 80018d0:	f7ff ff8e 	bl	80017f0 <NVIC_EncodePriority>
 80018d4:	4602      	mov	r2, r0
 80018d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff5d 	bl	800179c <__NVIC_SetPriority>
}
 80018e2:	bf00      	nop
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	4603      	mov	r3, r0
 80018f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff31 	bl	8001760 <__NVIC_EnableIRQ>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff ffa2 	bl	8001858 <SysTick_Config>
 8001914:	4603      	mov	r3, r0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b082      	sub	sp, #8
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d101      	bne.n	8001930 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	e014      	b.n	800195a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	791b      	ldrb	r3, [r3, #4]
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d105      	bne.n	8001946 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff fbf5 	bl	8001130 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2202      	movs	r2, #2
 800194a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2201      	movs	r2, #1
 8001956:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
 8001970:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	795b      	ldrb	r3, [r3, #5]
 800197a:	2b01      	cmp	r3, #1
 800197c:	d101      	bne.n	8001982 <HAL_DAC_Start_DMA+0x1e>
 800197e:	2302      	movs	r3, #2
 8001980:	e0ab      	b.n	8001ada <HAL_DAC_Start_DMA+0x176>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2201      	movs	r2, #1
 8001986:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2202      	movs	r2, #2
 800198c:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d12f      	bne.n	80019f4 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	4a52      	ldr	r2, [pc, #328]	@ (8001ae4 <HAL_DAC_Start_DMA+0x180>)
 800199a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	4a51      	ldr	r2, [pc, #324]	@ (8001ae8 <HAL_DAC_Start_DMA+0x184>)
 80019a2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	4a50      	ldr	r2, [pc, #320]	@ (8001aec <HAL_DAC_Start_DMA+0x188>)
 80019aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80019ba:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80019bc:	6a3b      	ldr	r3, [r7, #32]
 80019be:	2b08      	cmp	r3, #8
 80019c0:	d013      	beq.n	80019ea <HAL_DAC_Start_DMA+0x86>
 80019c2:	6a3b      	ldr	r3, [r7, #32]
 80019c4:	2b08      	cmp	r3, #8
 80019c6:	d845      	bhi.n	8001a54 <HAL_DAC_Start_DMA+0xf0>
 80019c8:	6a3b      	ldr	r3, [r7, #32]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_DAC_Start_DMA+0x72>
 80019ce:	6a3b      	ldr	r3, [r7, #32]
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d005      	beq.n	80019e0 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80019d4:	e03e      	b.n	8001a54 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	3308      	adds	r3, #8
 80019dc:	613b      	str	r3, [r7, #16]
        break;
 80019de:	e03c      	b.n	8001a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	330c      	adds	r3, #12
 80019e6:	613b      	str	r3, [r7, #16]
        break;
 80019e8:	e037      	b.n	8001a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	3310      	adds	r3, #16
 80019f0:	613b      	str	r3, [r7, #16]
        break;
 80019f2:	e032      	b.n	8001a5a <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	4a3d      	ldr	r2, [pc, #244]	@ (8001af0 <HAL_DAC_Start_DMA+0x18c>)
 80019fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	4a3c      	ldr	r2, [pc, #240]	@ (8001af4 <HAL_DAC_Start_DMA+0x190>)
 8001a02:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	4a3b      	ldr	r2, [pc, #236]	@ (8001af8 <HAL_DAC_Start_DMA+0x194>)
 8001a0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001a1a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8001a1c:	6a3b      	ldr	r3, [r7, #32]
 8001a1e:	2b08      	cmp	r3, #8
 8001a20:	d013      	beq.n	8001a4a <HAL_DAC_Start_DMA+0xe6>
 8001a22:	6a3b      	ldr	r3, [r7, #32]
 8001a24:	2b08      	cmp	r3, #8
 8001a26:	d817      	bhi.n	8001a58 <HAL_DAC_Start_DMA+0xf4>
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d003      	beq.n	8001a36 <HAL_DAC_Start_DMA+0xd2>
 8001a2e:	6a3b      	ldr	r3, [r7, #32]
 8001a30:	2b04      	cmp	r3, #4
 8001a32:	d005      	beq.n	8001a40 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8001a34:	e010      	b.n	8001a58 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	3314      	adds	r3, #20
 8001a3c:	613b      	str	r3, [r7, #16]
        break;
 8001a3e:	e00c      	b.n	8001a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	3318      	adds	r3, #24
 8001a46:	613b      	str	r3, [r7, #16]
        break;
 8001a48:	e007      	b.n	8001a5a <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	331c      	adds	r3, #28
 8001a50:	613b      	str	r3, [r7, #16]
        break;
 8001a52:	e002      	b.n	8001a5a <HAL_DAC_Start_DMA+0xf6>
        break;
 8001a54:	bf00      	nop
 8001a56:	e000      	b.n	8001a5a <HAL_DAC_Start_DMA+0xf6>
        break;
 8001a58:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8001a5a:	68bb      	ldr	r3, [r7, #8]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d111      	bne.n	8001a84 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001a6e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6898      	ldr	r0, [r3, #8]
 8001a74:	6879      	ldr	r1, [r7, #4]
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	f000 fadb 	bl	8002034 <HAL_DMA_Start_IT>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	75fb      	strb	r3, [r7, #23]
 8001a82:	e010      	b.n	8001aa6 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8001a92:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	68d8      	ldr	r0, [r3, #12]
 8001a98:	6879      	ldr	r1, [r7, #4]
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	f000 fac9 	bl	8002034 <HAL_DMA_Start_IT>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001aac:	7dfb      	ldrb	r3, [r7, #23]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d10c      	bne.n	8001acc <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	6819      	ldr	r1, [r3, #0]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	f003 0310 	and.w	r3, r3, #16
 8001abe:	2201      	movs	r2, #1
 8001ac0:	409a      	lsls	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	e005      	b.n	8001ad8 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	f043 0204 	orr.w	r2, r3, #4
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	08001dd1 	.word	0x08001dd1
 8001ae8:	08001df3 	.word	0x08001df3
 8001aec:	08001e0f 	.word	0x08001e0f
 8001af0:	08001e79 	.word	0x08001e79
 8001af4:	08001e9b 	.word	0x08001e9b
 8001af8:	08001eb7 	.word	0x08001eb7

08001afc <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	795b      	ldrb	r3, [r3, #5]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d101      	bne.n	8001b54 <HAL_DAC_ConfigChannel+0x1c>
 8001b50:	2302      	movs	r3, #2
 8001b52:	e137      	b.n	8001dc4 <HAL_DAC_ConfigChannel+0x28c>
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2201      	movs	r2, #1
 8001b58:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	f040 8081 	bne.w	8001c6c <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001b6a:	f7ff fd97 	bl	800169c <HAL_GetTick>
 8001b6e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d140      	bne.n	8001bf8 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001b76:	e018      	b.n	8001baa <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001b78:	f7ff fd90 	bl	800169c <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d911      	bls.n	8001baa <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00a      	beq.n	8001baa <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	691b      	ldr	r3, [r3, #16]
 8001b98:	f043 0208 	orr.w	r2, r3, #8
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2203      	movs	r2, #3
 8001ba4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e10c      	b.n	8001dc4 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d1df      	bne.n	8001b78 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001bb8:	2001      	movs	r0, #1
 8001bba:	f7ff fd7b 	bl	80016b4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	69d2      	ldr	r2, [r2, #28]
 8001bc6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001bc8:	e023      	b.n	8001c12 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001bca:	f7ff fd67 	bl	800169c <HAL_GetTick>
 8001bce:	4602      	mov	r2, r0
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d90f      	bls.n	8001bf8 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	da0a      	bge.n	8001bf8 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	f043 0208 	orr.w	r2, r3, #8
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e0e5      	b.n	8001dc4 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	dbe3      	blt.n	8001bca <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001c02:	2001      	movs	r0, #1
 8001c04:	f7ff fd56 	bl	80016b4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	68ba      	ldr	r2, [r7, #8]
 8001c0e:	69d2      	ldr	r2, [r2, #28]
 8001c10:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001c22:	fa01 f303 	lsl.w	r3, r1, r3
 8001c26:	43db      	mvns	r3, r3
 8001c28:	ea02 0103 	and.w	r1, r2, r3
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	6a1a      	ldr	r2, [r3, #32]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f003 0310 	and.w	r3, r3, #16
 8001c36:	409a      	lsls	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f003 0310 	and.w	r3, r3, #16
 8001c4c:	21ff      	movs	r1, #255	@ 0xff
 8001c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c52:	43db      	mvns	r3, r3
 8001c54:	ea02 0103 	and.w	r1, r2, r3
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f003 0310 	and.w	r3, r3, #16
 8001c62:	409a      	lsls	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	695b      	ldr	r3, [r3, #20]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d11d      	bne.n	8001cb0 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c7a:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f003 0310 	and.w	r3, r3, #16
 8001c82:	221f      	movs	r2, #31
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69fa      	ldr	r2, [r7, #28]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f003 0310 	and.w	r3, r3, #16
 8001c9c:	697a      	ldr	r2, [r7, #20]
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	69fa      	ldr	r2, [r7, #28]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	69fa      	ldr	r2, [r7, #28]
 8001cae:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb6:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f003 0310 	and.w	r3, r3, #16
 8001cbe:	2207      	movs	r2, #7
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69fa      	ldr	r2, [r7, #28]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f003 0310 	and.w	r3, r3, #16
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	69fa      	ldr	r2, [r7, #28]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	69fa      	ldr	r2, [r7, #28]
 8001cf6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	6819      	ldr	r1, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f003 0310 	and.w	r3, r3, #16
 8001d04:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	43da      	mvns	r2, r3
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	400a      	ands	r2, r1
 8001d14:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	69fa      	ldr	r2, [r7, #28]
 8001d30:	4013      	ands	r3, r2
 8001d32:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	69fa      	ldr	r2, [r7, #28]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d54:	d104      	bne.n	8001d60 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d5c:	61fb      	str	r3, [r7, #28]
 8001d5e:	e018      	b.n	8001d92 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d104      	bne.n	8001d72 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001d6e:	61fb      	str	r3, [r7, #28]
 8001d70:	e00f      	b.n	8001d92 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001d72:	f001 fc5b 	bl	800362c <HAL_RCC_GetHCLKFreq>
 8001d76:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	4a14      	ldr	r2, [pc, #80]	@ (8001dcc <HAL_DAC_ConfigChannel+0x294>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d904      	bls.n	8001d8a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d86:	61fb      	str	r3, [r7, #28]
 8001d88:	e003      	b.n	8001d92 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001d90:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	69fa      	ldr	r2, [r7, #28]
 8001d98:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	6819      	ldr	r1, [r3, #0]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f003 0310 	and.w	r3, r3, #16
 8001da6:	22c0      	movs	r2, #192	@ 0xc0
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43da      	mvns	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	400a      	ands	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2201      	movs	r2, #1
 8001dba:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3720      	adds	r7, #32
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	04c4b400 	.word	0x04c4b400

08001dd0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ddc:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f7ff fe8c 	bl	8001afc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2201      	movs	r2, #1
 8001de8:	711a      	strb	r2, [r3, #4]
}
 8001dea:	bf00      	nop
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b084      	sub	sp, #16
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dfe:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001e00:	68f8      	ldr	r0, [r7, #12]
 8001e02:	f7ff fe85 	bl	8001b10 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b084      	sub	sp, #16
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e1a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	f043 0204 	orr.w	r2, r3, #4
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f7ff fe7b 	bl	8001b24 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2201      	movs	r2, #1
 8001e32:	711a      	strb	r2, [r3, #4]
}
 8001e34:	bf00      	nop
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e44:	bf00      	nop
 8001e46:	370c      	adds	r7, #12
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e84:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f7ff ffd8 	bl	8001e3c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	711a      	strb	r2, [r3, #4]
}
 8001e92:	bf00      	nop
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b084      	sub	sp, #16
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f7ff ffd1 	bl	8001e50 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	691b      	ldr	r3, [r3, #16]
 8001ec8:	f043 0204 	orr.w	r2, r3, #4
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f7ff ffc7 	bl	8001e64 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	711a      	strb	r2, [r3, #4]
}
 8001edc:	bf00      	nop
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e08d      	b.n	8002012 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b47      	ldr	r3, [pc, #284]	@ (800201c <HAL_DMA_Init+0x138>)
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d80f      	bhi.n	8001f22 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	461a      	mov	r2, r3
 8001f08:	4b45      	ldr	r3, [pc, #276]	@ (8002020 <HAL_DMA_Init+0x13c>)
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a45      	ldr	r2, [pc, #276]	@ (8002024 <HAL_DMA_Init+0x140>)
 8001f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f12:	091b      	lsrs	r3, r3, #4
 8001f14:	009a      	lsls	r2, r3, #2
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a42      	ldr	r2, [pc, #264]	@ (8002028 <HAL_DMA_Init+0x144>)
 8001f1e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f20:	e00e      	b.n	8001f40 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	4b40      	ldr	r3, [pc, #256]	@ (800202c <HAL_DMA_Init+0x148>)
 8001f2a:	4413      	add	r3, r2
 8001f2c:	4a3d      	ldr	r2, [pc, #244]	@ (8002024 <HAL_DMA_Init+0x140>)
 8001f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	009a      	lsls	r2, r3, #2
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a3c      	ldr	r2, [pc, #240]	@ (8002030 <HAL_DMA_Init+0x14c>)
 8001f3e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2202      	movs	r2, #2
 8001f44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f5a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001f64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6a1b      	ldr	r3, [r3, #32]
 8001f82:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 fa72 	bl	800247c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fa0:	d102      	bne.n	8001fa8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fbc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d010      	beq.n	8001fe8 <HAL_DMA_Init+0x104>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d80c      	bhi.n	8001fe8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 fa92 	bl	80024f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	e008      	b.n	8001ffa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40020407 	.word	0x40020407
 8002020:	bffdfff8 	.word	0xbffdfff8
 8002024:	cccccccd 	.word	0xcccccccd
 8002028:	40020000 	.word	0x40020000
 800202c:	bffdfbf8 	.word	0xbffdfbf8
 8002030:	40020400 	.word	0x40020400

08002034 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002042:	2300      	movs	r3, #0
 8002044:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_DMA_Start_IT+0x20>
 8002050:	2302      	movs	r3, #2
 8002052:	e066      	b.n	8002122 <HAL_DMA_Start_IT+0xee>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b01      	cmp	r3, #1
 8002066:	d155      	bne.n	8002114 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2202      	movs	r2, #2
 800206c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2200      	movs	r2, #0
 8002074:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 0201 	bic.w	r2, r2, #1
 8002084:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	68b9      	ldr	r1, [r7, #8]
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f000 f9b6 	bl	80023fe <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	2b00      	cmp	r3, #0
 8002098:	d008      	beq.n	80020ac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f042 020e 	orr.w	r2, r2, #14
 80020a8:	601a      	str	r2, [r3, #0]
 80020aa:	e00f      	b.n	80020cc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 0204 	bic.w	r2, r2, #4
 80020ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 020a 	orr.w	r2, r2, #10
 80020ca:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d007      	beq.n	80020ea <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020e8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d007      	beq.n	8002102 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002100:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f042 0201 	orr.w	r2, r2, #1
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	e005      	b.n	8002120 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800211c:	2302      	movs	r3, #2
 800211e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002120:	7dfb      	ldrb	r3, [r7, #23]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3718      	adds	r7, #24
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800212a:	b480      	push	{r7}
 800212c:	b085      	sub	sp, #20
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002132:	2300      	movs	r3, #0
 8002134:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800213c:	b2db      	uxtb	r3, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d008      	beq.n	8002154 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2204      	movs	r2, #4
 8002146:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e040      	b.n	80021d6 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f022 020e 	bic.w	r2, r2, #14
 8002162:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800216e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002172:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f022 0201 	bic.w	r2, r2, #1
 8002182:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002188:	f003 021c 	and.w	r2, r3, #28
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002190:	2101      	movs	r1, #1
 8002192:	fa01 f202 	lsl.w	r2, r1, r2
 8002196:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021a0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00c      	beq.n	80021c4 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021b8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021c2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b084      	sub	sp, #16
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021ea:	2300      	movs	r3, #0
 80021ec:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d005      	beq.n	8002206 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2204      	movs	r2, #4
 80021fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]
 8002204:	e047      	b.n	8002296 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f022 020e 	bic.w	r2, r2, #14
 8002214:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 0201 	bic.w	r2, r2, #1
 8002224:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002230:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002234:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223a:	f003 021c 	and.w	r2, r3, #28
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002242:	2101      	movs	r1, #1
 8002244:	fa01 f202 	lsl.w	r2, r1, r2
 8002248:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002252:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00c      	beq.n	8002276 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002266:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800226a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002274:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2201      	movs	r2, #1
 800227a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	4798      	blx	r3
    }
  }
  return status;
 8002296:	7bfb      	ldrb	r3, [r7, #15]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022bc:	f003 031c 	and.w	r3, r3, #28
 80022c0:	2204      	movs	r2, #4
 80022c2:	409a      	lsls	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d026      	beq.n	800231a <HAL_DMA_IRQHandler+0x7a>
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d021      	beq.n	800231a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0320 	and.w	r3, r3, #32
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d107      	bne.n	80022f4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f022 0204 	bic.w	r2, r2, #4
 80022f2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f8:	f003 021c 	and.w	r2, r3, #28
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	2104      	movs	r1, #4
 8002302:	fa01 f202 	lsl.w	r2, r1, r2
 8002306:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230c:	2b00      	cmp	r3, #0
 800230e:	d071      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002318:	e06c      	b.n	80023f4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800231e:	f003 031c 	and.w	r3, r3, #28
 8002322:	2202      	movs	r2, #2
 8002324:	409a      	lsls	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4013      	ands	r3, r2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d02e      	beq.n	800238c <HAL_DMA_IRQHandler+0xec>
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d029      	beq.n	800238c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0320 	and.w	r3, r3, #32
 8002342:	2b00      	cmp	r3, #0
 8002344:	d10b      	bne.n	800235e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f022 020a 	bic.w	r2, r2, #10
 8002354:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	f003 021c 	and.w	r2, r3, #28
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236a:	2102      	movs	r1, #2
 800236c:	fa01 f202 	lsl.w	r2, r1, r2
 8002370:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237e:	2b00      	cmp	r3, #0
 8002380:	d038      	beq.n	80023f4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800238a:	e033      	b.n	80023f4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002390:	f003 031c 	and.w	r3, r3, #28
 8002394:	2208      	movs	r2, #8
 8002396:	409a      	lsls	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4013      	ands	r3, r2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d02a      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x156>
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	f003 0308 	and.w	r3, r3, #8
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d025      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 020e 	bic.w	r2, r2, #14
 80023b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	f003 021c 	and.w	r2, r3, #28
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	2101      	movs	r1, #1
 80023c8:	fa01 f202 	lsl.w	r2, r1, r2
 80023cc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d004      	beq.n	80023f6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80023f4:	bf00      	nop
 80023f6:	bf00      	nop
}
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023fe:	b480      	push	{r7}
 8002400:	b085      	sub	sp, #20
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	607a      	str	r2, [r7, #4]
 800240a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002410:	68fa      	ldr	r2, [r7, #12]
 8002412:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002414:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241a:	2b00      	cmp	r3, #0
 800241c:	d004      	beq.n	8002428 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002426:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242c:	f003 021c 	and.w	r2, r3, #28
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002434:	2101      	movs	r1, #1
 8002436:	fa01 f202 	lsl.w	r2, r1, r2
 800243a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	683a      	ldr	r2, [r7, #0]
 8002442:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	2b10      	cmp	r3, #16
 800244a:	d108      	bne.n	800245e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800245c:	e007      	b.n	800246e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	60da      	str	r2, [r3, #12]
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
	...

0800247c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	4b17      	ldr	r3, [pc, #92]	@ (80024e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800248c:	429a      	cmp	r2, r3
 800248e:	d80a      	bhi.n	80024a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002494:	089b      	lsrs	r3, r3, #2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800249c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	6493      	str	r3, [r2, #72]	@ 0x48
 80024a4:	e007      	b.n	80024b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024aa:	089b      	lsrs	r3, r3, #2
 80024ac:	009a      	lsls	r2, r3, #2
 80024ae:	4b0f      	ldr	r3, [pc, #60]	@ (80024ec <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80024b0:	4413      	add	r3, r2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	b2db      	uxtb	r3, r3
 80024bc:	3b08      	subs	r3, #8
 80024be:	4a0c      	ldr	r2, [pc, #48]	@ (80024f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80024c0:	fba2 2303 	umull	r2, r3, r2, r3
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a0a      	ldr	r2, [pc, #40]	@ (80024f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80024cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	2201      	movs	r2, #1
 80024d6:	409a      	lsls	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80024dc:	bf00      	nop
 80024de:	3714      	adds	r7, #20
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	40020407 	.word	0x40020407
 80024ec:	4002081c 	.word	0x4002081c
 80024f0:	cccccccd 	.word	0xcccccccd
 80024f4:	40020880 	.word	0x40020880

080024f8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	b2db      	uxtb	r3, r3
 8002506:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	4b0b      	ldr	r3, [pc, #44]	@ (8002538 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800250c:	4413      	add	r3, r2
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	461a      	mov	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a08      	ldr	r2, [pc, #32]	@ (800253c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800251a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	3b01      	subs	r3, #1
 8002520:	f003 0303 	and.w	r3, r3, #3
 8002524:	2201      	movs	r2, #1
 8002526:	409a      	lsls	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800252c:	bf00      	nop
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	1000823f 	.word	0x1000823f
 800253c:	40020940 	.word	0x40020940

08002540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800254e:	e166      	b.n	800281e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	2101      	movs	r1, #1
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	fa01 f303 	lsl.w	r3, r1, r3
 800255c:	4013      	ands	r3, r2
 800255e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2b00      	cmp	r3, #0
 8002564:	f000 8158 	beq.w	8002818 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 0303 	and.w	r3, r3, #3
 8002570:	2b01      	cmp	r3, #1
 8002572:	d005      	beq.n	8002580 <HAL_GPIO_Init+0x40>
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 0303 	and.w	r3, r3, #3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d130      	bne.n	80025e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	2203      	movs	r2, #3
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025b6:	2201      	movs	r2, #1
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4013      	ands	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	091b      	lsrs	r3, r3, #4
 80025cc:	f003 0201 	and.w	r2, r3, #1
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	4313      	orrs	r3, r2
 80025da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	2b03      	cmp	r3, #3
 80025ec:	d017      	beq.n	800261e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	2203      	movs	r2, #3
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43db      	mvns	r3, r3
 8002600:	693a      	ldr	r2, [r7, #16]
 8002602:	4013      	ands	r3, r2
 8002604:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d123      	bne.n	8002672 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	08da      	lsrs	r2, r3, #3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	3208      	adds	r2, #8
 8002632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002636:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	220f      	movs	r2, #15
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43db      	mvns	r3, r3
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	4013      	ands	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	4313      	orrs	r3, r2
 8002662:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	08da      	lsrs	r2, r3, #3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3208      	adds	r2, #8
 800266c:	6939      	ldr	r1, [r7, #16]
 800266e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	2203      	movs	r2, #3
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	43db      	mvns	r3, r3
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	4013      	ands	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f003 0203 	and.w	r2, r3, #3
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4313      	orrs	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 80b2 	beq.w	8002818 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026b4:	4b61      	ldr	r3, [pc, #388]	@ (800283c <HAL_GPIO_Init+0x2fc>)
 80026b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026b8:	4a60      	ldr	r2, [pc, #384]	@ (800283c <HAL_GPIO_Init+0x2fc>)
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6613      	str	r3, [r2, #96]	@ 0x60
 80026c0:	4b5e      	ldr	r3, [pc, #376]	@ (800283c <HAL_GPIO_Init+0x2fc>)
 80026c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80026cc:	4a5c      	ldr	r2, [pc, #368]	@ (8002840 <HAL_GPIO_Init+0x300>)
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	089b      	lsrs	r3, r3, #2
 80026d2:	3302      	adds	r3, #2
 80026d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f003 0303 	and.w	r3, r3, #3
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	220f      	movs	r2, #15
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	4013      	ands	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80026f6:	d02b      	beq.n	8002750 <HAL_GPIO_Init+0x210>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a52      	ldr	r2, [pc, #328]	@ (8002844 <HAL_GPIO_Init+0x304>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d025      	beq.n	800274c <HAL_GPIO_Init+0x20c>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a51      	ldr	r2, [pc, #324]	@ (8002848 <HAL_GPIO_Init+0x308>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d01f      	beq.n	8002748 <HAL_GPIO_Init+0x208>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a50      	ldr	r2, [pc, #320]	@ (800284c <HAL_GPIO_Init+0x30c>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d019      	beq.n	8002744 <HAL_GPIO_Init+0x204>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a4f      	ldr	r2, [pc, #316]	@ (8002850 <HAL_GPIO_Init+0x310>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d013      	beq.n	8002740 <HAL_GPIO_Init+0x200>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a4e      	ldr	r2, [pc, #312]	@ (8002854 <HAL_GPIO_Init+0x314>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d00d      	beq.n	800273c <HAL_GPIO_Init+0x1fc>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4a4d      	ldr	r2, [pc, #308]	@ (8002858 <HAL_GPIO_Init+0x318>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d007      	beq.n	8002738 <HAL_GPIO_Init+0x1f8>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4a4c      	ldr	r2, [pc, #304]	@ (800285c <HAL_GPIO_Init+0x31c>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d101      	bne.n	8002734 <HAL_GPIO_Init+0x1f4>
 8002730:	2307      	movs	r3, #7
 8002732:	e00e      	b.n	8002752 <HAL_GPIO_Init+0x212>
 8002734:	2308      	movs	r3, #8
 8002736:	e00c      	b.n	8002752 <HAL_GPIO_Init+0x212>
 8002738:	2306      	movs	r3, #6
 800273a:	e00a      	b.n	8002752 <HAL_GPIO_Init+0x212>
 800273c:	2305      	movs	r3, #5
 800273e:	e008      	b.n	8002752 <HAL_GPIO_Init+0x212>
 8002740:	2304      	movs	r3, #4
 8002742:	e006      	b.n	8002752 <HAL_GPIO_Init+0x212>
 8002744:	2303      	movs	r3, #3
 8002746:	e004      	b.n	8002752 <HAL_GPIO_Init+0x212>
 8002748:	2302      	movs	r3, #2
 800274a:	e002      	b.n	8002752 <HAL_GPIO_Init+0x212>
 800274c:	2301      	movs	r3, #1
 800274e:	e000      	b.n	8002752 <HAL_GPIO_Init+0x212>
 8002750:	2300      	movs	r3, #0
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	f002 0203 	and.w	r2, r2, #3
 8002758:	0092      	lsls	r2, r2, #2
 800275a:	4093      	lsls	r3, r2
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002762:	4937      	ldr	r1, [pc, #220]	@ (8002840 <HAL_GPIO_Init+0x300>)
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	089b      	lsrs	r3, r3, #2
 8002768:	3302      	adds	r3, #2
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002770:	4b3b      	ldr	r3, [pc, #236]	@ (8002860 <HAL_GPIO_Init+0x320>)
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	43db      	mvns	r3, r3
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d003      	beq.n	8002794 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	4313      	orrs	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002794:	4a32      	ldr	r2, [pc, #200]	@ (8002860 <HAL_GPIO_Init+0x320>)
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800279a:	4b31      	ldr	r3, [pc, #196]	@ (8002860 <HAL_GPIO_Init+0x320>)
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	43db      	mvns	r3, r3
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	4013      	ands	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80027be:	4a28      	ldr	r2, [pc, #160]	@ (8002860 <HAL_GPIO_Init+0x320>)
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80027c4:	4b26      	ldr	r3, [pc, #152]	@ (8002860 <HAL_GPIO_Init+0x320>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	43db      	mvns	r3, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4013      	ands	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d003      	beq.n	80027e8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002860 <HAL_GPIO_Init+0x320>)
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80027ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002860 <HAL_GPIO_Init+0x320>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	43db      	mvns	r3, r3
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4313      	orrs	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002812:	4a13      	ldr	r2, [pc, #76]	@ (8002860 <HAL_GPIO_Init+0x320>)
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	3301      	adds	r3, #1
 800281c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	fa22 f303 	lsr.w	r3, r2, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	f47f ae91 	bne.w	8002550 <HAL_GPIO_Init+0x10>
  }
}
 800282e:	bf00      	nop
 8002830:	bf00      	nop
 8002832:	371c      	adds	r7, #28
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	40021000 	.word	0x40021000
 8002840:	40010000 	.word	0x40010000
 8002844:	48000400 	.word	0x48000400
 8002848:	48000800 	.word	0x48000800
 800284c:	48000c00 	.word	0x48000c00
 8002850:	48001000 	.word	0x48001000
 8002854:	48001400 	.word	0x48001400
 8002858:	48001800 	.word	0x48001800
 800285c:	48001c00 	.word	0x48001c00
 8002860:	40010400 	.word	0x40010400

08002864 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
 800286c:	460b      	mov	r3, r1
 800286e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691a      	ldr	r2, [r3, #16]
 8002874:	887b      	ldrh	r3, [r7, #2]
 8002876:	4013      	ands	r3, r2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d002      	beq.n	8002882 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800287c:	2301      	movs	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
 8002880:	e001      	b.n	8002886 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002886:	7bfb      	ldrb	r3, [r7, #15]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	460b      	mov	r3, r1
 800289e:	807b      	strh	r3, [r7, #2]
 80028a0:	4613      	mov	r3, r2
 80028a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028a4:	787b      	ldrb	r3, [r7, #1]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028aa:	887a      	ldrh	r2, [r7, #2]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028b0:	e002      	b.n	80028b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028b2:	887a      	ldrh	r2, [r7, #2]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028b8:	bf00      	nop
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002900 <HAL_PWREx_GetVoltageRange+0x3c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028d4:	d102      	bne.n	80028dc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80028d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028da:	e00b      	b.n	80028f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80028dc:	4b08      	ldr	r3, [pc, #32]	@ (8002900 <HAL_PWREx_GetVoltageRange+0x3c>)
 80028de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028ea:	d102      	bne.n	80028f2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80028ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028f0:	e000      	b.n	80028f4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80028f2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	40007000 	.word	0x40007000

08002904 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d141      	bne.n	8002996 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002912:	4b4b      	ldr	r3, [pc, #300]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800291a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800291e:	d131      	bne.n	8002984 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002920:	4b47      	ldr	r3, [pc, #284]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002926:	4a46      	ldr	r2, [pc, #280]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800292c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002930:	4b43      	ldr	r3, [pc, #268]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002938:	4a41      	ldr	r2, [pc, #260]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800293e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002940:	4b40      	ldr	r3, [pc, #256]	@ (8002a44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2232      	movs	r2, #50	@ 0x32
 8002946:	fb02 f303 	mul.w	r3, r2, r3
 800294a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800294c:	fba2 2303 	umull	r2, r3, r2, r3
 8002950:	0c9b      	lsrs	r3, r3, #18
 8002952:	3301      	adds	r3, #1
 8002954:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002956:	e002      	b.n	800295e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	3b01      	subs	r3, #1
 800295c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800295e:	4b38      	ldr	r3, [pc, #224]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800296a:	d102      	bne.n	8002972 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f2      	bne.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002972:	4b33      	ldr	r3, [pc, #204]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800297a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800297e:	d158      	bne.n	8002a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002980:	2303      	movs	r3, #3
 8002982:	e057      	b.n	8002a34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002984:	4b2e      	ldr	r3, [pc, #184]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800298a:	4a2d      	ldr	r2, [pc, #180]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800298c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002990:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002994:	e04d      	b.n	8002a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800299c:	d141      	bne.n	8002a22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800299e:	4b28      	ldr	r3, [pc, #160]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029aa:	d131      	bne.n	8002a10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029ac:	4b24      	ldr	r3, [pc, #144]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029b2:	4a23      	ldr	r2, [pc, #140]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029bc:	4b20      	ldr	r3, [pc, #128]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029c4:	4a1e      	ldr	r2, [pc, #120]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80029cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2232      	movs	r2, #50	@ 0x32
 80029d2:	fb02 f303 	mul.w	r3, r2, r3
 80029d6:	4a1c      	ldr	r2, [pc, #112]	@ (8002a48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029d8:	fba2 2303 	umull	r2, r3, r2, r3
 80029dc:	0c9b      	lsrs	r3, r3, #18
 80029de:	3301      	adds	r3, #1
 80029e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029e2:	e002      	b.n	80029ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029ea:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029f6:	d102      	bne.n	80029fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f2      	bne.n	80029e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029fe:	4b10      	ldr	r3, [pc, #64]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0a:	d112      	bne.n	8002a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e011      	b.n	8002a34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a10:	4b0b      	ldr	r3, [pc, #44]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a16:	4a0a      	ldr	r2, [pc, #40]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002a20:	e007      	b.n	8002a32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a22:	4b07      	ldr	r3, [pc, #28]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a2a:	4a05      	ldr	r2, [pc, #20]	@ (8002a40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a2c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a30:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	40007000 	.word	0x40007000
 8002a44:	20040000 	.word	0x20040000
 8002a48:	431bde83 	.word	0x431bde83

08002a4c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002a50:	4b05      	ldr	r3, [pc, #20]	@ (8002a68 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	4a04      	ldr	r2, [pc, #16]	@ (8002a68 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002a56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a5a:	6053      	str	r3, [r2, #4]
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
 8002a66:	bf00      	nop
 8002a68:	40007000 	.word	0x40007000

08002a6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b088      	sub	sp, #32
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d102      	bne.n	8002a80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f000 bc08 	b.w	8003290 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a80:	4b96      	ldr	r3, [pc, #600]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f003 030c 	and.w	r3, r3, #12
 8002a88:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a8a:	4b94      	ldr	r3, [pc, #592]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	f003 0303 	and.w	r3, r3, #3
 8002a92:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0310 	and.w	r3, r3, #16
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 80e4 	beq.w	8002c6a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d007      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x4c>
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	2b0c      	cmp	r3, #12
 8002aac:	f040 808b 	bne.w	8002bc6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	f040 8087 	bne.w	8002bc6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ab8:	4b88      	ldr	r3, [pc, #544]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0302 	and.w	r3, r3, #2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d005      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x64>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d101      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e3df      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6a1a      	ldr	r2, [r3, #32]
 8002ad4:	4b81      	ldr	r3, [pc, #516]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0308 	and.w	r3, r3, #8
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d004      	beq.n	8002aea <HAL_RCC_OscConfig+0x7e>
 8002ae0:	4b7e      	ldr	r3, [pc, #504]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ae8:	e005      	b.n	8002af6 <HAL_RCC_OscConfig+0x8a>
 8002aea:	4b7c      	ldr	r3, [pc, #496]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002af0:	091b      	lsrs	r3, r3, #4
 8002af2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d223      	bcs.n	8002b42 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 fdcc 	bl	800369c <RCC_SetFlashLatencyFromMSIRange>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e3c0      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b0e:	4b73      	ldr	r3, [pc, #460]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a72      	ldr	r2, [pc, #456]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b14:	f043 0308 	orr.w	r3, r3, #8
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	4b70      	ldr	r3, [pc, #448]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	496d      	ldr	r1, [pc, #436]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b2c:	4b6b      	ldr	r3, [pc, #428]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	021b      	lsls	r3, r3, #8
 8002b3a:	4968      	ldr	r1, [pc, #416]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	604b      	str	r3, [r1, #4]
 8002b40:	e025      	b.n	8002b8e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b42:	4b66      	ldr	r3, [pc, #408]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a65      	ldr	r2, [pc, #404]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b48:	f043 0308 	orr.w	r3, r3, #8
 8002b4c:	6013      	str	r3, [r2, #0]
 8002b4e:	4b63      	ldr	r3, [pc, #396]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	4960      	ldr	r1, [pc, #384]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b60:	4b5e      	ldr	r3, [pc, #376]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	021b      	lsls	r3, r3, #8
 8002b6e:	495b      	ldr	r1, [pc, #364]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d109      	bne.n	8002b8e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f000 fd8c 	bl	800369c <RCC_SetFlashLatencyFromMSIRange>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e380      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b8e:	f000 fcc1 	bl	8003514 <HAL_RCC_GetSysClockFreq>
 8002b92:	4602      	mov	r2, r0
 8002b94:	4b51      	ldr	r3, [pc, #324]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	091b      	lsrs	r3, r3, #4
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	4950      	ldr	r1, [pc, #320]	@ (8002ce0 <HAL_RCC_OscConfig+0x274>)
 8002ba0:	5ccb      	ldrb	r3, [r1, r3]
 8002ba2:	f003 031f 	and.w	r3, r3, #31
 8002ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8002baa:	4a4e      	ldr	r2, [pc, #312]	@ (8002ce4 <HAL_RCC_OscConfig+0x278>)
 8002bac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002bae:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce8 <HAL_RCC_OscConfig+0x27c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fe fd22 	bl	80015fc <HAL_InitTick>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002bbc:	7bfb      	ldrb	r3, [r7, #15]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d052      	beq.n	8002c68 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	e364      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d032      	beq.n	8002c34 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002bce:	4b43      	ldr	r3, [pc, #268]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a42      	ldr	r2, [pc, #264]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bda:	f7fe fd5f 	bl	800169c <HAL_GetTick>
 8002bde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002be0:	e008      	b.n	8002bf4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002be2:	f7fe fd5b 	bl	800169c <HAL_GetTick>
 8002be6:	4602      	mov	r2, r0
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	1ad3      	subs	r3, r2, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d901      	bls.n	8002bf4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e34d      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002bf4:	4b39      	ldr	r3, [pc, #228]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d0f0      	beq.n	8002be2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c00:	4b36      	ldr	r3, [pc, #216]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a35      	ldr	r2, [pc, #212]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c06:	f043 0308 	orr.w	r3, r3, #8
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	4b33      	ldr	r3, [pc, #204]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a1b      	ldr	r3, [r3, #32]
 8002c18:	4930      	ldr	r1, [pc, #192]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	021b      	lsls	r3, r3, #8
 8002c2c:	492b      	ldr	r1, [pc, #172]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	604b      	str	r3, [r1, #4]
 8002c32:	e01a      	b.n	8002c6a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c34:	4b29      	ldr	r3, [pc, #164]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a28      	ldr	r2, [pc, #160]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c3a:	f023 0301 	bic.w	r3, r3, #1
 8002c3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c40:	f7fe fd2c 	bl	800169c <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c48:	f7fe fd28 	bl	800169c <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e31a      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c5a:	4b20      	ldr	r3, [pc, #128]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f0      	bne.n	8002c48 <HAL_RCC_OscConfig+0x1dc>
 8002c66:	e000      	b.n	8002c6a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d073      	beq.n	8002d5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	2b08      	cmp	r3, #8
 8002c7a:	d005      	beq.n	8002c88 <HAL_RCC_OscConfig+0x21c>
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	2b0c      	cmp	r3, #12
 8002c80:	d10e      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	2b03      	cmp	r3, #3
 8002c86:	d10b      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c88:	4b14      	ldr	r3, [pc, #80]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d063      	beq.n	8002d5c <HAL_RCC_OscConfig+0x2f0>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d15f      	bne.n	8002d5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e2f7      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ca8:	d106      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x24c>
 8002caa:	4b0c      	ldr	r3, [pc, #48]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a0b      	ldr	r2, [pc, #44]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	e025      	b.n	8002d04 <HAL_RCC_OscConfig+0x298>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cc0:	d114      	bne.n	8002cec <HAL_RCC_OscConfig+0x280>
 8002cc2:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a05      	ldr	r2, [pc, #20]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002cc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ccc:	6013      	str	r3, [r2, #0]
 8002cce:	4b03      	ldr	r3, [pc, #12]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a02      	ldr	r2, [pc, #8]	@ (8002cdc <HAL_RCC_OscConfig+0x270>)
 8002cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	e013      	b.n	8002d04 <HAL_RCC_OscConfig+0x298>
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	0800988c 	.word	0x0800988c
 8002ce4:	20040000 	.word	0x20040000
 8002ce8:	20040004 	.word	0x20040004
 8002cec:	4ba0      	ldr	r3, [pc, #640]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a9f      	ldr	r2, [pc, #636]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002cf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cf6:	6013      	str	r3, [r2, #0]
 8002cf8:	4b9d      	ldr	r3, [pc, #628]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a9c      	ldr	r2, [pc, #624]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002cfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d013      	beq.n	8002d34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0c:	f7fe fcc6 	bl	800169c <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d14:	f7fe fcc2 	bl	800169c <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b64      	cmp	r3, #100	@ 0x64
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e2b4      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d26:	4b92      	ldr	r3, [pc, #584]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x2a8>
 8002d32:	e014      	b.n	8002d5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d34:	f7fe fcb2 	bl	800169c <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d3c:	f7fe fcae 	bl	800169c <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	@ 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e2a0      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d4e:	4b88      	ldr	r3, [pc, #544]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0x2d0>
 8002d5a:	e000      	b.n	8002d5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d060      	beq.n	8002e2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	2b04      	cmp	r3, #4
 8002d6e:	d005      	beq.n	8002d7c <HAL_RCC_OscConfig+0x310>
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	2b0c      	cmp	r3, #12
 8002d74:	d119      	bne.n	8002daa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d116      	bne.n	8002daa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d7c:	4b7c      	ldr	r3, [pc, #496]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d005      	beq.n	8002d94 <HAL_RCC_OscConfig+0x328>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e27d      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d94:	4b76      	ldr	r3, [pc, #472]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	691b      	ldr	r3, [r3, #16]
 8002da0:	061b      	lsls	r3, r3, #24
 8002da2:	4973      	ldr	r1, [pc, #460]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002da8:	e040      	b.n	8002e2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d023      	beq.n	8002dfa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002db2:	4b6f      	ldr	r3, [pc, #444]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a6e      	ldr	r2, [pc, #440]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dbe:	f7fe fc6d 	bl	800169c <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dc6:	f7fe fc69 	bl	800169c <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e25b      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dd8:	4b65      	ldr	r3, [pc, #404]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0f0      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de4:	4b62      	ldr	r3, [pc, #392]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	061b      	lsls	r3, r3, #24
 8002df2:	495f      	ldr	r1, [pc, #380]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	604b      	str	r3, [r1, #4]
 8002df8:	e018      	b.n	8002e2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dfa:	4b5d      	ldr	r3, [pc, #372]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a5c      	ldr	r2, [pc, #368]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002e00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e06:	f7fe fc49 	bl	800169c <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e0e:	f7fe fc45 	bl	800169c <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e237      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e20:	4b53      	ldr	r3, [pc, #332]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1f0      	bne.n	8002e0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0308 	and.w	r3, r3, #8
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d03c      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	695b      	ldr	r3, [r3, #20]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d01c      	beq.n	8002e7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e40:	4b4b      	ldr	r3, [pc, #300]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e46:	4a4a      	ldr	r2, [pc, #296]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e50:	f7fe fc24 	bl	800169c <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e58:	f7fe fc20 	bl	800169c <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e212      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e6a:	4b41      	ldr	r3, [pc, #260]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d0ef      	beq.n	8002e58 <HAL_RCC_OscConfig+0x3ec>
 8002e78:	e01b      	b.n	8002eb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002e7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e80:	4a3b      	ldr	r2, [pc, #236]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8a:	f7fe fc07 	bl	800169c <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e92:	f7fe fc03 	bl	800169c <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e1f5      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea4:	4b32      	ldr	r3, [pc, #200]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1ef      	bne.n	8002e92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 80a6 	beq.w	800300c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ec4:	4b2a      	ldr	r3, [pc, #168]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10d      	bne.n	8002eec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed0:	4b27      	ldr	r3, [pc, #156]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed4:	4a26      	ldr	r2, [pc, #152]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002edc:	4b24      	ldr	r3, [pc, #144]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eec:	4b21      	ldr	r3, [pc, #132]	@ (8002f74 <HAL_RCC_OscConfig+0x508>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d118      	bne.n	8002f2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ef8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f74 <HAL_RCC_OscConfig+0x508>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a1d      	ldr	r2, [pc, #116]	@ (8002f74 <HAL_RCC_OscConfig+0x508>)
 8002efe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f04:	f7fe fbca 	bl	800169c <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f0c:	f7fe fbc6 	bl	800169c <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e1b8      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f1e:	4b15      	ldr	r3, [pc, #84]	@ (8002f74 <HAL_RCC_OscConfig+0x508>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d0f0      	beq.n	8002f0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d108      	bne.n	8002f44 <HAL_RCC_OscConfig+0x4d8>
 8002f32:	4b0f      	ldr	r3, [pc, #60]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f38:	4a0d      	ldr	r2, [pc, #52]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002f3a:	f043 0301 	orr.w	r3, r3, #1
 8002f3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f42:	e029      	b.n	8002f98 <HAL_RCC_OscConfig+0x52c>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	2b05      	cmp	r3, #5
 8002f4a:	d115      	bne.n	8002f78 <HAL_RCC_OscConfig+0x50c>
 8002f4c:	4b08      	ldr	r3, [pc, #32]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f52:	4a07      	ldr	r2, [pc, #28]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002f54:	f043 0304 	orr.w	r3, r3, #4
 8002f58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f5c:	4b04      	ldr	r3, [pc, #16]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f62:	4a03      	ldr	r2, [pc, #12]	@ (8002f70 <HAL_RCC_OscConfig+0x504>)
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f6c:	e014      	b.n	8002f98 <HAL_RCC_OscConfig+0x52c>
 8002f6e:	bf00      	nop
 8002f70:	40021000 	.word	0x40021000
 8002f74:	40007000 	.word	0x40007000
 8002f78:	4b9d      	ldr	r3, [pc, #628]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8002f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7e:	4a9c      	ldr	r2, [pc, #624]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8002f80:	f023 0301 	bic.w	r3, r3, #1
 8002f84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f88:	4b99      	ldr	r3, [pc, #612]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8002f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8e:	4a98      	ldr	r2, [pc, #608]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8002f90:	f023 0304 	bic.w	r3, r3, #4
 8002f94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d016      	beq.n	8002fce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa0:	f7fe fb7c 	bl	800169c <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa8:	f7fe fb78 	bl	800169c <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e168      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fbe:	4b8c      	ldr	r3, [pc, #560]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8002fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0ed      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x53c>
 8002fcc:	e015      	b.n	8002ffa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fce:	f7fe fb65 	bl	800169c <HAL_GetTick>
 8002fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fd4:	e00a      	b.n	8002fec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd6:	f7fe fb61 	bl	800169c <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e151      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fec:	4b80      	ldr	r3, [pc, #512]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8002fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1ed      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ffa:	7ffb      	ldrb	r3, [r7, #31]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d105      	bne.n	800300c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003000:	4b7b      	ldr	r3, [pc, #492]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003004:	4a7a      	ldr	r2, [pc, #488]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003006:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800300a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0320 	and.w	r3, r3, #32
 8003014:	2b00      	cmp	r3, #0
 8003016:	d03c      	beq.n	8003092 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301c:	2b00      	cmp	r3, #0
 800301e:	d01c      	beq.n	800305a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003020:	4b73      	ldr	r3, [pc, #460]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003022:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003026:	4a72      	ldr	r2, [pc, #456]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003028:	f043 0301 	orr.w	r3, r3, #1
 800302c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003030:	f7fe fb34 	bl	800169c <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003038:	f7fe fb30 	bl	800169c <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e122      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800304a:	4b69      	ldr	r3, [pc, #420]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 800304c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ef      	beq.n	8003038 <HAL_RCC_OscConfig+0x5cc>
 8003058:	e01b      	b.n	8003092 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800305a:	4b65      	ldr	r3, [pc, #404]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 800305c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003060:	4a63      	ldr	r2, [pc, #396]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003062:	f023 0301 	bic.w	r3, r3, #1
 8003066:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306a:	f7fe fb17 	bl	800169c <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003072:	f7fe fb13 	bl	800169c <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e105      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003084:	4b5a      	ldr	r3, [pc, #360]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003086:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1ef      	bne.n	8003072 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003096:	2b00      	cmp	r3, #0
 8003098:	f000 80f9 	beq.w	800328e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	f040 80cf 	bne.w	8003244 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80030a6:	4b52      	ldr	r3, [pc, #328]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f003 0203 	and.w	r2, r3, #3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d12c      	bne.n	8003114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c4:	3b01      	subs	r3, #1
 80030c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d123      	bne.n	8003114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030d8:	429a      	cmp	r2, r3
 80030da:	d11b      	bne.n	8003114 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d113      	bne.n	8003114 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f6:	085b      	lsrs	r3, r3, #1
 80030f8:	3b01      	subs	r3, #1
 80030fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d109      	bne.n	8003114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310a:	085b      	lsrs	r3, r3, #1
 800310c:	3b01      	subs	r3, #1
 800310e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003110:	429a      	cmp	r2, r3
 8003112:	d071      	beq.n	80031f8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	2b0c      	cmp	r3, #12
 8003118:	d068      	beq.n	80031ec <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800311a:	4b35      	ldr	r3, [pc, #212]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d105      	bne.n	8003132 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003126:	4b32      	ldr	r3, [pc, #200]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e0ac      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003136:	4b2e      	ldr	r3, [pc, #184]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a2d      	ldr	r2, [pc, #180]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 800313c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003140:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003142:	f7fe faab 	bl	800169c <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003148:	e008      	b.n	800315c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800314a:	f7fe faa7 	bl	800169c <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e099      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800315c:	4b24      	ldr	r3, [pc, #144]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d1f0      	bne.n	800314a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003168:	4b21      	ldr	r3, [pc, #132]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 800316a:	68da      	ldr	r2, [r3, #12]
 800316c:	4b21      	ldr	r3, [pc, #132]	@ (80031f4 <HAL_RCC_OscConfig+0x788>)
 800316e:	4013      	ands	r3, r2
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003178:	3a01      	subs	r2, #1
 800317a:	0112      	lsls	r2, r2, #4
 800317c:	4311      	orrs	r1, r2
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003182:	0212      	lsls	r2, r2, #8
 8003184:	4311      	orrs	r1, r2
 8003186:	687a      	ldr	r2, [r7, #4]
 8003188:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800318a:	0852      	lsrs	r2, r2, #1
 800318c:	3a01      	subs	r2, #1
 800318e:	0552      	lsls	r2, r2, #21
 8003190:	4311      	orrs	r1, r2
 8003192:	687a      	ldr	r2, [r7, #4]
 8003194:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003196:	0852      	lsrs	r2, r2, #1
 8003198:	3a01      	subs	r2, #1
 800319a:	0652      	lsls	r2, r2, #25
 800319c:	4311      	orrs	r1, r2
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031a2:	06d2      	lsls	r2, r2, #27
 80031a4:	430a      	orrs	r2, r1
 80031a6:	4912      	ldr	r1, [pc, #72]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031ac:	4b10      	ldr	r3, [pc, #64]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a0f      	ldr	r2, [pc, #60]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 80031b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031b8:	4b0d      	ldr	r3, [pc, #52]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	4a0c      	ldr	r2, [pc, #48]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 80031be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031c4:	f7fe fa6a 	bl	800169c <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031cc:	f7fe fa66 	bl	800169c <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e058      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031de:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <HAL_RCC_OscConfig+0x784>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d0f0      	beq.n	80031cc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031ea:	e050      	b.n	800328e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e04f      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
 80031f0:	40021000 	.word	0x40021000
 80031f4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f8:	4b27      	ldr	r3, [pc, #156]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d144      	bne.n	800328e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003204:	4b24      	ldr	r3, [pc, #144]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a23      	ldr	r2, [pc, #140]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 800320a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800320e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003210:	4b21      	ldr	r3, [pc, #132]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	4a20      	ldr	r2, [pc, #128]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 8003216:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800321a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800321c:	f7fe fa3e 	bl	800169c <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7fe fa3a 	bl	800169c <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e02c      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003236:	4b18      	ldr	r3, [pc, #96]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0x7b8>
 8003242:	e024      	b.n	800328e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003244:	69bb      	ldr	r3, [r7, #24]
 8003246:	2b0c      	cmp	r3, #12
 8003248:	d01f      	beq.n	800328a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324a:	4b13      	ldr	r3, [pc, #76]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a12      	ldr	r2, [pc, #72]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 8003250:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003254:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003256:	f7fe fa21 	bl	800169c <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800325e:	f7fe fa1d 	bl	800169c <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e00f      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003270:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f0      	bne.n	800325e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800327c:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 800327e:	68da      	ldr	r2, [r3, #12]
 8003280:	4905      	ldr	r1, [pc, #20]	@ (8003298 <HAL_RCC_OscConfig+0x82c>)
 8003282:	4b06      	ldr	r3, [pc, #24]	@ (800329c <HAL_RCC_OscConfig+0x830>)
 8003284:	4013      	ands	r3, r2
 8003286:	60cb      	str	r3, [r1, #12]
 8003288:	e001      	b.n	800328e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3720      	adds	r7, #32
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40021000 	.word	0x40021000
 800329c:	feeefffc 	.word	0xfeeefffc

080032a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e11d      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032b8:	4b90      	ldr	r3, [pc, #576]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 030f 	and.w	r3, r3, #15
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d910      	bls.n	80032e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032c6:	4b8d      	ldr	r3, [pc, #564]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f023 020f 	bic.w	r2, r3, #15
 80032ce:	498b      	ldr	r1, [pc, #556]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032d6:	4b89      	ldr	r3, [pc, #548]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d001      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e105      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d010      	beq.n	8003316 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	4b81      	ldr	r3, [pc, #516]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003300:	429a      	cmp	r2, r3
 8003302:	d908      	bls.n	8003316 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003304:	4b7e      	ldr	r3, [pc, #504]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	497b      	ldr	r1, [pc, #492]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d079      	beq.n	8003416 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b03      	cmp	r3, #3
 8003328:	d11e      	bne.n	8003368 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800332a:	4b75      	ldr	r3, [pc, #468]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e0dc      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800333a:	f000 fa09 	bl	8003750 <RCC_GetSysClockFreqFromPLLSource>
 800333e:	4603      	mov	r3, r0
 8003340:	4a70      	ldr	r2, [pc, #448]	@ (8003504 <HAL_RCC_ClockConfig+0x264>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d946      	bls.n	80033d4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003346:	4b6e      	ldr	r3, [pc, #440]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d140      	bne.n	80033d4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003352:	4b6b      	ldr	r3, [pc, #428]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800335a:	4a69      	ldr	r2, [pc, #420]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 800335c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003360:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003362:	2380      	movs	r3, #128	@ 0x80
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	e035      	b.n	80033d4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	2b02      	cmp	r3, #2
 800336e:	d107      	bne.n	8003380 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003370:	4b63      	ldr	r3, [pc, #396]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d115      	bne.n	80033a8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e0b9      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d107      	bne.n	8003398 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003388:	4b5d      	ldr	r3, [pc, #372]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d109      	bne.n	80033a8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e0ad      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003398:	4b59      	ldr	r3, [pc, #356]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e0a5      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80033a8:	f000 f8b4 	bl	8003514 <HAL_RCC_GetSysClockFreq>
 80033ac:	4603      	mov	r3, r0
 80033ae:	4a55      	ldr	r2, [pc, #340]	@ (8003504 <HAL_RCC_ClockConfig+0x264>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d90f      	bls.n	80033d4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80033b4:	4b52      	ldr	r3, [pc, #328]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d109      	bne.n	80033d4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80033c0:	4b4f      	ldr	r3, [pc, #316]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033c8:	4a4d      	ldr	r2, [pc, #308]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80033ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033ce:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80033d0:	2380      	movs	r3, #128	@ 0x80
 80033d2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033d4:	4b4a      	ldr	r3, [pc, #296]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f023 0203 	bic.w	r2, r3, #3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	4947      	ldr	r1, [pc, #284]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033e6:	f7fe f959 	bl	800169c <HAL_GetTick>
 80033ea:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ec:	e00a      	b.n	8003404 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033ee:	f7fe f955 	bl	800169c <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e077      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003404:	4b3e      	ldr	r3, [pc, #248]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f003 020c 	and.w	r2, r3, #12
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	429a      	cmp	r2, r3
 8003414:	d1eb      	bne.n	80033ee <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2b80      	cmp	r3, #128	@ 0x80
 800341a:	d105      	bne.n	8003428 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800341c:	4b38      	ldr	r3, [pc, #224]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4a37      	ldr	r2, [pc, #220]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003422:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003426:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0302 	and.w	r3, r3, #2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d010      	beq.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689a      	ldr	r2, [r3, #8]
 8003438:	4b31      	ldr	r3, [pc, #196]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003440:	429a      	cmp	r2, r3
 8003442:	d208      	bcs.n	8003456 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003444:	4b2e      	ldr	r3, [pc, #184]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	492b      	ldr	r1, [pc, #172]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003452:	4313      	orrs	r3, r2
 8003454:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003456:	4b29      	ldr	r3, [pc, #164]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	429a      	cmp	r2, r3
 8003462:	d210      	bcs.n	8003486 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003464:	4b25      	ldr	r3, [pc, #148]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f023 020f 	bic.w	r2, r3, #15
 800346c:	4923      	ldr	r1, [pc, #140]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	4313      	orrs	r3, r2
 8003472:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003474:	4b21      	ldr	r3, [pc, #132]	@ (80034fc <HAL_RCC_ClockConfig+0x25c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 030f 	and.w	r3, r3, #15
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d001      	beq.n	8003486 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e036      	b.n	80034f4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0304 	and.w	r3, r3, #4
 800348e:	2b00      	cmp	r3, #0
 8003490:	d008      	beq.n	80034a4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003492:	4b1b      	ldr	r3, [pc, #108]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	4918      	ldr	r1, [pc, #96]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d009      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034b0:	4b13      	ldr	r3, [pc, #76]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	4910      	ldr	r1, [pc, #64]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034c4:	f000 f826 	bl	8003514 <HAL_RCC_GetSysClockFreq>
 80034c8:	4602      	mov	r2, r0
 80034ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003500 <HAL_RCC_ClockConfig+0x260>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	091b      	lsrs	r3, r3, #4
 80034d0:	f003 030f 	and.w	r3, r3, #15
 80034d4:	490c      	ldr	r1, [pc, #48]	@ (8003508 <HAL_RCC_ClockConfig+0x268>)
 80034d6:	5ccb      	ldrb	r3, [r1, r3]
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	fa22 f303 	lsr.w	r3, r2, r3
 80034e0:	4a0a      	ldr	r2, [pc, #40]	@ (800350c <HAL_RCC_ClockConfig+0x26c>)
 80034e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <HAL_RCC_ClockConfig+0x270>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fe f887 	bl	80015fc <HAL_InitTick>
 80034ee:	4603      	mov	r3, r0
 80034f0:	73fb      	strb	r3, [r7, #15]

  return status;
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40022000 	.word	0x40022000
 8003500:	40021000 	.word	0x40021000
 8003504:	04c4b400 	.word	0x04c4b400
 8003508:	0800988c 	.word	0x0800988c
 800350c:	20040000 	.word	0x20040000
 8003510:	20040004 	.word	0x20040004

08003514 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003514:	b480      	push	{r7}
 8003516:	b089      	sub	sp, #36	@ 0x24
 8003518:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800351a:	2300      	movs	r3, #0
 800351c:	61fb      	str	r3, [r7, #28]
 800351e:	2300      	movs	r3, #0
 8003520:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003522:	4b3e      	ldr	r3, [pc, #248]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 030c 	and.w	r3, r3, #12
 800352a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800352c:	4b3b      	ldr	r3, [pc, #236]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d005      	beq.n	8003548 <HAL_RCC_GetSysClockFreq+0x34>
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	2b0c      	cmp	r3, #12
 8003540:	d121      	bne.n	8003586 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d11e      	bne.n	8003586 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003548:	4b34      	ldr	r3, [pc, #208]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0308 	and.w	r3, r3, #8
 8003550:	2b00      	cmp	r3, #0
 8003552:	d107      	bne.n	8003564 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003554:	4b31      	ldr	r3, [pc, #196]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 8003556:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800355a:	0a1b      	lsrs	r3, r3, #8
 800355c:	f003 030f 	and.w	r3, r3, #15
 8003560:	61fb      	str	r3, [r7, #28]
 8003562:	e005      	b.n	8003570 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003564:	4b2d      	ldr	r3, [pc, #180]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	091b      	lsrs	r3, r3, #4
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003570:	4a2b      	ldr	r2, [pc, #172]	@ (8003620 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003578:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d10d      	bne.n	800359c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003580:	69fb      	ldr	r3, [r7, #28]
 8003582:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003584:	e00a      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	2b04      	cmp	r3, #4
 800358a:	d102      	bne.n	8003592 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800358c:	4b25      	ldr	r3, [pc, #148]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x110>)
 800358e:	61bb      	str	r3, [r7, #24]
 8003590:	e004      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	2b08      	cmp	r3, #8
 8003596:	d101      	bne.n	800359c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003598:	4b23      	ldr	r3, [pc, #140]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x114>)
 800359a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	2b0c      	cmp	r3, #12
 80035a0:	d134      	bne.n	800360c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035a2:	4b1e      	ldr	r3, [pc, #120]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d003      	beq.n	80035ba <HAL_RCC_GetSysClockFreq+0xa6>
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	2b03      	cmp	r3, #3
 80035b6:	d003      	beq.n	80035c0 <HAL_RCC_GetSysClockFreq+0xac>
 80035b8:	e005      	b.n	80035c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x110>)
 80035bc:	617b      	str	r3, [r7, #20]
      break;
 80035be:	e005      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035c0:	4b19      	ldr	r3, [pc, #100]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x114>)
 80035c2:	617b      	str	r3, [r7, #20]
      break;
 80035c4:	e002      	b.n	80035cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	617b      	str	r3, [r7, #20]
      break;
 80035ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035cc:	4b13      	ldr	r3, [pc, #76]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	091b      	lsrs	r3, r3, #4
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	3301      	adds	r3, #1
 80035d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035da:	4b10      	ldr	r3, [pc, #64]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 80035dc:	68db      	ldr	r3, [r3, #12]
 80035de:	0a1b      	lsrs	r3, r3, #8
 80035e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	fb03 f202 	mul.w	r2, r3, r2
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035f2:	4b0a      	ldr	r3, [pc, #40]	@ (800361c <HAL_RCC_GetSysClockFreq+0x108>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	0e5b      	lsrs	r3, r3, #25
 80035f8:	f003 0303 	and.w	r3, r3, #3
 80035fc:	3301      	adds	r3, #1
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	fbb2 f3f3 	udiv	r3, r2, r3
 800360a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800360c:	69bb      	ldr	r3, [r7, #24]
}
 800360e:	4618      	mov	r0, r3
 8003610:	3724      	adds	r7, #36	@ 0x24
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000
 8003620:	080098a4 	.word	0x080098a4
 8003624:	00f42400 	.word	0x00f42400
 8003628:	007a1200 	.word	0x007a1200

0800362c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003630:	4b03      	ldr	r3, [pc, #12]	@ (8003640 <HAL_RCC_GetHCLKFreq+0x14>)
 8003632:	681b      	ldr	r3, [r3, #0]
}
 8003634:	4618      	mov	r0, r3
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	20040000 	.word	0x20040000

08003644 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003648:	f7ff fff0 	bl	800362c <HAL_RCC_GetHCLKFreq>
 800364c:	4602      	mov	r2, r0
 800364e:	4b06      	ldr	r3, [pc, #24]	@ (8003668 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	0a1b      	lsrs	r3, r3, #8
 8003654:	f003 0307 	and.w	r3, r3, #7
 8003658:	4904      	ldr	r1, [pc, #16]	@ (800366c <HAL_RCC_GetPCLK1Freq+0x28>)
 800365a:	5ccb      	ldrb	r3, [r1, r3]
 800365c:	f003 031f 	and.w	r3, r3, #31
 8003660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003664:	4618      	mov	r0, r3
 8003666:	bd80      	pop	{r7, pc}
 8003668:	40021000 	.word	0x40021000
 800366c:	0800989c 	.word	0x0800989c

08003670 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003674:	f7ff ffda 	bl	800362c <HAL_RCC_GetHCLKFreq>
 8003678:	4602      	mov	r2, r0
 800367a:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <HAL_RCC_GetPCLK2Freq+0x24>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	0adb      	lsrs	r3, r3, #11
 8003680:	f003 0307 	and.w	r3, r3, #7
 8003684:	4904      	ldr	r1, [pc, #16]	@ (8003698 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003686:	5ccb      	ldrb	r3, [r1, r3]
 8003688:	f003 031f 	and.w	r3, r3, #31
 800368c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003690:	4618      	mov	r0, r3
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40021000 	.word	0x40021000
 8003698:	0800989c 	.word	0x0800989c

0800369c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b086      	sub	sp, #24
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036a4:	2300      	movs	r3, #0
 80036a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036a8:	4b27      	ldr	r3, [pc, #156]	@ (8003748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d003      	beq.n	80036bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036b4:	f7ff f906 	bl	80028c4 <HAL_PWREx_GetVoltageRange>
 80036b8:	6178      	str	r0, [r7, #20]
 80036ba:	e014      	b.n	80036e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036bc:	4b22      	ldr	r3, [pc, #136]	@ (8003748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c0:	4a21      	ldr	r2, [pc, #132]	@ (8003748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80036c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036d0:	60fb      	str	r3, [r7, #12]
 80036d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036d4:	f7ff f8f6 	bl	80028c4 <HAL_PWREx_GetVoltageRange>
 80036d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036da:	4b1b      	ldr	r3, [pc, #108]	@ (8003748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036de:	4a1a      	ldr	r2, [pc, #104]	@ (8003748 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80036e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036ec:	d10b      	bne.n	8003706 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2b80      	cmp	r3, #128	@ 0x80
 80036f2:	d913      	bls.n	800371c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80036f8:	d902      	bls.n	8003700 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036fa:	2302      	movs	r3, #2
 80036fc:	613b      	str	r3, [r7, #16]
 80036fe:	e00d      	b.n	800371c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003700:	2301      	movs	r3, #1
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	e00a      	b.n	800371c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2b7f      	cmp	r3, #127	@ 0x7f
 800370a:	d902      	bls.n	8003712 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800370c:	2302      	movs	r3, #2
 800370e:	613b      	str	r3, [r7, #16]
 8003710:	e004      	b.n	800371c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b70      	cmp	r3, #112	@ 0x70
 8003716:	d101      	bne.n	800371c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003718:	2301      	movs	r3, #1
 800371a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800371c:	4b0b      	ldr	r3, [pc, #44]	@ (800374c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f023 020f 	bic.w	r2, r3, #15
 8003724:	4909      	ldr	r1, [pc, #36]	@ (800374c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	4313      	orrs	r3, r2
 800372a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800372c:	4b07      	ldr	r3, [pc, #28]	@ (800374c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 030f 	and.w	r3, r3, #15
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	429a      	cmp	r2, r3
 8003738:	d001      	beq.n	800373e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e000      	b.n	8003740 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40021000 	.word	0x40021000
 800374c:	40022000 	.word	0x40022000

08003750 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003750:	b480      	push	{r7}
 8003752:	b087      	sub	sp, #28
 8003754:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003756:	4b2d      	ldr	r3, [pc, #180]	@ (800380c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b03      	cmp	r3, #3
 8003764:	d00b      	beq.n	800377e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2b03      	cmp	r3, #3
 800376a:	d825      	bhi.n	80037b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d008      	beq.n	8003784 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2b02      	cmp	r3, #2
 8003776:	d11f      	bne.n	80037b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003778:	4b25      	ldr	r3, [pc, #148]	@ (8003810 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800377a:	613b      	str	r3, [r7, #16]
    break;
 800377c:	e01f      	b.n	80037be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800377e:	4b25      	ldr	r3, [pc, #148]	@ (8003814 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003780:	613b      	str	r3, [r7, #16]
    break;
 8003782:	e01c      	b.n	80037be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003784:	4b21      	ldr	r3, [pc, #132]	@ (800380c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	2b00      	cmp	r3, #0
 800378e:	d107      	bne.n	80037a0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003790:	4b1e      	ldr	r3, [pc, #120]	@ (800380c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003796:	0a1b      	lsrs	r3, r3, #8
 8003798:	f003 030f 	and.w	r3, r3, #15
 800379c:	617b      	str	r3, [r7, #20]
 800379e:	e005      	b.n	80037ac <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80037a0:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	091b      	lsrs	r3, r3, #4
 80037a6:	f003 030f 	and.w	r3, r3, #15
 80037aa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80037ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003818 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b4:	613b      	str	r3, [r7, #16]
    break;
 80037b6:	e002      	b.n	80037be <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80037b8:	2300      	movs	r3, #0
 80037ba:	613b      	str	r3, [r7, #16]
    break;
 80037bc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037be:	4b13      	ldr	r3, [pc, #76]	@ (800380c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	091b      	lsrs	r3, r3, #4
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	3301      	adds	r3, #1
 80037ca:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037cc:	4b0f      	ldr	r3, [pc, #60]	@ (800380c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	0a1b      	lsrs	r3, r3, #8
 80037d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	fb03 f202 	mul.w	r2, r3, r2
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037e4:	4b09      	ldr	r3, [pc, #36]	@ (800380c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	0e5b      	lsrs	r3, r3, #25
 80037ea:	f003 0303 	and.w	r3, r3, #3
 80037ee:	3301      	adds	r3, #1
 80037f0:	005b      	lsls	r3, r3, #1
 80037f2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80037fe:	683b      	ldr	r3, [r7, #0]
}
 8003800:	4618      	mov	r0, r3
 8003802:	371c      	adds	r7, #28
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	40021000 	.word	0x40021000
 8003810:	00f42400 	.word	0x00f42400
 8003814:	007a1200 	.word	0x007a1200
 8003818:	080098a4 	.word	0x080098a4

0800381c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003824:	2300      	movs	r3, #0
 8003826:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003828:	2300      	movs	r3, #0
 800382a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003834:	2b00      	cmp	r3, #0
 8003836:	d040      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800383c:	2b80      	cmp	r3, #128	@ 0x80
 800383e:	d02a      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003840:	2b80      	cmp	r3, #128	@ 0x80
 8003842:	d825      	bhi.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003844:	2b60      	cmp	r3, #96	@ 0x60
 8003846:	d026      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003848:	2b60      	cmp	r3, #96	@ 0x60
 800384a:	d821      	bhi.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800384c:	2b40      	cmp	r3, #64	@ 0x40
 800384e:	d006      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003850:	2b40      	cmp	r3, #64	@ 0x40
 8003852:	d81d      	bhi.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003854:	2b00      	cmp	r3, #0
 8003856:	d009      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003858:	2b20      	cmp	r3, #32
 800385a:	d010      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800385c:	e018      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800385e:	4b89      	ldr	r3, [pc, #548]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	4a88      	ldr	r2, [pc, #544]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003868:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800386a:	e015      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3304      	adds	r3, #4
 8003870:	2100      	movs	r1, #0
 8003872:	4618      	mov	r0, r3
 8003874:	f000 fb02 	bl	8003e7c <RCCEx_PLLSAI1_Config>
 8003878:	4603      	mov	r3, r0
 800387a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800387c:	e00c      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	3320      	adds	r3, #32
 8003882:	2100      	movs	r1, #0
 8003884:	4618      	mov	r0, r3
 8003886:	f000 fbed 	bl	8004064 <RCCEx_PLLSAI2_Config>
 800388a:	4603      	mov	r3, r0
 800388c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800388e:	e003      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	74fb      	strb	r3, [r7, #19]
      break;
 8003894:	e000      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003896:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003898:	7cfb      	ldrb	r3, [r7, #19]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10b      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800389e:	4b79      	ldr	r3, [pc, #484]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80038a4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ac:	4975      	ldr	r1, [pc, #468]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80038b4:	e001      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038b6:	7cfb      	ldrb	r3, [r7, #19]
 80038b8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d047      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038ce:	d030      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80038d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038d4:	d82a      	bhi.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80038d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038da:	d02a      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80038dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038e0:	d824      	bhi.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80038e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038e6:	d008      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0xde>
 80038e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ec:	d81e      	bhi.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00a      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80038f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038f6:	d010      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80038f8:	e018      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038fa:	4b62      	ldr	r3, [pc, #392]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	4a61      	ldr	r2, [pc, #388]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003904:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003906:	e015      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	3304      	adds	r3, #4
 800390c:	2100      	movs	r1, #0
 800390e:	4618      	mov	r0, r3
 8003910:	f000 fab4 	bl	8003e7c <RCCEx_PLLSAI1_Config>
 8003914:	4603      	mov	r3, r0
 8003916:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003918:	e00c      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3320      	adds	r3, #32
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f000 fb9f 	bl	8004064 <RCCEx_PLLSAI2_Config>
 8003926:	4603      	mov	r3, r0
 8003928:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800392a:	e003      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	74fb      	strb	r3, [r7, #19]
      break;
 8003930:	e000      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003932:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003934:	7cfb      	ldrb	r3, [r7, #19]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10b      	bne.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800393a:	4b52      	ldr	r3, [pc, #328]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800393c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003940:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003948:	494e      	ldr	r1, [pc, #312]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800394a:	4313      	orrs	r3, r2
 800394c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003950:	e001      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 809f 	beq.w	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003964:	2300      	movs	r3, #0
 8003966:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003968:	4b46      	ldr	r3, [pc, #280]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800396a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d101      	bne.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003974:	2301      	movs	r3, #1
 8003976:	e000      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003978:	2300      	movs	r3, #0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00d      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800397e:	4b41      	ldr	r3, [pc, #260]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003982:	4a40      	ldr	r2, [pc, #256]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003988:	6593      	str	r3, [r2, #88]	@ 0x58
 800398a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800398c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800398e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003992:	60bb      	str	r3, [r7, #8]
 8003994:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003996:	2301      	movs	r3, #1
 8003998:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800399a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a3a      	ldr	r2, [pc, #232]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80039a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039a6:	f7fd fe79 	bl	800169c <HAL_GetTick>
 80039aa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039ac:	e009      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ae:	f7fd fe75 	bl	800169c <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d902      	bls.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	74fb      	strb	r3, [r7, #19]
        break;
 80039c0:	e005      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039c2:	4b31      	ldr	r3, [pc, #196]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0ef      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80039ce:	7cfb      	ldrb	r3, [r7, #19]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d15b      	bne.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039de:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d01f      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ec:	697a      	ldr	r2, [r7, #20]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d019      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039f2:	4b24      	ldr	r3, [pc, #144]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039fc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039fe:	4b21      	ldr	r3, [pc, #132]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a04:	4a1f      	ldr	r2, [pc, #124]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a14:	4a1b      	ldr	r2, [pc, #108]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a1e:	4a19      	ldr	r2, [pc, #100]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d016      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a30:	f7fd fe34 	bl	800169c <HAL_GetTick>
 8003a34:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a36:	e00b      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a38:	f7fd fe30 	bl	800169c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d902      	bls.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	74fb      	strb	r3, [r7, #19]
            break;
 8003a4e:	e006      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a50:	4b0c      	ldr	r3, [pc, #48]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d0ec      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003a5e:	7cfb      	ldrb	r3, [r7, #19]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10c      	bne.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a64:	4b07      	ldr	r3, [pc, #28]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a6a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a74:	4903      	ldr	r1, [pc, #12]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003a7c:	e008      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a7e:	7cfb      	ldrb	r3, [r7, #19]
 8003a80:	74bb      	strb	r3, [r7, #18]
 8003a82:	e005      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003a84:	40021000 	.word	0x40021000
 8003a88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8c:	7cfb      	ldrb	r3, [r7, #19]
 8003a8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a90:	7c7b      	ldrb	r3, [r7, #17]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d105      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a96:	4ba0      	ldr	r3, [pc, #640]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9a:	4a9f      	ldr	r2, [pc, #636]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aa0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00a      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003aae:	4b9a      	ldr	r3, [pc, #616]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab4:	f023 0203 	bic.w	r2, r3, #3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abc:	4996      	ldr	r1, [pc, #600]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00a      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ad0:	4b91      	ldr	r3, [pc, #580]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad6:	f023 020c 	bic.w	r2, r3, #12
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ade:	498e      	ldr	r1, [pc, #568]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00a      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003af2:	4b89      	ldr	r3, [pc, #548]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003af8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b00:	4985      	ldr	r1, [pc, #532]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0308 	and.w	r3, r3, #8
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00a      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b14:	4b80      	ldr	r3, [pc, #512]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b22:	497d      	ldr	r1, [pc, #500]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0310 	and.w	r3, r3, #16
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00a      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b36:	4b78      	ldr	r3, [pc, #480]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b44:	4974      	ldr	r1, [pc, #464]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0320 	and.w	r3, r3, #32
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00a      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b58:	4b6f      	ldr	r3, [pc, #444]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b66:	496c      	ldr	r1, [pc, #432]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00a      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b7a:	4b67      	ldr	r3, [pc, #412]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b80:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b88:	4963      	ldr	r1, [pc, #396]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00a      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b9c:	4b5e      	ldr	r3, [pc, #376]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003baa:	495b      	ldr	r1, [pc, #364]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00a      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bbe:	4b56      	ldr	r3, [pc, #344]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bcc:	4952      	ldr	r1, [pc, #328]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00a      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003be0:	4b4d      	ldr	r3, [pc, #308]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003be6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bee:	494a      	ldr	r1, [pc, #296]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00a      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c02:	4b45      	ldr	r3, [pc, #276]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c10:	4941      	ldr	r1, [pc, #260]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00a      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003c24:	4b3c      	ldr	r3, [pc, #240]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003c2a:	f023 0203 	bic.w	r2, r3, #3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c32:	4939      	ldr	r1, [pc, #228]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d028      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c46:	4b34      	ldr	r3, [pc, #208]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c4c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c54:	4930      	ldr	r1, [pc, #192]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c64:	d106      	bne.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c66:	4b2c      	ldr	r3, [pc, #176]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	4a2b      	ldr	r2, [pc, #172]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c70:	60d3      	str	r3, [r2, #12]
 8003c72:	e011      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c7c:	d10c      	bne.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3304      	adds	r3, #4
 8003c82:	2101      	movs	r1, #1
 8003c84:	4618      	mov	r0, r3
 8003c86:	f000 f8f9 	bl	8003e7c <RCCEx_PLLSAI1_Config>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c8e:	7cfb      	ldrb	r3, [r7, #19]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003c94:	7cfb      	ldrb	r3, [r7, #19]
 8003c96:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d04d      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ca8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cac:	d108      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003cae:	4b1a      	ldr	r3, [pc, #104]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cb0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cb4:	4a18      	ldr	r2, [pc, #96]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cba:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003cbe:	e012      	b.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003cc0:	4b15      	ldr	r3, [pc, #84]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003cc6:	4a14      	ldr	r2, [pc, #80]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cc8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ccc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003cd0:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cde:	490e      	ldr	r1, [pc, #56]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cee:	d106      	bne.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cf0:	4b09      	ldr	r3, [pc, #36]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	4a08      	ldr	r2, [pc, #32]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cfa:	60d3      	str	r3, [r2, #12]
 8003cfc:	e020      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d06:	d109      	bne.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d08:	4b03      	ldr	r3, [pc, #12]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	4a02      	ldr	r2, [pc, #8]	@ (8003d18 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d12:	60d3      	str	r3, [r2, #12]
 8003d14:	e014      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003d16:	bf00      	nop
 8003d18:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d24:	d10c      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 f8a5 	bl	8003e7c <RCCEx_PLLSAI1_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d36:	7cfb      	ldrb	r3, [r7, #19]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003d3c:	7cfb      	ldrb	r3, [r7, #19]
 8003d3e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d028      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d5a:	4947      	ldr	r1, [pc, #284]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d6a:	d106      	bne.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d6c:	4b42      	ldr	r3, [pc, #264]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	4a41      	ldr	r2, [pc, #260]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d76:	60d3      	str	r3, [r2, #12]
 8003d78:	e011      	b.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d82:	d10c      	bne.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3304      	adds	r3, #4
 8003d88:	2101      	movs	r1, #1
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 f876 	bl	8003e7c <RCCEx_PLLSAI1_Config>
 8003d90:	4603      	mov	r3, r0
 8003d92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d94:	7cfb      	ldrb	r3, [r7, #19]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003d9a:	7cfb      	ldrb	r3, [r7, #19]
 8003d9c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d01e      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003daa:	4b33      	ldr	r3, [pc, #204]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dba:	492f      	ldr	r1, [pc, #188]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dcc:	d10c      	bne.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	3304      	adds	r3, #4
 8003dd2:	2102      	movs	r1, #2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f000 f851 	bl	8003e7c <RCCEx_PLLSAI1_Config>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dde:	7cfb      	ldrb	r3, [r7, #19]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003de4:	7cfb      	ldrb	r3, [r7, #19]
 8003de6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00b      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003df4:	4b20      	ldr	r3, [pc, #128]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003df6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dfa:	f023 0204 	bic.w	r2, r3, #4
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e04:	491c      	ldr	r1, [pc, #112]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00b      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e18:	4b17      	ldr	r3, [pc, #92]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e1e:	f023 0218 	bic.w	r2, r3, #24
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e28:	4913      	ldr	r1, [pc, #76]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d017      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e4c:	490a      	ldr	r1, [pc, #40]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e5e:	d105      	bne.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e60:	4b05      	ldr	r3, [pc, #20]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	4a04      	ldr	r2, [pc, #16]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e6a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3718      	adds	r7, #24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	40021000 	.word	0x40021000

08003e7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e86:	2300      	movs	r3, #0
 8003e88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e8a:	4b72      	ldr	r3, [pc, #456]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f003 0303 	and.w	r3, r3, #3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00e      	beq.n	8003eb4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e96:	4b6f      	ldr	r3, [pc, #444]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f003 0203 	and.w	r2, r3, #3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d103      	bne.n	8003eae <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
       ||
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d142      	bne.n	8003f34 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	73fb      	strb	r3, [r7, #15]
 8003eb2:	e03f      	b.n	8003f34 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	d018      	beq.n	8003eee <RCCEx_PLLSAI1_Config+0x72>
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	d825      	bhi.n	8003f0c <RCCEx_PLLSAI1_Config+0x90>
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d002      	beq.n	8003eca <RCCEx_PLLSAI1_Config+0x4e>
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d009      	beq.n	8003edc <RCCEx_PLLSAI1_Config+0x60>
 8003ec8:	e020      	b.n	8003f0c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003eca:	4b62      	ldr	r3, [pc, #392]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d11d      	bne.n	8003f12 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eda:	e01a      	b.n	8003f12 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003edc:	4b5d      	ldr	r3, [pc, #372]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d116      	bne.n	8003f16 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eec:	e013      	b.n	8003f16 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003eee:	4b59      	ldr	r3, [pc, #356]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d10f      	bne.n	8003f1a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003efa:	4b56      	ldr	r3, [pc, #344]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d109      	bne.n	8003f1a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f0a:	e006      	b.n	8003f1a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f10:	e004      	b.n	8003f1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f12:	bf00      	nop
 8003f14:	e002      	b.n	8003f1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f16:	bf00      	nop
 8003f18:	e000      	b.n	8003f1c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003f1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d108      	bne.n	8003f34 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003f22:	4b4c      	ldr	r3, [pc, #304]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f023 0203 	bic.w	r2, r3, #3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4949      	ldr	r1, [pc, #292]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f040 8086 	bne.w	8004048 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f3c:	4b45      	ldr	r3, [pc, #276]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a44      	ldr	r2, [pc, #272]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f48:	f7fd fba8 	bl	800169c <HAL_GetTick>
 8003f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f4e:	e009      	b.n	8003f64 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f50:	f7fd fba4 	bl	800169c <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d902      	bls.n	8003f64 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	73fb      	strb	r3, [r7, #15]
        break;
 8003f62:	e005      	b.n	8003f70 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f64:	4b3b      	ldr	r3, [pc, #236]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1ef      	bne.n	8003f50 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d168      	bne.n	8004048 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d113      	bne.n	8003fa4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f7c:	4b35      	ldr	r3, [pc, #212]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f7e:	691a      	ldr	r2, [r3, #16]
 8003f80:	4b35      	ldr	r3, [pc, #212]	@ (8004058 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f82:	4013      	ands	r3, r2
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	6892      	ldr	r2, [r2, #8]
 8003f88:	0211      	lsls	r1, r2, #8
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	68d2      	ldr	r2, [r2, #12]
 8003f8e:	06d2      	lsls	r2, r2, #27
 8003f90:	4311      	orrs	r1, r2
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6852      	ldr	r2, [r2, #4]
 8003f96:	3a01      	subs	r2, #1
 8003f98:	0112      	lsls	r2, r2, #4
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	492d      	ldr	r1, [pc, #180]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	610b      	str	r3, [r1, #16]
 8003fa2:	e02d      	b.n	8004000 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d115      	bne.n	8003fd6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003faa:	4b2a      	ldr	r3, [pc, #168]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fac:	691a      	ldr	r2, [r3, #16]
 8003fae:	4b2b      	ldr	r3, [pc, #172]	@ (800405c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6892      	ldr	r2, [r2, #8]
 8003fb6:	0211      	lsls	r1, r2, #8
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6912      	ldr	r2, [r2, #16]
 8003fbc:	0852      	lsrs	r2, r2, #1
 8003fbe:	3a01      	subs	r2, #1
 8003fc0:	0552      	lsls	r2, r2, #21
 8003fc2:	4311      	orrs	r1, r2
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6852      	ldr	r2, [r2, #4]
 8003fc8:	3a01      	subs	r2, #1
 8003fca:	0112      	lsls	r2, r2, #4
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	4921      	ldr	r1, [pc, #132]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	610b      	str	r3, [r1, #16]
 8003fd4:	e014      	b.n	8004000 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fd8:	691a      	ldr	r2, [r3, #16]
 8003fda:	4b21      	ldr	r3, [pc, #132]	@ (8004060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6892      	ldr	r2, [r2, #8]
 8003fe2:	0211      	lsls	r1, r2, #8
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	6952      	ldr	r2, [r2, #20]
 8003fe8:	0852      	lsrs	r2, r2, #1
 8003fea:	3a01      	subs	r2, #1
 8003fec:	0652      	lsls	r2, r2, #25
 8003fee:	4311      	orrs	r1, r2
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6852      	ldr	r2, [r2, #4]
 8003ff4:	3a01      	subs	r2, #1
 8003ff6:	0112      	lsls	r2, r2, #4
 8003ff8:	430a      	orrs	r2, r1
 8003ffa:	4916      	ldr	r1, [pc, #88]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004000:	4b14      	ldr	r3, [pc, #80]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a13      	ldr	r2, [pc, #76]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004006:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800400a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800400c:	f7fd fb46 	bl	800169c <HAL_GetTick>
 8004010:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004012:	e009      	b.n	8004028 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004014:	f7fd fb42 	bl	800169c <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d902      	bls.n	8004028 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	73fb      	strb	r3, [r7, #15]
          break;
 8004026:	e005      	b.n	8004034 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004028:	4b0a      	ldr	r3, [pc, #40]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0ef      	beq.n	8004014 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004034:	7bfb      	ldrb	r3, [r7, #15]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d106      	bne.n	8004048 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800403a:	4b06      	ldr	r3, [pc, #24]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 800403c:	691a      	ldr	r2, [r3, #16]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	4904      	ldr	r1, [pc, #16]	@ (8004054 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004044:	4313      	orrs	r3, r2
 8004046:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004048:	7bfb      	ldrb	r3, [r7, #15]
}
 800404a:	4618      	mov	r0, r3
 800404c:	3710      	adds	r7, #16
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	40021000 	.word	0x40021000
 8004058:	07ff800f 	.word	0x07ff800f
 800405c:	ff9f800f 	.word	0xff9f800f
 8004060:	f9ff800f 	.word	0xf9ff800f

08004064 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800406e:	2300      	movs	r3, #0
 8004070:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004072:	4b72      	ldr	r3, [pc, #456]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	f003 0303 	and.w	r3, r3, #3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00e      	beq.n	800409c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800407e:	4b6f      	ldr	r3, [pc, #444]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	f003 0203 	and.w	r2, r3, #3
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	429a      	cmp	r2, r3
 800408c:	d103      	bne.n	8004096 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
       ||
 8004092:	2b00      	cmp	r3, #0
 8004094:	d142      	bne.n	800411c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	73fb      	strb	r3, [r7, #15]
 800409a:	e03f      	b.n	800411c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b03      	cmp	r3, #3
 80040a2:	d018      	beq.n	80040d6 <RCCEx_PLLSAI2_Config+0x72>
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	d825      	bhi.n	80040f4 <RCCEx_PLLSAI2_Config+0x90>
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d002      	beq.n	80040b2 <RCCEx_PLLSAI2_Config+0x4e>
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d009      	beq.n	80040c4 <RCCEx_PLLSAI2_Config+0x60>
 80040b0:	e020      	b.n	80040f4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80040b2:	4b62      	ldr	r3, [pc, #392]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d11d      	bne.n	80040fa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040c2:	e01a      	b.n	80040fa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040c4:	4b5d      	ldr	r3, [pc, #372]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d116      	bne.n	80040fe <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040d4:	e013      	b.n	80040fe <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040d6:	4b59      	ldr	r3, [pc, #356]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10f      	bne.n	8004102 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040e2:	4b56      	ldr	r3, [pc, #344]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d109      	bne.n	8004102 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040f2:	e006      	b.n	8004102 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	73fb      	strb	r3, [r7, #15]
      break;
 80040f8:	e004      	b.n	8004104 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80040fa:	bf00      	nop
 80040fc:	e002      	b.n	8004104 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80040fe:	bf00      	nop
 8004100:	e000      	b.n	8004104 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004102:	bf00      	nop
    }

    if(status == HAL_OK)
 8004104:	7bfb      	ldrb	r3, [r7, #15]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d108      	bne.n	800411c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800410a:	4b4c      	ldr	r3, [pc, #304]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	f023 0203 	bic.w	r2, r3, #3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4949      	ldr	r1, [pc, #292]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004118:	4313      	orrs	r3, r2
 800411a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800411c:	7bfb      	ldrb	r3, [r7, #15]
 800411e:	2b00      	cmp	r3, #0
 8004120:	f040 8086 	bne.w	8004230 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004124:	4b45      	ldr	r3, [pc, #276]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a44      	ldr	r2, [pc, #272]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 800412a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800412e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004130:	f7fd fab4 	bl	800169c <HAL_GetTick>
 8004134:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004136:	e009      	b.n	800414c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004138:	f7fd fab0 	bl	800169c <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d902      	bls.n	800414c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	73fb      	strb	r3, [r7, #15]
        break;
 800414a:	e005      	b.n	8004158 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800414c:	4b3b      	ldr	r3, [pc, #236]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1ef      	bne.n	8004138 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d168      	bne.n	8004230 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d113      	bne.n	800418c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004164:	4b35      	ldr	r3, [pc, #212]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004166:	695a      	ldr	r2, [r3, #20]
 8004168:	4b35      	ldr	r3, [pc, #212]	@ (8004240 <RCCEx_PLLSAI2_Config+0x1dc>)
 800416a:	4013      	ands	r3, r2
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	6892      	ldr	r2, [r2, #8]
 8004170:	0211      	lsls	r1, r2, #8
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	68d2      	ldr	r2, [r2, #12]
 8004176:	06d2      	lsls	r2, r2, #27
 8004178:	4311      	orrs	r1, r2
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6852      	ldr	r2, [r2, #4]
 800417e:	3a01      	subs	r2, #1
 8004180:	0112      	lsls	r2, r2, #4
 8004182:	430a      	orrs	r2, r1
 8004184:	492d      	ldr	r1, [pc, #180]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004186:	4313      	orrs	r3, r2
 8004188:	614b      	str	r3, [r1, #20]
 800418a:	e02d      	b.n	80041e8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d115      	bne.n	80041be <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004192:	4b2a      	ldr	r3, [pc, #168]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004194:	695a      	ldr	r2, [r3, #20]
 8004196:	4b2b      	ldr	r3, [pc, #172]	@ (8004244 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004198:	4013      	ands	r3, r2
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6892      	ldr	r2, [r2, #8]
 800419e:	0211      	lsls	r1, r2, #8
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	6912      	ldr	r2, [r2, #16]
 80041a4:	0852      	lsrs	r2, r2, #1
 80041a6:	3a01      	subs	r2, #1
 80041a8:	0552      	lsls	r2, r2, #21
 80041aa:	4311      	orrs	r1, r2
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6852      	ldr	r2, [r2, #4]
 80041b0:	3a01      	subs	r2, #1
 80041b2:	0112      	lsls	r2, r2, #4
 80041b4:	430a      	orrs	r2, r1
 80041b6:	4921      	ldr	r1, [pc, #132]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80041b8:	4313      	orrs	r3, r2
 80041ba:	614b      	str	r3, [r1, #20]
 80041bc:	e014      	b.n	80041e8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80041be:	4b1f      	ldr	r3, [pc, #124]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80041c0:	695a      	ldr	r2, [r3, #20]
 80041c2:	4b21      	ldr	r3, [pc, #132]	@ (8004248 <RCCEx_PLLSAI2_Config+0x1e4>)
 80041c4:	4013      	ands	r3, r2
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6892      	ldr	r2, [r2, #8]
 80041ca:	0211      	lsls	r1, r2, #8
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6952      	ldr	r2, [r2, #20]
 80041d0:	0852      	lsrs	r2, r2, #1
 80041d2:	3a01      	subs	r2, #1
 80041d4:	0652      	lsls	r2, r2, #25
 80041d6:	4311      	orrs	r1, r2
 80041d8:	687a      	ldr	r2, [r7, #4]
 80041da:	6852      	ldr	r2, [r2, #4]
 80041dc:	3a01      	subs	r2, #1
 80041de:	0112      	lsls	r2, r2, #4
 80041e0:	430a      	orrs	r2, r1
 80041e2:	4916      	ldr	r1, [pc, #88]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80041e8:	4b14      	ldr	r3, [pc, #80]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a13      	ldr	r2, [pc, #76]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 80041ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f4:	f7fd fa52 	bl	800169c <HAL_GetTick>
 80041f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80041fa:	e009      	b.n	8004210 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041fc:	f7fd fa4e 	bl	800169c <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d902      	bls.n	8004210 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	73fb      	strb	r3, [r7, #15]
          break;
 800420e:	e005      	b.n	800421c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004210:	4b0a      	ldr	r3, [pc, #40]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0ef      	beq.n	80041fc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800421c:	7bfb      	ldrb	r3, [r7, #15]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d106      	bne.n	8004230 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004222:	4b06      	ldr	r3, [pc, #24]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004224:	695a      	ldr	r2, [r3, #20]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	4904      	ldr	r1, [pc, #16]	@ (800423c <RCCEx_PLLSAI2_Config+0x1d8>)
 800422c:	4313      	orrs	r3, r2
 800422e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004230:	7bfb      	ldrb	r3, [r7, #15]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3710      	adds	r7, #16
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	40021000 	.word	0x40021000
 8004240:	07ff800f 	.word	0x07ff800f
 8004244:	ff9f800f 	.word	0xff9f800f
 8004248:	f9ff800f 	.word	0xf9ff800f

0800424c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e095      	b.n	800438a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	2b00      	cmp	r3, #0
 8004264:	d108      	bne.n	8004278 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800426e:	d009      	beq.n	8004284 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	61da      	str	r2, [r3, #28]
 8004276:	e005      	b.n	8004284 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d106      	bne.n	80042a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7fd f848 	bl	8001334 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042c4:	d902      	bls.n	80042cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80042c6:	2300      	movs	r3, #0
 80042c8:	60fb      	str	r3, [r7, #12]
 80042ca:	e002      	b.n	80042d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80042cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80042da:	d007      	beq.n	80042ec <HAL_SPI_Init+0xa0>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042e4:	d002      	beq.n	80042ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80042fc:	431a      	orrs	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	431a      	orrs	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	69db      	ldr	r3, [r3, #28]
 8004320:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004324:	431a      	orrs	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800432e:	ea42 0103 	orr.w	r1, r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004336:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	0c1b      	lsrs	r3, r3, #16
 8004348:	f003 0204 	and.w	r2, r3, #4
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	f003 0310 	and.w	r3, r3, #16
 8004354:	431a      	orrs	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004368:	ea42 0103 	orr.w	r1, r2, r3
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	430a      	orrs	r2, r1
 8004378:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b088      	sub	sp, #32
 8004396:	af00      	add	r7, sp, #0
 8004398:	60f8      	str	r0, [r7, #12]
 800439a:	60b9      	str	r1, [r7, #8]
 800439c:	603b      	str	r3, [r7, #0]
 800439e:	4613      	mov	r3, r2
 80043a0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043a2:	f7fd f97b 	bl	800169c <HAL_GetTick>
 80043a6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80043a8:	88fb      	ldrh	r3, [r7, #6]
 80043aa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d001      	beq.n	80043bc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80043b8:	2302      	movs	r3, #2
 80043ba:	e15c      	b.n	8004676 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_SPI_Transmit+0x36>
 80043c2:	88fb      	ldrh	r3, [r7, #6]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e154      	b.n	8004676 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <HAL_SPI_Transmit+0x48>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e14d      	b.n	8004676 <HAL_SPI_Transmit+0x2e4>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2203      	movs	r2, #3
 80043e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	88fa      	ldrh	r2, [r7, #6]
 80043fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	88fa      	ldrh	r2, [r7, #6]
 8004400:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800442c:	d10f      	bne.n	800444e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800443c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800444c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004458:	2b40      	cmp	r3, #64	@ 0x40
 800445a:	d007      	beq.n	800446c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800446a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004474:	d952      	bls.n	800451c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <HAL_SPI_Transmit+0xf2>
 800447e:	8b7b      	ldrh	r3, [r7, #26]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d145      	bne.n	8004510 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004488:	881a      	ldrh	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004494:	1c9a      	adds	r2, r3, #2
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800449e:	b29b      	uxth	r3, r3
 80044a0:	3b01      	subs	r3, #1
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044a8:	e032      	b.n	8004510 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b02      	cmp	r3, #2
 80044b6:	d112      	bne.n	80044de <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044bc:	881a      	ldrh	r2, [r3, #0]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c8:	1c9a      	adds	r2, r3, #2
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	3b01      	subs	r3, #1
 80044d6:	b29a      	uxth	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044dc:	e018      	b.n	8004510 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044de:	f7fd f8dd 	bl	800169c <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	683a      	ldr	r2, [r7, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d803      	bhi.n	80044f6 <HAL_SPI_Transmit+0x164>
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044f4:	d102      	bne.n	80044fc <HAL_SPI_Transmit+0x16a>
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d109      	bne.n	8004510 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e0b2      	b.n	8004676 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004514:	b29b      	uxth	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1c7      	bne.n	80044aa <HAL_SPI_Transmit+0x118>
 800451a:	e083      	b.n	8004624 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <HAL_SPI_Transmit+0x198>
 8004524:	8b7b      	ldrh	r3, [r7, #26]
 8004526:	2b01      	cmp	r3, #1
 8004528:	d177      	bne.n	800461a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800452e:	b29b      	uxth	r3, r3
 8004530:	2b01      	cmp	r3, #1
 8004532:	d912      	bls.n	800455a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004538:	881a      	ldrh	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004544:	1c9a      	adds	r2, r3, #2
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800454e:	b29b      	uxth	r3, r3
 8004550:	3b02      	subs	r3, #2
 8004552:	b29a      	uxth	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004558:	e05f      	b.n	800461a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	330c      	adds	r3, #12
 8004564:	7812      	ldrb	r2, [r2, #0]
 8004566:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800456c:	1c5a      	adds	r2, r3, #1
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004580:	e04b      	b.n	800461a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b02      	cmp	r3, #2
 800458e:	d12b      	bne.n	80045e8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b01      	cmp	r3, #1
 8004598:	d912      	bls.n	80045c0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459e:	881a      	ldrh	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045aa:	1c9a      	adds	r2, r3, #2
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b02      	subs	r3, #2
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045be:	e02c      	b.n	800461a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	330c      	adds	r3, #12
 80045ca:	7812      	ldrb	r2, [r2, #0]
 80045cc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d2:	1c5a      	adds	r2, r3, #1
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045dc:	b29b      	uxth	r3, r3
 80045de:	3b01      	subs	r3, #1
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045e6:	e018      	b.n	800461a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045e8:	f7fd f858 	bl	800169c <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	683a      	ldr	r2, [r7, #0]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d803      	bhi.n	8004600 <HAL_SPI_Transmit+0x26e>
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045fe:	d102      	bne.n	8004606 <HAL_SPI_Transmit+0x274>
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d109      	bne.n	800461a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e02d      	b.n	8004676 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800461e:	b29b      	uxth	r3, r3
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ae      	bne.n	8004582 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004624:	69fa      	ldr	r2, [r7, #28]
 8004626:	6839      	ldr	r1, [r7, #0]
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 fb65 	bl	8004cf8 <SPI_EndRxTxTransaction>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d002      	beq.n	800463a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2220      	movs	r2, #32
 8004638:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004642:	2300      	movs	r3, #0
 8004644:	617b      	str	r3, [r7, #20]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	617b      	str	r3, [r7, #20]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	617b      	str	r3, [r7, #20]
 8004656:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e000      	b.n	8004676 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004674:	2300      	movs	r3, #0
  }
}
 8004676:	4618      	mov	r0, r3
 8004678:	3720      	adds	r7, #32
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b08a      	sub	sp, #40	@ 0x28
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	607a      	str	r2, [r7, #4]
 800468a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800468c:	2301      	movs	r3, #1
 800468e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004690:	f7fd f804 	bl	800169c <HAL_GetTick>
 8004694:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800469c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80046a4:	887b      	ldrh	r3, [r7, #2]
 80046a6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80046a8:	887b      	ldrh	r3, [r7, #2]
 80046aa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80046ac:	7ffb      	ldrb	r3, [r7, #31]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d00c      	beq.n	80046cc <HAL_SPI_TransmitReceive+0x4e>
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046b8:	d106      	bne.n	80046c8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d102      	bne.n	80046c8 <HAL_SPI_TransmitReceive+0x4a>
 80046c2:	7ffb      	ldrb	r3, [r7, #31]
 80046c4:	2b04      	cmp	r3, #4
 80046c6:	d001      	beq.n	80046cc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80046c8:	2302      	movs	r3, #2
 80046ca:	e1f3      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d005      	beq.n	80046de <HAL_SPI_TransmitReceive+0x60>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d002      	beq.n	80046de <HAL_SPI_TransmitReceive+0x60>
 80046d8:	887b      	ldrh	r3, [r7, #2]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e1e8      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d101      	bne.n	80046f0 <HAL_SPI_TransmitReceive+0x72>
 80046ec:	2302      	movs	r3, #2
 80046ee:	e1e1      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x436>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b04      	cmp	r3, #4
 8004702:	d003      	beq.n	800470c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2205      	movs	r2, #5
 8004708:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	887a      	ldrh	r2, [r7, #2]
 800471c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	887a      	ldrh	r2, [r7, #2]
 8004724:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	887a      	ldrh	r2, [r7, #2]
 8004732:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	887a      	ldrh	r2, [r7, #2]
 8004738:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2200      	movs	r2, #0
 800473e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800474e:	d802      	bhi.n	8004756 <HAL_SPI_TransmitReceive+0xd8>
 8004750:	8abb      	ldrh	r3, [r7, #20]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d908      	bls.n	8004768 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004764:	605a      	str	r2, [r3, #4]
 8004766:	e007      	b.n	8004778 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004776:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004782:	2b40      	cmp	r3, #64	@ 0x40
 8004784:	d007      	beq.n	8004796 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004794:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800479e:	f240 8083 	bls.w	80048a8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <HAL_SPI_TransmitReceive+0x132>
 80047aa:	8afb      	ldrh	r3, [r7, #22]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d16f      	bne.n	8004890 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b4:	881a      	ldrh	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c0:	1c9a      	adds	r2, r3, #2
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	3b01      	subs	r3, #1
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047d4:	e05c      	b.n	8004890 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d11b      	bne.n	800481c <HAL_SPI_TransmitReceive+0x19e>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d016      	beq.n	800481c <HAL_SPI_TransmitReceive+0x19e>
 80047ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d113      	bne.n	800481c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f8:	881a      	ldrh	r2, [r3, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	1c9a      	adds	r2, r3, #2
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b29a      	uxth	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004818:	2300      	movs	r3, #0
 800481a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b01      	cmp	r3, #1
 8004828:	d11c      	bne.n	8004864 <HAL_SPI_TransmitReceive+0x1e6>
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004830:	b29b      	uxth	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d016      	beq.n	8004864 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004840:	b292      	uxth	r2, r2
 8004842:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004848:	1c9a      	adds	r2, r3, #2
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004854:	b29b      	uxth	r3, r3
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004860:	2301      	movs	r3, #1
 8004862:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004864:	f7fc ff1a 	bl	800169c <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	6a3b      	ldr	r3, [r7, #32]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004870:	429a      	cmp	r2, r3
 8004872:	d80d      	bhi.n	8004890 <HAL_SPI_TransmitReceive+0x212>
 8004874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004876:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800487a:	d009      	beq.n	8004890 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e111      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004894:	b29b      	uxth	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d19d      	bne.n	80047d6 <HAL_SPI_TransmitReceive+0x158>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d197      	bne.n	80047d6 <HAL_SPI_TransmitReceive+0x158>
 80048a6:	e0e5      	b.n	8004a74 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d003      	beq.n	80048b8 <HAL_SPI_TransmitReceive+0x23a>
 80048b0:	8afb      	ldrh	r3, [r7, #22]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	f040 80d1 	bne.w	8004a5a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048bc:	b29b      	uxth	r3, r3
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d912      	bls.n	80048e8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c6:	881a      	ldrh	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d2:	1c9a      	adds	r2, r3, #2
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048dc:	b29b      	uxth	r3, r3
 80048de:	3b02      	subs	r3, #2
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048e6:	e0b8      	b.n	8004a5a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	330c      	adds	r3, #12
 80048f2:	7812      	ldrb	r2, [r2, #0]
 80048f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004904:	b29b      	uxth	r3, r3
 8004906:	3b01      	subs	r3, #1
 8004908:	b29a      	uxth	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800490e:	e0a4      	b.n	8004a5a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b02      	cmp	r3, #2
 800491c:	d134      	bne.n	8004988 <HAL_SPI_TransmitReceive+0x30a>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004922:	b29b      	uxth	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d02f      	beq.n	8004988 <HAL_SPI_TransmitReceive+0x30a>
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	2b01      	cmp	r3, #1
 800492c:	d12c      	bne.n	8004988 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004932:	b29b      	uxth	r3, r3
 8004934:	2b01      	cmp	r3, #1
 8004936:	d912      	bls.n	800495e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493c:	881a      	ldrh	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004948:	1c9a      	adds	r2, r3, #2
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b02      	subs	r3, #2
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800495c:	e012      	b.n	8004984 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	330c      	adds	r3, #12
 8004968:	7812      	ldrb	r2, [r2, #0]
 800496a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800497a:	b29b      	uxth	r3, r3
 800497c:	3b01      	subs	r3, #1
 800497e:	b29a      	uxth	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004984:	2300      	movs	r3, #0
 8004986:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b01      	cmp	r3, #1
 8004994:	d148      	bne.n	8004a28 <HAL_SPI_TransmitReceive+0x3aa>
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800499c:	b29b      	uxth	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d042      	beq.n	8004a28 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d923      	bls.n	80049f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b8:	b292      	uxth	r2, r2
 80049ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c0:	1c9a      	adds	r2, r3, #2
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	3b02      	subs	r3, #2
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049de:	b29b      	uxth	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d81f      	bhi.n	8004a24 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80049f2:	605a      	str	r2, [r3, #4]
 80049f4:	e016      	b.n	8004a24 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f103 020c 	add.w	r2, r3, #12
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a02:	7812      	ldrb	r2, [r2, #0]
 8004a04:	b2d2      	uxtb	r2, r2
 8004a06:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a24:	2301      	movs	r3, #1
 8004a26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a28:	f7fc fe38 	bl	800169c <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d803      	bhi.n	8004a40 <HAL_SPI_TransmitReceive+0x3c2>
 8004a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a3e:	d102      	bne.n	8004a46 <HAL_SPI_TransmitReceive+0x3c8>
 8004a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d109      	bne.n	8004a5a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e02c      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f47f af55 	bne.w	8004910 <HAL_SPI_TransmitReceive+0x292>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f47f af4e 	bne.w	8004910 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a74:	6a3a      	ldr	r2, [r7, #32]
 8004a76:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 f93d 	bl	8004cf8 <SPI_EndRxTxTransaction>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d008      	beq.n	8004a96 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2220      	movs	r2, #32
 8004a88:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e00e      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d001      	beq.n	8004ab2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e000      	b.n	8004ab4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
  }
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3728      	adds	r7, #40	@ 0x28
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b088      	sub	sp, #32
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	603b      	str	r3, [r7, #0]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004acc:	f7fc fde6 	bl	800169c <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad4:	1a9b      	subs	r3, r3, r2
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	4413      	add	r3, r2
 8004ada:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004adc:	f7fc fdde 	bl	800169c <HAL_GetTick>
 8004ae0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ae2:	4b39      	ldr	r3, [pc, #228]	@ (8004bc8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	015b      	lsls	r3, r3, #5
 8004ae8:	0d1b      	lsrs	r3, r3, #20
 8004aea:	69fa      	ldr	r2, [r7, #28]
 8004aec:	fb02 f303 	mul.w	r3, r2, r3
 8004af0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004af2:	e054      	b.n	8004b9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004afa:	d050      	beq.n	8004b9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004afc:	f7fc fdce 	bl	800169c <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	69bb      	ldr	r3, [r7, #24]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	69fa      	ldr	r2, [r7, #28]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d902      	bls.n	8004b12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d13d      	bne.n	8004b8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b2a:	d111      	bne.n	8004b50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b34:	d004      	beq.n	8004b40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b3e:	d107      	bne.n	8004b50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b58:	d10f      	bne.n	8004b7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e017      	b.n	8004bbe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	689a      	ldr	r2, [r3, #8]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	bf0c      	ite	eq
 8004bae:	2301      	moveq	r3, #1
 8004bb0:	2300      	movne	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d19b      	bne.n	8004af4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3720      	adds	r7, #32
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	20040000 	.word	0x20040000

08004bcc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08a      	sub	sp, #40	@ 0x28
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	60f8      	str	r0, [r7, #12]
 8004bd4:	60b9      	str	r1, [r7, #8]
 8004bd6:	607a      	str	r2, [r7, #4]
 8004bd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004bde:	f7fc fd5d 	bl	800169c <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be6:	1a9b      	subs	r3, r3, r2
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	4413      	add	r3, r2
 8004bec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004bee:	f7fc fd55 	bl	800169c <HAL_GetTick>
 8004bf2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	330c      	adds	r3, #12
 8004bfa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8004cf4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	4613      	mov	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4413      	add	r3, r2
 8004c06:	00da      	lsls	r2, r3, #3
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	0d1b      	lsrs	r3, r3, #20
 8004c0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c0e:	fb02 f303 	mul.w	r3, r2, r3
 8004c12:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004c14:	e060      	b.n	8004cd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004c1c:	d107      	bne.n	8004c2e <SPI_WaitFifoStateUntilTimeout+0x62>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d104      	bne.n	8004c2e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004c2c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c34:	d050      	beq.n	8004cd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c36:	f7fc fd31 	bl	800169c <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d902      	bls.n	8004c4c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d13d      	bne.n	8004cc8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c64:	d111      	bne.n	8004c8a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c6e:	d004      	beq.n	8004c7a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c78:	d107      	bne.n	8004c8a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c92:	d10f      	bne.n	8004cb4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cb2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e010      	b.n	8004cea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689a      	ldr	r2, [r3, #8]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d196      	bne.n	8004c16 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3728      	adds	r7, #40	@ 0x28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	20040000 	.word	0x20040000

08004cf8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af02      	add	r7, sp, #8
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f7ff ff5b 	bl	8004bcc <SPI_WaitFifoStateUntilTimeout>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d007      	beq.n	8004d2c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d20:	f043 0220 	orr.w	r2, r3, #32
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e027      	b.n	8004d7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2200      	movs	r2, #0
 8004d34:	2180      	movs	r1, #128	@ 0x80
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f7ff fec0 	bl	8004abc <SPI_WaitFlagStateUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d007      	beq.n	8004d52 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d46:	f043 0220 	orr.w	r2, r3, #32
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e014      	b.n	8004d7c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f7ff ff34 	bl	8004bcc <SPI_WaitFifoStateUntilTimeout>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d007      	beq.n	8004d7a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d6e:	f043 0220 	orr.w	r2, r3, #32
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e000      	b.n	8004d7c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e049      	b.n	8004e2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d106      	bne.n	8004db0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7fc fb24 	bl	80013f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	3304      	adds	r3, #4
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	4610      	mov	r0, r2
 8004dc4:	f000 f968 	bl	8005098 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3708      	adds	r7, #8
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
	...

08004e34 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e34:	b480      	push	{r7}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d001      	beq.n	8004e4c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e047      	b.n	8004edc <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a23      	ldr	r2, [pc, #140]	@ (8004ee8 <HAL_TIM_Base_Start+0xb4>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d01d      	beq.n	8004e9a <HAL_TIM_Base_Start+0x66>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e66:	d018      	beq.n	8004e9a <HAL_TIM_Base_Start+0x66>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8004eec <HAL_TIM_Base_Start+0xb8>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d013      	beq.n	8004e9a <HAL_TIM_Base_Start+0x66>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a1e      	ldr	r2, [pc, #120]	@ (8004ef0 <HAL_TIM_Base_Start+0xbc>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00e      	beq.n	8004e9a <HAL_TIM_Base_Start+0x66>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef4 <HAL_TIM_Base_Start+0xc0>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d009      	beq.n	8004e9a <HAL_TIM_Base_Start+0x66>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ef8 <HAL_TIM_Base_Start+0xc4>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d004      	beq.n	8004e9a <HAL_TIM_Base_Start+0x66>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a19      	ldr	r2, [pc, #100]	@ (8004efc <HAL_TIM_Base_Start+0xc8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d115      	bne.n	8004ec6 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	689a      	ldr	r2, [r3, #8]
 8004ea0:	4b17      	ldr	r3, [pc, #92]	@ (8004f00 <HAL_TIM_Base_Start+0xcc>)
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2b06      	cmp	r3, #6
 8004eaa:	d015      	beq.n	8004ed8 <HAL_TIM_Base_Start+0xa4>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb2:	d011      	beq.n	8004ed8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f042 0201 	orr.w	r2, r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ec4:	e008      	b.n	8004ed8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f042 0201 	orr.w	r2, r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	e000      	b.n	8004eda <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ed8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr
 8004ee8:	40012c00 	.word	0x40012c00
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40000800 	.word	0x40000800
 8004ef4:	40000c00 	.word	0x40000c00
 8004ef8:	40013400 	.word	0x40013400
 8004efc:	40014000 	.word	0x40014000
 8004f00:	00010007 	.word	0x00010007

08004f04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f18:	2b01      	cmp	r3, #1
 8004f1a:	d101      	bne.n	8004f20 <HAL_TIM_ConfigClockSource+0x1c>
 8004f1c:	2302      	movs	r3, #2
 8004f1e:	e0b6      	b.n	800508e <HAL_TIM_ConfigClockSource+0x18a>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f3e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004f42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f5c:	d03e      	beq.n	8004fdc <HAL_TIM_ConfigClockSource+0xd8>
 8004f5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f62:	f200 8087 	bhi.w	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004f66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f6a:	f000 8086 	beq.w	800507a <HAL_TIM_ConfigClockSource+0x176>
 8004f6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f72:	d87f      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004f74:	2b70      	cmp	r3, #112	@ 0x70
 8004f76:	d01a      	beq.n	8004fae <HAL_TIM_ConfigClockSource+0xaa>
 8004f78:	2b70      	cmp	r3, #112	@ 0x70
 8004f7a:	d87b      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004f7c:	2b60      	cmp	r3, #96	@ 0x60
 8004f7e:	d050      	beq.n	8005022 <HAL_TIM_ConfigClockSource+0x11e>
 8004f80:	2b60      	cmp	r3, #96	@ 0x60
 8004f82:	d877      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004f84:	2b50      	cmp	r3, #80	@ 0x50
 8004f86:	d03c      	beq.n	8005002 <HAL_TIM_ConfigClockSource+0xfe>
 8004f88:	2b50      	cmp	r3, #80	@ 0x50
 8004f8a:	d873      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004f8c:	2b40      	cmp	r3, #64	@ 0x40
 8004f8e:	d058      	beq.n	8005042 <HAL_TIM_ConfigClockSource+0x13e>
 8004f90:	2b40      	cmp	r3, #64	@ 0x40
 8004f92:	d86f      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004f94:	2b30      	cmp	r3, #48	@ 0x30
 8004f96:	d064      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15e>
 8004f98:	2b30      	cmp	r3, #48	@ 0x30
 8004f9a:	d86b      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004f9c:	2b20      	cmp	r3, #32
 8004f9e:	d060      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15e>
 8004fa0:	2b20      	cmp	r3, #32
 8004fa2:	d867      	bhi.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d05c      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15e>
 8004fa8:	2b10      	cmp	r3, #16
 8004faa:	d05a      	beq.n	8005062 <HAL_TIM_ConfigClockSource+0x15e>
 8004fac:	e062      	b.n	8005074 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fbe:	f000 f98b 	bl	80052d8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004fd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	609a      	str	r2, [r3, #8]
      break;
 8004fda:	e04f      	b.n	800507c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fec:	f000 f974 	bl	80052d8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689a      	ldr	r2, [r3, #8]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ffe:	609a      	str	r2, [r3, #8]
      break;
 8005000:	e03c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800500e:	461a      	mov	r2, r3
 8005010:	f000 f8e8 	bl	80051e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2150      	movs	r1, #80	@ 0x50
 800501a:	4618      	mov	r0, r3
 800501c:	f000 f941 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 8005020:	e02c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800502e:	461a      	mov	r2, r3
 8005030:	f000 f907 	bl	8005242 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2160      	movs	r1, #96	@ 0x60
 800503a:	4618      	mov	r0, r3
 800503c:	f000 f931 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 8005040:	e01c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800504e:	461a      	mov	r2, r3
 8005050:	f000 f8c8 	bl	80051e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2140      	movs	r1, #64	@ 0x40
 800505a:	4618      	mov	r0, r3
 800505c:	f000 f921 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 8005060:	e00c      	b.n	800507c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4619      	mov	r1, r3
 800506c:	4610      	mov	r0, r2
 800506e:	f000 f918 	bl	80052a2 <TIM_ITRx_SetConfig>
      break;
 8005072:	e003      	b.n	800507c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	73fb      	strb	r3, [r7, #15]
      break;
 8005078:	e000      	b.n	800507c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800507a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800508c:	7bfb      	ldrb	r3, [r7, #15]
}
 800508e:	4618      	mov	r0, r3
 8005090:	3710      	adds	r7, #16
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
	...

08005098 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a46      	ldr	r2, [pc, #280]	@ (80051c4 <TIM_Base_SetConfig+0x12c>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d013      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b6:	d00f      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a43      	ldr	r2, [pc, #268]	@ (80051c8 <TIM_Base_SetConfig+0x130>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d00b      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a42      	ldr	r2, [pc, #264]	@ (80051cc <TIM_Base_SetConfig+0x134>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d007      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a41      	ldr	r2, [pc, #260]	@ (80051d0 <TIM_Base_SetConfig+0x138>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d003      	beq.n	80050d8 <TIM_Base_SetConfig+0x40>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a40      	ldr	r2, [pc, #256]	@ (80051d4 <TIM_Base_SetConfig+0x13c>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d108      	bne.n	80050ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a35      	ldr	r2, [pc, #212]	@ (80051c4 <TIM_Base_SetConfig+0x12c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d01f      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f8:	d01b      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a32      	ldr	r2, [pc, #200]	@ (80051c8 <TIM_Base_SetConfig+0x130>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d017      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a31      	ldr	r2, [pc, #196]	@ (80051cc <TIM_Base_SetConfig+0x134>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d013      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a30      	ldr	r2, [pc, #192]	@ (80051d0 <TIM_Base_SetConfig+0x138>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d00f      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a2f      	ldr	r2, [pc, #188]	@ (80051d4 <TIM_Base_SetConfig+0x13c>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d00b      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4a2e      	ldr	r2, [pc, #184]	@ (80051d8 <TIM_Base_SetConfig+0x140>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d007      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	4a2d      	ldr	r2, [pc, #180]	@ (80051dc <TIM_Base_SetConfig+0x144>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d003      	beq.n	8005132 <TIM_Base_SetConfig+0x9a>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a2c      	ldr	r2, [pc, #176]	@ (80051e0 <TIM_Base_SetConfig+0x148>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d108      	bne.n	8005144 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005138:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	4313      	orrs	r3, r2
 8005142:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	4313      	orrs	r3, r2
 8005150:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	68fa      	ldr	r2, [r7, #12]
 8005156:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a16      	ldr	r2, [pc, #88]	@ (80051c4 <TIM_Base_SetConfig+0x12c>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d00f      	beq.n	8005190 <TIM_Base_SetConfig+0xf8>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a18      	ldr	r2, [pc, #96]	@ (80051d4 <TIM_Base_SetConfig+0x13c>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d00b      	beq.n	8005190 <TIM_Base_SetConfig+0xf8>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a17      	ldr	r2, [pc, #92]	@ (80051d8 <TIM_Base_SetConfig+0x140>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d007      	beq.n	8005190 <TIM_Base_SetConfig+0xf8>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	4a16      	ldr	r2, [pc, #88]	@ (80051dc <TIM_Base_SetConfig+0x144>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d003      	beq.n	8005190 <TIM_Base_SetConfig+0xf8>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	4a15      	ldr	r2, [pc, #84]	@ (80051e0 <TIM_Base_SetConfig+0x148>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d103      	bne.n	8005198 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	691a      	ldr	r2, [r3, #16]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2201      	movs	r2, #1
 800519c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	691b      	ldr	r3, [r3, #16]
 80051a2:	f003 0301 	and.w	r3, r3, #1
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d105      	bne.n	80051b6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	f023 0201 	bic.w	r2, r3, #1
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	611a      	str	r2, [r3, #16]
  }
}
 80051b6:	bf00      	nop
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40012c00 	.word	0x40012c00
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800
 80051d0:	40000c00 	.word	0x40000c00
 80051d4:	40013400 	.word	0x40013400
 80051d8:	40014000 	.word	0x40014000
 80051dc:	40014400 	.word	0x40014400
 80051e0:	40014800 	.word	0x40014800

080051e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b087      	sub	sp, #28
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6a1b      	ldr	r3, [r3, #32]
 80051f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	f023 0201 	bic.w	r2, r3, #1
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800520e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	011b      	lsls	r3, r3, #4
 8005214:	693a      	ldr	r2, [r7, #16]
 8005216:	4313      	orrs	r3, r2
 8005218:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	f023 030a 	bic.w	r3, r3, #10
 8005220:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005222:	697a      	ldr	r2, [r7, #20]
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	4313      	orrs	r3, r2
 8005228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	693a      	ldr	r2, [r7, #16]
 800522e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	697a      	ldr	r2, [r7, #20]
 8005234:	621a      	str	r2, [r3, #32]
}
 8005236:	bf00      	nop
 8005238:	371c      	adds	r7, #28
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr

08005242 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005242:	b480      	push	{r7}
 8005244:	b087      	sub	sp, #28
 8005246:	af00      	add	r7, sp, #0
 8005248:	60f8      	str	r0, [r7, #12]
 800524a:	60b9      	str	r1, [r7, #8]
 800524c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6a1b      	ldr	r3, [r3, #32]
 8005252:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	f023 0210 	bic.w	r2, r3, #16
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800526c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	031b      	lsls	r3, r3, #12
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800527e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	011b      	lsls	r3, r3, #4
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	4313      	orrs	r3, r2
 8005288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	621a      	str	r2, [r3, #32]
}
 8005296:	bf00      	nop
 8005298:	371c      	adds	r7, #28
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b085      	sub	sp, #20
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	f043 0307 	orr.w	r3, r3, #7
 80052c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	609a      	str	r2, [r3, #8]
}
 80052cc:	bf00      	nop
 80052ce:	3714      	adds	r7, #20
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
 80052e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	021a      	lsls	r2, r3, #8
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	431a      	orrs	r2, r3
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	4313      	orrs	r3, r2
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	4313      	orrs	r3, r2
 8005304:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	697a      	ldr	r2, [r7, #20]
 800530a:	609a      	str	r2, [r3, #8]
}
 800530c:	bf00      	nop
 800530e:	371c      	adds	r7, #28
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800532c:	2302      	movs	r3, #2
 800532e:	e068      	b.n	8005402 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a2e      	ldr	r2, [pc, #184]	@ (8005410 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d004      	beq.n	8005364 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a2d      	ldr	r2, [pc, #180]	@ (8005414 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d108      	bne.n	8005376 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800536a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	4313      	orrs	r3, r2
 8005374:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800537c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4313      	orrs	r3, r2
 8005386:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a1e      	ldr	r2, [pc, #120]	@ (8005410 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d01d      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053a2:	d018      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a1b      	ldr	r2, [pc, #108]	@ (8005418 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d013      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a1a      	ldr	r2, [pc, #104]	@ (800541c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d00e      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a18      	ldr	r2, [pc, #96]	@ (8005420 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d009      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a13      	ldr	r2, [pc, #76]	@ (8005414 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d004      	beq.n	80053d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a14      	ldr	r2, [pc, #80]	@ (8005424 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d10c      	bne.n	80053f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68ba      	ldr	r2, [r7, #8]
 80053ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40012c00 	.word	0x40012c00
 8005414:	40013400 	.word	0x40013400
 8005418:	40000400 	.word	0x40000400
 800541c:	40000800 	.word	0x40000800
 8005420:	40000c00 	.word	0x40000c00
 8005424:	40014000 	.word	0x40014000

08005428 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e042      	b.n	80054c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005440:	2b00      	cmp	r3, #0
 8005442:	d106      	bne.n	8005452 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f7fb fedb 	bl	8001208 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2224      	movs	r2, #36	@ 0x24
 8005456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0201 	bic.w	r2, r2, #1
 8005468:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800546e:	2b00      	cmp	r3, #0
 8005470:	d002      	beq.n	8005478 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 fe86 	bl	8006184 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 fb87 	bl	8005b8c <UART_SetConfig>
 800547e:	4603      	mov	r3, r0
 8005480:	2b01      	cmp	r3, #1
 8005482:	d101      	bne.n	8005488 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e01b      	b.n	80054c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005496:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689a      	ldr	r2, [r3, #8]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80054a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0201 	orr.w	r2, r2, #1
 80054b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 ff05 	bl	80062c8 <UART_CheckIdleState>
 80054be:	4603      	mov	r3, r0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3708      	adds	r7, #8
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b0ba      	sub	sp, #232	@ 0xe8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80054ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80054f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80054f6:	4013      	ands	r3, r2
 80054f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80054fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d11b      	bne.n	800553c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005504:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005508:	f003 0320 	and.w	r3, r3, #32
 800550c:	2b00      	cmp	r3, #0
 800550e:	d015      	beq.n	800553c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005510:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005514:	f003 0320 	and.w	r3, r3, #32
 8005518:	2b00      	cmp	r3, #0
 800551a:	d105      	bne.n	8005528 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800551c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d009      	beq.n	800553c <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800552c:	2b00      	cmp	r3, #0
 800552e:	f000 8300 	beq.w	8005b32 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	4798      	blx	r3
      }
      return;
 800553a:	e2fa      	b.n	8005b32 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800553c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 8123 	beq.w	800578c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005546:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800554a:	4b8d      	ldr	r3, [pc, #564]	@ (8005780 <HAL_UART_IRQHandler+0x2b8>)
 800554c:	4013      	ands	r3, r2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d106      	bne.n	8005560 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005552:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005556:	4b8b      	ldr	r3, [pc, #556]	@ (8005784 <HAL_UART_IRQHandler+0x2bc>)
 8005558:	4013      	ands	r3, r2
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 8116 	beq.w	800578c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	d011      	beq.n	8005590 <HAL_UART_IRQHandler+0xc8>
 800556c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00b      	beq.n	8005590 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2201      	movs	r2, #1
 800557e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005586:	f043 0201 	orr.w	r2, r3, #1
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005594:	f003 0302 	and.w	r3, r3, #2
 8005598:	2b00      	cmp	r3, #0
 800559a:	d011      	beq.n	80055c0 <HAL_UART_IRQHandler+0xf8>
 800559c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00b      	beq.n	80055c0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2202      	movs	r2, #2
 80055ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b6:	f043 0204 	orr.w	r2, r3, #4
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80055c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055c4:	f003 0304 	and.w	r3, r3, #4
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d011      	beq.n	80055f0 <HAL_UART_IRQHandler+0x128>
 80055cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00b      	beq.n	80055f0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2204      	movs	r2, #4
 80055de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e6:	f043 0202 	orr.w	r2, r3, #2
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80055f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055f4:	f003 0308 	and.w	r3, r3, #8
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d017      	beq.n	800562c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80055fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005600:	f003 0320 	and.w	r3, r3, #32
 8005604:	2b00      	cmp	r3, #0
 8005606:	d105      	bne.n	8005614 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005608:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800560c:	4b5c      	ldr	r3, [pc, #368]	@ (8005780 <HAL_UART_IRQHandler+0x2b8>)
 800560e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005610:	2b00      	cmp	r3, #0
 8005612:	d00b      	beq.n	800562c <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2208      	movs	r2, #8
 800561a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005622:	f043 0208 	orr.w	r2, r3, #8
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800562c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005630:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005634:	2b00      	cmp	r3, #0
 8005636:	d012      	beq.n	800565e <HAL_UART_IRQHandler+0x196>
 8005638:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800563c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00c      	beq.n	800565e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800564c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005654:	f043 0220 	orr.w	r2, r3, #32
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 8266 	beq.w	8005b36 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800566a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b00      	cmp	r3, #0
 8005674:	d013      	beq.n	800569e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800567a:	f003 0320 	and.w	r3, r3, #32
 800567e:	2b00      	cmp	r3, #0
 8005680:	d105      	bne.n	800568e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005682:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d007      	beq.n	800569e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b2:	2b40      	cmp	r3, #64	@ 0x40
 80056b4:	d005      	beq.n	80056c2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80056b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80056ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d054      	beq.n	800576c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 ff17 	bl	80064f6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056d2:	2b40      	cmp	r3, #64	@ 0x40
 80056d4:	d146      	bne.n	8005764 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3308      	adds	r3, #8
 80056dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80056ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	3308      	adds	r3, #8
 80056fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005702:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005706:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800570e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005712:	e841 2300 	strex	r3, r2, [r1]
 8005716:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800571a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1d9      	bne.n	80056d6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005728:	2b00      	cmp	r3, #0
 800572a:	d017      	beq.n	800575c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005732:	4a15      	ldr	r2, [pc, #84]	@ (8005788 <HAL_UART_IRQHandler+0x2c0>)
 8005734:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800573c:	4618      	mov	r0, r3
 800573e:	f7fc fd50 	bl	80021e2 <HAL_DMA_Abort_IT>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d019      	beq.n	800577c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800574e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005756:	4610      	mov	r0, r2
 8005758:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800575a:	e00f      	b.n	800577c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f9ff 	bl	8005b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005762:	e00b      	b.n	800577c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 f9fb 	bl	8005b60 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800576a:	e007      	b.n	800577c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f9f7 	bl	8005b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800577a:	e1dc      	b.n	8005b36 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577c:	bf00      	nop
    return;
 800577e:	e1da      	b.n	8005b36 <HAL_UART_IRQHandler+0x66e>
 8005780:	10000001 	.word	0x10000001
 8005784:	04000120 	.word	0x04000120
 8005788:	080065c3 	.word	0x080065c3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005790:	2b01      	cmp	r3, #1
 8005792:	f040 8170 	bne.w	8005a76 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800579a:	f003 0310 	and.w	r3, r3, #16
 800579e:	2b00      	cmp	r3, #0
 80057a0:	f000 8169 	beq.w	8005a76 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80057a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a8:	f003 0310 	and.w	r3, r3, #16
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 8162 	beq.w	8005a76 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2210      	movs	r2, #16
 80057b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057c4:	2b40      	cmp	r3, #64	@ 0x40
 80057c6:	f040 80d8 	bne.w	800597a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80057d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 80af 	beq.w	8005940 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80057e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057ec:	429a      	cmp	r2, r3
 80057ee:	f080 80a7 	bcs.w	8005940 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b00      	cmp	r3, #0
 800580c:	f040 8087 	bne.w	800591e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005818:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005824:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005828:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800582c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	461a      	mov	r2, r3
 8005836:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800583a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800583e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005842:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005846:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800584a:	e841 2300 	strex	r3, r2, [r1]
 800584e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005852:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1da      	bne.n	8005810 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3308      	adds	r3, #8
 8005860:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005862:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005864:	e853 3f00 	ldrex	r3, [r3]
 8005868:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800586a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800586c:	f023 0301 	bic.w	r3, r3, #1
 8005870:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3308      	adds	r3, #8
 800587a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800587e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005882:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005884:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005886:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800588a:	e841 2300 	strex	r3, r2, [r1]
 800588e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005890:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1e1      	bne.n	800585a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3308      	adds	r3, #8
 800589c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800589e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058a0:	e853 3f00 	ldrex	r3, [r3]
 80058a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	3308      	adds	r3, #8
 80058b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80058ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80058bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80058c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80058c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e3      	bne.n	8005896 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2220      	movs	r2, #32
 80058d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058e4:	e853 3f00 	ldrex	r3, [r3]
 80058e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058ec:	f023 0310 	bic.w	r3, r3, #16
 80058f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	461a      	mov	r2, r3
 80058fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005900:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005902:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005904:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005906:	e841 2300 	strex	r3, r2, [r1]
 800590a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800590c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1e4      	bne.n	80058dc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005918:	4618      	mov	r0, r3
 800591a:	f7fc fc06 	bl	800212a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2202      	movs	r2, #2
 8005922:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005930:	b29b      	uxth	r3, r3
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	b29b      	uxth	r3, r3
 8005936:	4619      	mov	r1, r3
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 f91b 	bl	8005b74 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800593e:	e0fc      	b.n	8005b3a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005946:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800594a:	429a      	cmp	r2, r3
 800594c:	f040 80f5 	bne.w	8005b3a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0320 	and.w	r3, r3, #32
 800595e:	2b20      	cmp	r3, #32
 8005960:	f040 80eb 	bne.w	8005b3a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2202      	movs	r2, #2
 8005968:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005970:	4619      	mov	r1, r3
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f8fe 	bl	8005b74 <HAL_UARTEx_RxEventCallback>
      return;
 8005978:	e0df      	b.n	8005b3a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005986:	b29b      	uxth	r3, r3
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005994:	b29b      	uxth	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	f000 80d1 	beq.w	8005b3e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800599c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 80cc 	beq.w	8005b3e <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ae:	e853 3f00 	ldrex	r3, [r3]
 80059b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	461a      	mov	r2, r3
 80059c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80059c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80059ca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059d0:	e841 2300 	strex	r3, r2, [r1]
 80059d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1e4      	bne.n	80059a6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	3308      	adds	r3, #8
 80059e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e6:	e853 3f00 	ldrex	r3, [r3]
 80059ea:	623b      	str	r3, [r7, #32]
   return(result);
 80059ec:	6a3b      	ldr	r3, [r7, #32]
 80059ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059f2:	f023 0301 	bic.w	r3, r3, #1
 80059f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	3308      	adds	r3, #8
 8005a00:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a04:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a08:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a0c:	e841 2300 	strex	r3, r2, [r1]
 8005a10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1e1      	bne.n	80059dc <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	e853 3f00 	ldrex	r3, [r3]
 8005a38:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f023 0310 	bic.w	r3, r3, #16
 8005a40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	461a      	mov	r2, r3
 8005a4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a4e:	61fb      	str	r3, [r7, #28]
 8005a50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a52:	69b9      	ldr	r1, [r7, #24]
 8005a54:	69fa      	ldr	r2, [r7, #28]
 8005a56:	e841 2300 	strex	r3, r2, [r1]
 8005a5a:	617b      	str	r3, [r7, #20]
   return(result);
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d1e4      	bne.n	8005a2c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2202      	movs	r2, #2
 8005a66:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a6c:	4619      	mov	r1, r3
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f880 	bl	8005b74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a74:	e063      	b.n	8005b3e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00e      	beq.n	8005aa0 <HAL_UART_IRQHandler+0x5d8>
 8005a82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d008      	beq.n	8005aa0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005a96:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 fdd3 	bl	8006644 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a9e:	e051      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d014      	beq.n	8005ad6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ab0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d105      	bne.n	8005ac4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005ab8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005abc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d008      	beq.n	8005ad6 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d03a      	beq.n	8005b42 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	4798      	blx	r3
    }
    return;
 8005ad4:	e035      	b.n	8005b42 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d009      	beq.n	8005af6 <HAL_UART_IRQHandler+0x62e>
 8005ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 fd7d 	bl	80065ee <UART_EndTransmit_IT>
    return;
 8005af4:	e026      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005afa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d009      	beq.n	8005b16 <HAL_UART_IRQHandler+0x64e>
 8005b02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b06:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d003      	beq.n	8005b16 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 fdac 	bl	800666c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b14:	e016      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b1a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d010      	beq.n	8005b44 <HAL_UART_IRQHandler+0x67c>
 8005b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	da0c      	bge.n	8005b44 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 fd94 	bl	8006658 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b30:	e008      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
      return;
 8005b32:	bf00      	nop
 8005b34:	e006      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
    return;
 8005b36:	bf00      	nop
 8005b38:	e004      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
      return;
 8005b3a:	bf00      	nop
 8005b3c:	e002      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
      return;
 8005b3e:	bf00      	nop
 8005b40:	e000      	b.n	8005b44 <HAL_UART_IRQHandler+0x67c>
    return;
 8005b42:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005b44:	37e8      	adds	r7, #232	@ 0xe8
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop

08005b4c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b90:	b08c      	sub	sp, #48	@ 0x30
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b96:	2300      	movs	r3, #0
 8005b98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	689a      	ldr	r2, [r3, #8]
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	431a      	orrs	r2, r3
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	69db      	ldr	r3, [r3, #28]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	4baa      	ldr	r3, [pc, #680]	@ (8005e64 <UART_SetConfig+0x2d8>)
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	6812      	ldr	r2, [r2, #0]
 8005bc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bc4:	430b      	orrs	r3, r1
 8005bc6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	68da      	ldr	r2, [r3, #12]
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	430a      	orrs	r2, r1
 8005bdc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a9f      	ldr	r2, [pc, #636]	@ (8005e68 <UART_SetConfig+0x2dc>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d004      	beq.n	8005bf8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005c02:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	6812      	ldr	r2, [r2, #0]
 8005c0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c0c:	430b      	orrs	r3, r1
 8005c0e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c16:	f023 010f 	bic.w	r1, r3, #15
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a90      	ldr	r2, [pc, #576]	@ (8005e6c <UART_SetConfig+0x2e0>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d125      	bne.n	8005c7c <UART_SetConfig+0xf0>
 8005c30:	4b8f      	ldr	r3, [pc, #572]	@ (8005e70 <UART_SetConfig+0x2e4>)
 8005c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c36:	f003 0303 	and.w	r3, r3, #3
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	d81a      	bhi.n	8005c74 <UART_SetConfig+0xe8>
 8005c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c44 <UART_SetConfig+0xb8>)
 8005c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c44:	08005c55 	.word	0x08005c55
 8005c48:	08005c65 	.word	0x08005c65
 8005c4c:	08005c5d 	.word	0x08005c5d
 8005c50:	08005c6d 	.word	0x08005c6d
 8005c54:	2301      	movs	r3, #1
 8005c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c5a:	e116      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c62:	e112      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005c64:	2304      	movs	r3, #4
 8005c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c6a:	e10e      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005c6c:	2308      	movs	r3, #8
 8005c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c72:	e10a      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005c74:	2310      	movs	r3, #16
 8005c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c7a:	e106      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a7c      	ldr	r2, [pc, #496]	@ (8005e74 <UART_SetConfig+0x2e8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d138      	bne.n	8005cf8 <UART_SetConfig+0x16c>
 8005c86:	4b7a      	ldr	r3, [pc, #488]	@ (8005e70 <UART_SetConfig+0x2e4>)
 8005c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c8c:	f003 030c 	and.w	r3, r3, #12
 8005c90:	2b0c      	cmp	r3, #12
 8005c92:	d82d      	bhi.n	8005cf0 <UART_SetConfig+0x164>
 8005c94:	a201      	add	r2, pc, #4	@ (adr r2, 8005c9c <UART_SetConfig+0x110>)
 8005c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c9a:	bf00      	nop
 8005c9c:	08005cd1 	.word	0x08005cd1
 8005ca0:	08005cf1 	.word	0x08005cf1
 8005ca4:	08005cf1 	.word	0x08005cf1
 8005ca8:	08005cf1 	.word	0x08005cf1
 8005cac:	08005ce1 	.word	0x08005ce1
 8005cb0:	08005cf1 	.word	0x08005cf1
 8005cb4:	08005cf1 	.word	0x08005cf1
 8005cb8:	08005cf1 	.word	0x08005cf1
 8005cbc:	08005cd9 	.word	0x08005cd9
 8005cc0:	08005cf1 	.word	0x08005cf1
 8005cc4:	08005cf1 	.word	0x08005cf1
 8005cc8:	08005cf1 	.word	0x08005cf1
 8005ccc:	08005ce9 	.word	0x08005ce9
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cd6:	e0d8      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005cd8:	2302      	movs	r3, #2
 8005cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cde:	e0d4      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005ce0:	2304      	movs	r3, #4
 8005ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ce6:	e0d0      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005ce8:	2308      	movs	r3, #8
 8005cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cee:	e0cc      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005cf0:	2310      	movs	r3, #16
 8005cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf6:	e0c8      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a5e      	ldr	r2, [pc, #376]	@ (8005e78 <UART_SetConfig+0x2ec>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d125      	bne.n	8005d4e <UART_SetConfig+0x1c2>
 8005d02:	4b5b      	ldr	r3, [pc, #364]	@ (8005e70 <UART_SetConfig+0x2e4>)
 8005d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d08:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005d0c:	2b30      	cmp	r3, #48	@ 0x30
 8005d0e:	d016      	beq.n	8005d3e <UART_SetConfig+0x1b2>
 8005d10:	2b30      	cmp	r3, #48	@ 0x30
 8005d12:	d818      	bhi.n	8005d46 <UART_SetConfig+0x1ba>
 8005d14:	2b20      	cmp	r3, #32
 8005d16:	d00a      	beq.n	8005d2e <UART_SetConfig+0x1a2>
 8005d18:	2b20      	cmp	r3, #32
 8005d1a:	d814      	bhi.n	8005d46 <UART_SetConfig+0x1ba>
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d002      	beq.n	8005d26 <UART_SetConfig+0x19a>
 8005d20:	2b10      	cmp	r3, #16
 8005d22:	d008      	beq.n	8005d36 <UART_SetConfig+0x1aa>
 8005d24:	e00f      	b.n	8005d46 <UART_SetConfig+0x1ba>
 8005d26:	2300      	movs	r3, #0
 8005d28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d2c:	e0ad      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d2e:	2302      	movs	r3, #2
 8005d30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d34:	e0a9      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d36:	2304      	movs	r3, #4
 8005d38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d3c:	e0a5      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d3e:	2308      	movs	r3, #8
 8005d40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d44:	e0a1      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d46:	2310      	movs	r3, #16
 8005d48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d4c:	e09d      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a4a      	ldr	r2, [pc, #296]	@ (8005e7c <UART_SetConfig+0x2f0>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d125      	bne.n	8005da4 <UART_SetConfig+0x218>
 8005d58:	4b45      	ldr	r3, [pc, #276]	@ (8005e70 <UART_SetConfig+0x2e4>)
 8005d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d5e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005d62:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d64:	d016      	beq.n	8005d94 <UART_SetConfig+0x208>
 8005d66:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d68:	d818      	bhi.n	8005d9c <UART_SetConfig+0x210>
 8005d6a:	2b80      	cmp	r3, #128	@ 0x80
 8005d6c:	d00a      	beq.n	8005d84 <UART_SetConfig+0x1f8>
 8005d6e:	2b80      	cmp	r3, #128	@ 0x80
 8005d70:	d814      	bhi.n	8005d9c <UART_SetConfig+0x210>
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d002      	beq.n	8005d7c <UART_SetConfig+0x1f0>
 8005d76:	2b40      	cmp	r3, #64	@ 0x40
 8005d78:	d008      	beq.n	8005d8c <UART_SetConfig+0x200>
 8005d7a:	e00f      	b.n	8005d9c <UART_SetConfig+0x210>
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d82:	e082      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d84:	2302      	movs	r3, #2
 8005d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d8a:	e07e      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d8c:	2304      	movs	r3, #4
 8005d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d92:	e07a      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d94:	2308      	movs	r3, #8
 8005d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d9a:	e076      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005d9c:	2310      	movs	r3, #16
 8005d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005da2:	e072      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a35      	ldr	r2, [pc, #212]	@ (8005e80 <UART_SetConfig+0x2f4>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d12a      	bne.n	8005e04 <UART_SetConfig+0x278>
 8005dae:	4b30      	ldr	r3, [pc, #192]	@ (8005e70 <UART_SetConfig+0x2e4>)
 8005db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005db4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005db8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dbc:	d01a      	beq.n	8005df4 <UART_SetConfig+0x268>
 8005dbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005dc2:	d81b      	bhi.n	8005dfc <UART_SetConfig+0x270>
 8005dc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dc8:	d00c      	beq.n	8005de4 <UART_SetConfig+0x258>
 8005dca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dce:	d815      	bhi.n	8005dfc <UART_SetConfig+0x270>
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d003      	beq.n	8005ddc <UART_SetConfig+0x250>
 8005dd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dd8:	d008      	beq.n	8005dec <UART_SetConfig+0x260>
 8005dda:	e00f      	b.n	8005dfc <UART_SetConfig+0x270>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005de2:	e052      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005de4:	2302      	movs	r3, #2
 8005de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dea:	e04e      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005dec:	2304      	movs	r3, #4
 8005dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005df2:	e04a      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005df4:	2308      	movs	r3, #8
 8005df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dfa:	e046      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005dfc:	2310      	movs	r3, #16
 8005dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e02:	e042      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a17      	ldr	r2, [pc, #92]	@ (8005e68 <UART_SetConfig+0x2dc>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d13a      	bne.n	8005e84 <UART_SetConfig+0x2f8>
 8005e0e:	4b18      	ldr	r3, [pc, #96]	@ (8005e70 <UART_SetConfig+0x2e4>)
 8005e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005e18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e1c:	d01a      	beq.n	8005e54 <UART_SetConfig+0x2c8>
 8005e1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005e22:	d81b      	bhi.n	8005e5c <UART_SetConfig+0x2d0>
 8005e24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e28:	d00c      	beq.n	8005e44 <UART_SetConfig+0x2b8>
 8005e2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e2e:	d815      	bhi.n	8005e5c <UART_SetConfig+0x2d0>
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d003      	beq.n	8005e3c <UART_SetConfig+0x2b0>
 8005e34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e38:	d008      	beq.n	8005e4c <UART_SetConfig+0x2c0>
 8005e3a:	e00f      	b.n	8005e5c <UART_SetConfig+0x2d0>
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e42:	e022      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005e44:	2302      	movs	r3, #2
 8005e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e4a:	e01e      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005e4c:	2304      	movs	r3, #4
 8005e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e52:	e01a      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005e54:	2308      	movs	r3, #8
 8005e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e5a:	e016      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005e5c:	2310      	movs	r3, #16
 8005e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e62:	e012      	b.n	8005e8a <UART_SetConfig+0x2fe>
 8005e64:	cfff69f3 	.word	0xcfff69f3
 8005e68:	40008000 	.word	0x40008000
 8005e6c:	40013800 	.word	0x40013800
 8005e70:	40021000 	.word	0x40021000
 8005e74:	40004400 	.word	0x40004400
 8005e78:	40004800 	.word	0x40004800
 8005e7c:	40004c00 	.word	0x40004c00
 8005e80:	40005000 	.word	0x40005000
 8005e84:	2310      	movs	r3, #16
 8005e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4aae      	ldr	r2, [pc, #696]	@ (8006148 <UART_SetConfig+0x5bc>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	f040 8097 	bne.w	8005fc4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e9a:	2b08      	cmp	r3, #8
 8005e9c:	d823      	bhi.n	8005ee6 <UART_SetConfig+0x35a>
 8005e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005ea4 <UART_SetConfig+0x318>)
 8005ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea4:	08005ec9 	.word	0x08005ec9
 8005ea8:	08005ee7 	.word	0x08005ee7
 8005eac:	08005ed1 	.word	0x08005ed1
 8005eb0:	08005ee7 	.word	0x08005ee7
 8005eb4:	08005ed7 	.word	0x08005ed7
 8005eb8:	08005ee7 	.word	0x08005ee7
 8005ebc:	08005ee7 	.word	0x08005ee7
 8005ec0:	08005ee7 	.word	0x08005ee7
 8005ec4:	08005edf 	.word	0x08005edf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ec8:	f7fd fbbc 	bl	8003644 <HAL_RCC_GetPCLK1Freq>
 8005ecc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ece:	e010      	b.n	8005ef2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ed0:	4b9e      	ldr	r3, [pc, #632]	@ (800614c <UART_SetConfig+0x5c0>)
 8005ed2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ed4:	e00d      	b.n	8005ef2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ed6:	f7fd fb1d 	bl	8003514 <HAL_RCC_GetSysClockFreq>
 8005eda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005edc:	e009      	b.n	8005ef2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ee2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ee4:	e005      	b.n	8005ef2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005ef0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 8130 	beq.w	800615a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efe:	4a94      	ldr	r2, [pc, #592]	@ (8006150 <UART_SetConfig+0x5c4>)
 8005f00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f04:	461a      	mov	r2, r3
 8005f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f08:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f0c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	4613      	mov	r3, r2
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	4413      	add	r3, r2
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d305      	bcc.n	8005f2a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f24:	69ba      	ldr	r2, [r7, #24]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d903      	bls.n	8005f32 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f30:	e113      	b.n	800615a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f34:	2200      	movs	r2, #0
 8005f36:	60bb      	str	r3, [r7, #8]
 8005f38:	60fa      	str	r2, [r7, #12]
 8005f3a:	697b      	ldr	r3, [r7, #20]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3e:	4a84      	ldr	r2, [pc, #528]	@ (8006150 <UART_SetConfig+0x5c4>)
 8005f40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	2200      	movs	r2, #0
 8005f48:	603b      	str	r3, [r7, #0]
 8005f4a:	607a      	str	r2, [r7, #4]
 8005f4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f50:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f54:	f7fa f952 	bl	80001fc <__aeabi_uldivmod>
 8005f58:	4602      	mov	r2, r0
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4610      	mov	r0, r2
 8005f5e:	4619      	mov	r1, r3
 8005f60:	f04f 0200 	mov.w	r2, #0
 8005f64:	f04f 0300 	mov.w	r3, #0
 8005f68:	020b      	lsls	r3, r1, #8
 8005f6a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f6e:	0202      	lsls	r2, r0, #8
 8005f70:	6979      	ldr	r1, [r7, #20]
 8005f72:	6849      	ldr	r1, [r1, #4]
 8005f74:	0849      	lsrs	r1, r1, #1
 8005f76:	2000      	movs	r0, #0
 8005f78:	460c      	mov	r4, r1
 8005f7a:	4605      	mov	r5, r0
 8005f7c:	eb12 0804 	adds.w	r8, r2, r4
 8005f80:	eb43 0905 	adc.w	r9, r3, r5
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	469a      	mov	sl, r3
 8005f8c:	4693      	mov	fp, r2
 8005f8e:	4652      	mov	r2, sl
 8005f90:	465b      	mov	r3, fp
 8005f92:	4640      	mov	r0, r8
 8005f94:	4649      	mov	r1, r9
 8005f96:	f7fa f931 	bl	80001fc <__aeabi_uldivmod>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fa8:	d308      	bcc.n	8005fbc <UART_SetConfig+0x430>
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fb0:	d204      	bcs.n	8005fbc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	6a3a      	ldr	r2, [r7, #32]
 8005fb8:	60da      	str	r2, [r3, #12]
 8005fba:	e0ce      	b.n	800615a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005fc2:	e0ca      	b.n	800615a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	69db      	ldr	r3, [r3, #28]
 8005fc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fcc:	d166      	bne.n	800609c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005fce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fd2:	2b08      	cmp	r3, #8
 8005fd4:	d827      	bhi.n	8006026 <UART_SetConfig+0x49a>
 8005fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8005fdc <UART_SetConfig+0x450>)
 8005fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fdc:	08006001 	.word	0x08006001
 8005fe0:	08006009 	.word	0x08006009
 8005fe4:	08006011 	.word	0x08006011
 8005fe8:	08006027 	.word	0x08006027
 8005fec:	08006017 	.word	0x08006017
 8005ff0:	08006027 	.word	0x08006027
 8005ff4:	08006027 	.word	0x08006027
 8005ff8:	08006027 	.word	0x08006027
 8005ffc:	0800601f 	.word	0x0800601f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006000:	f7fd fb20 	bl	8003644 <HAL_RCC_GetPCLK1Freq>
 8006004:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006006:	e014      	b.n	8006032 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006008:	f7fd fb32 	bl	8003670 <HAL_RCC_GetPCLK2Freq>
 800600c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800600e:	e010      	b.n	8006032 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006010:	4b4e      	ldr	r3, [pc, #312]	@ (800614c <UART_SetConfig+0x5c0>)
 8006012:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006014:	e00d      	b.n	8006032 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006016:	f7fd fa7d 	bl	8003514 <HAL_RCC_GetSysClockFreq>
 800601a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800601c:	e009      	b.n	8006032 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800601e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006022:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006024:	e005      	b.n	8006032 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006026:	2300      	movs	r3, #0
 8006028:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006030:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 8090 	beq.w	800615a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603e:	4a44      	ldr	r2, [pc, #272]	@ (8006150 <UART_SetConfig+0x5c4>)
 8006040:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006044:	461a      	mov	r2, r3
 8006046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006048:	fbb3 f3f2 	udiv	r3, r3, r2
 800604c:	005a      	lsls	r2, r3, #1
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	085b      	lsrs	r3, r3, #1
 8006054:	441a      	add	r2, r3
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	fbb2 f3f3 	udiv	r3, r2, r3
 800605e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006060:	6a3b      	ldr	r3, [r7, #32]
 8006062:	2b0f      	cmp	r3, #15
 8006064:	d916      	bls.n	8006094 <UART_SetConfig+0x508>
 8006066:	6a3b      	ldr	r3, [r7, #32]
 8006068:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800606c:	d212      	bcs.n	8006094 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	b29b      	uxth	r3, r3
 8006072:	f023 030f 	bic.w	r3, r3, #15
 8006076:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006078:	6a3b      	ldr	r3, [r7, #32]
 800607a:	085b      	lsrs	r3, r3, #1
 800607c:	b29b      	uxth	r3, r3
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	b29a      	uxth	r2, r3
 8006084:	8bfb      	ldrh	r3, [r7, #30]
 8006086:	4313      	orrs	r3, r2
 8006088:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	8bfa      	ldrh	r2, [r7, #30]
 8006090:	60da      	str	r2, [r3, #12]
 8006092:	e062      	b.n	800615a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800609a:	e05e      	b.n	800615a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800609c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80060a0:	2b08      	cmp	r3, #8
 80060a2:	d828      	bhi.n	80060f6 <UART_SetConfig+0x56a>
 80060a4:	a201      	add	r2, pc, #4	@ (adr r2, 80060ac <UART_SetConfig+0x520>)
 80060a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060aa:	bf00      	nop
 80060ac:	080060d1 	.word	0x080060d1
 80060b0:	080060d9 	.word	0x080060d9
 80060b4:	080060e1 	.word	0x080060e1
 80060b8:	080060f7 	.word	0x080060f7
 80060bc:	080060e7 	.word	0x080060e7
 80060c0:	080060f7 	.word	0x080060f7
 80060c4:	080060f7 	.word	0x080060f7
 80060c8:	080060f7 	.word	0x080060f7
 80060cc:	080060ef 	.word	0x080060ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060d0:	f7fd fab8 	bl	8003644 <HAL_RCC_GetPCLK1Freq>
 80060d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060d6:	e014      	b.n	8006102 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060d8:	f7fd faca 	bl	8003670 <HAL_RCC_GetPCLK2Freq>
 80060dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060de:	e010      	b.n	8006102 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060e0:	4b1a      	ldr	r3, [pc, #104]	@ (800614c <UART_SetConfig+0x5c0>)
 80060e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060e4:	e00d      	b.n	8006102 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060e6:	f7fd fa15 	bl	8003514 <HAL_RCC_GetSysClockFreq>
 80060ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060ec:	e009      	b.n	8006102 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060f4:	e005      	b.n	8006102 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80060f6:	2300      	movs	r3, #0
 80060f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006100:	bf00      	nop
    }

    if (pclk != 0U)
 8006102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006104:	2b00      	cmp	r3, #0
 8006106:	d028      	beq.n	800615a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800610c:	4a10      	ldr	r2, [pc, #64]	@ (8006150 <UART_SetConfig+0x5c4>)
 800610e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006112:	461a      	mov	r2, r3
 8006114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006116:	fbb3 f2f2 	udiv	r2, r3, r2
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	085b      	lsrs	r3, r3, #1
 8006120:	441a      	add	r2, r3
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	fbb2 f3f3 	udiv	r3, r2, r3
 800612a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800612c:	6a3b      	ldr	r3, [r7, #32]
 800612e:	2b0f      	cmp	r3, #15
 8006130:	d910      	bls.n	8006154 <UART_SetConfig+0x5c8>
 8006132:	6a3b      	ldr	r3, [r7, #32]
 8006134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006138:	d20c      	bcs.n	8006154 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800613a:	6a3b      	ldr	r3, [r7, #32]
 800613c:	b29a      	uxth	r2, r3
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	60da      	str	r2, [r3, #12]
 8006144:	e009      	b.n	800615a <UART_SetConfig+0x5ce>
 8006146:	bf00      	nop
 8006148:	40008000 	.word	0x40008000
 800614c:	00f42400 	.word	0x00f42400
 8006150:	080098d4 	.word	0x080098d4
      }
      else
      {
        ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	2201      	movs	r2, #1
 800615e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	2201      	movs	r2, #1
 8006166:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	2200      	movs	r2, #0
 800616e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	2200      	movs	r2, #0
 8006174:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006176:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800617a:	4618      	mov	r0, r3
 800617c:	3730      	adds	r7, #48	@ 0x30
 800617e:	46bd      	mov	sp, r7
 8006180:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006184 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006190:	f003 0308 	and.w	r3, r3, #8
 8006194:	2b00      	cmp	r3, #0
 8006196:	d00a      	beq.n	80061ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	430a      	orrs	r2, r1
 80061ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00a      	beq.n	80061d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00a      	beq.n	80061f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f6:	f003 0304 	and.w	r3, r3, #4
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00a      	beq.n	8006214 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	430a      	orrs	r2, r1
 8006212:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006218:	f003 0310 	and.w	r3, r3, #16
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00a      	beq.n	8006236 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	430a      	orrs	r2, r1
 8006234:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800623a:	f003 0320 	and.w	r3, r3, #32
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00a      	beq.n	8006258 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	430a      	orrs	r2, r1
 8006256:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800625c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006260:	2b00      	cmp	r3, #0
 8006262:	d01a      	beq.n	800629a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	430a      	orrs	r2, r1
 8006278:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800627e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006282:	d10a      	bne.n	800629a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	430a      	orrs	r2, r1
 8006298:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	605a      	str	r2, [r3, #4]
  }
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b098      	sub	sp, #96	@ 0x60
 80062cc:	af02      	add	r7, sp, #8
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80062d8:	f7fb f9e0 	bl	800169c <HAL_GetTick>
 80062dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0308 	and.w	r3, r3, #8
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	d12f      	bne.n	800634c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062f4:	2200      	movs	r2, #0
 80062f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f88e 	bl	800641c <UART_WaitOnFlagUntilTimeout>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d022      	beq.n	800634c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800630e:	e853 3f00 	ldrex	r3, [r3]
 8006312:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006314:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006316:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800631a:	653b      	str	r3, [r7, #80]	@ 0x50
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	461a      	mov	r2, r3
 8006322:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006324:	647b      	str	r3, [r7, #68]	@ 0x44
 8006326:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006328:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800632a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800632c:	e841 2300 	strex	r3, r2, [r1]
 8006330:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1e6      	bne.n	8006306 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2220      	movs	r2, #32
 800633c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006348:	2303      	movs	r3, #3
 800634a:	e063      	b.n	8006414 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f003 0304 	and.w	r3, r3, #4
 8006356:	2b04      	cmp	r3, #4
 8006358:	d149      	bne.n	80063ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800635a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006362:	2200      	movs	r2, #0
 8006364:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f857 	bl	800641c <UART_WaitOnFlagUntilTimeout>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d03c      	beq.n	80063ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637c:	e853 3f00 	ldrex	r3, [r3]
 8006380:	623b      	str	r3, [r7, #32]
   return(result);
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	461a      	mov	r2, r3
 8006390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006392:	633b      	str	r3, [r7, #48]	@ 0x30
 8006394:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800639a:	e841 2300 	strex	r3, r2, [r1]
 800639e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1e6      	bne.n	8006374 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	3308      	adds	r3, #8
 80063ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	e853 3f00 	ldrex	r3, [r3]
 80063b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f023 0301 	bic.w	r3, r3, #1
 80063bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	3308      	adds	r3, #8
 80063c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063c6:	61fa      	str	r2, [r7, #28]
 80063c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ca:	69b9      	ldr	r1, [r7, #24]
 80063cc:	69fa      	ldr	r2, [r7, #28]
 80063ce:	e841 2300 	strex	r3, r2, [r1]
 80063d2:	617b      	str	r3, [r7, #20]
   return(result);
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1e5      	bne.n	80063a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2220      	movs	r2, #32
 80063de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e012      	b.n	8006414 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2220      	movs	r2, #32
 80063fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3758      	adds	r7, #88	@ 0x58
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	603b      	str	r3, [r7, #0]
 8006428:	4613      	mov	r3, r2
 800642a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800642c:	e04f      	b.n	80064ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006434:	d04b      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006436:	f7fb f931 	bl	800169c <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	69ba      	ldr	r2, [r7, #24]
 8006442:	429a      	cmp	r2, r3
 8006444:	d302      	bcc.n	800644c <UART_WaitOnFlagUntilTimeout+0x30>
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d101      	bne.n	8006450 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e04e      	b.n	80064ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0304 	and.w	r3, r3, #4
 800645a:	2b00      	cmp	r3, #0
 800645c:	d037      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	2b80      	cmp	r3, #128	@ 0x80
 8006462:	d034      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	2b40      	cmp	r3, #64	@ 0x40
 8006468:	d031      	beq.n	80064ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	f003 0308 	and.w	r3, r3, #8
 8006474:	2b08      	cmp	r3, #8
 8006476:	d110      	bne.n	800649a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2208      	movs	r2, #8
 800647e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f000 f838 	bl	80064f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2208      	movs	r2, #8
 800648a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e029      	b.n	80064ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	69db      	ldr	r3, [r3, #28]
 80064a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064a8:	d111      	bne.n	80064ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064b4:	68f8      	ldr	r0, [r7, #12]
 80064b6:	f000 f81e 	bl	80064f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2220      	movs	r2, #32
 80064be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e00f      	b.n	80064ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	69da      	ldr	r2, [r3, #28]
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	4013      	ands	r3, r2
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	429a      	cmp	r2, r3
 80064dc:	bf0c      	ite	eq
 80064de:	2301      	moveq	r3, #1
 80064e0:	2300      	movne	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	461a      	mov	r2, r3
 80064e6:	79fb      	ldrb	r3, [r7, #7]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d0a0      	beq.n	800642e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b095      	sub	sp, #84	@ 0x54
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006506:	e853 3f00 	ldrex	r3, [r3]
 800650a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800650c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006512:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	461a      	mov	r2, r3
 800651a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800651c:	643b      	str	r3, [r7, #64]	@ 0x40
 800651e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006520:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006522:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006524:	e841 2300 	strex	r3, r2, [r1]
 8006528:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800652a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e6      	bne.n	80064fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	3308      	adds	r3, #8
 8006536:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006538:	6a3b      	ldr	r3, [r7, #32]
 800653a:	e853 3f00 	ldrex	r3, [r3]
 800653e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006546:	f023 0301 	bic.w	r3, r3, #1
 800654a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	3308      	adds	r3, #8
 8006552:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006554:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006556:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006558:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800655a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800655c:	e841 2300 	strex	r3, r2, [r1]
 8006560:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e3      	bne.n	8006530 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800656c:	2b01      	cmp	r3, #1
 800656e:	d118      	bne.n	80065a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	e853 3f00 	ldrex	r3, [r3]
 800657c:	60bb      	str	r3, [r7, #8]
   return(result);
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	f023 0310 	bic.w	r3, r3, #16
 8006584:	647b      	str	r3, [r7, #68]	@ 0x44
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800658e:	61bb      	str	r3, [r7, #24]
 8006590:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006592:	6979      	ldr	r1, [r7, #20]
 8006594:	69ba      	ldr	r2, [r7, #24]
 8006596:	e841 2300 	strex	r3, r2, [r1]
 800659a:	613b      	str	r3, [r7, #16]
   return(result);
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1e6      	bne.n	8006570 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2220      	movs	r2, #32
 80065a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80065b6:	bf00      	nop
 80065b8:	3754      	adds	r7, #84	@ 0x54
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr

080065c2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b084      	sub	sp, #16
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	f7ff fabd 	bl	8005b60 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065e6:	bf00      	nop
 80065e8:	3710      	adds	r7, #16
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}

080065ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065ee:	b580      	push	{r7, lr}
 80065f0:	b088      	sub	sp, #32
 80065f2:	af00      	add	r7, sp, #0
 80065f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	e853 3f00 	ldrex	r3, [r3]
 8006602:	60bb      	str	r3, [r7, #8]
   return(result);
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800660a:	61fb      	str	r3, [r7, #28]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	461a      	mov	r2, r3
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	61bb      	str	r3, [r7, #24]
 8006616:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006618:	6979      	ldr	r1, [r7, #20]
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	e841 2300 	strex	r3, r2, [r1]
 8006620:	613b      	str	r3, [r7, #16]
   return(result);
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d1e6      	bne.n	80065f6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2220      	movs	r2, #32
 800662c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f7ff fa88 	bl	8005b4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800663c:	bf00      	nop
 800663e:	3720      	adds	r7, #32
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800668e:	2b01      	cmp	r3, #1
 8006690:	d101      	bne.n	8006696 <HAL_UARTEx_DisableFifoMode+0x16>
 8006692:	2302      	movs	r3, #2
 8006694:	e027      	b.n	80066e6 <HAL_UARTEx_DisableFifoMode+0x66>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2224      	movs	r2, #36	@ 0x24
 80066a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f022 0201 	bic.w	r2, r2, #1
 80066bc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80066c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2220      	movs	r2, #32
 80066d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3714      	adds	r7, #20
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr

080066f2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b084      	sub	sp, #16
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006702:	2b01      	cmp	r3, #1
 8006704:	d101      	bne.n	800670a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006706:	2302      	movs	r3, #2
 8006708:	e02d      	b.n	8006766 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2224      	movs	r2, #36	@ 0x24
 8006716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f022 0201 	bic.w	r2, r2, #1
 8006730:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	683a      	ldr	r2, [r7, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f850 	bl	80067ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2220      	movs	r2, #32
 8006758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b084      	sub	sp, #16
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
 8006776:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800677e:	2b01      	cmp	r3, #1
 8006780:	d101      	bne.n	8006786 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006782:	2302      	movs	r3, #2
 8006784:	e02d      	b.n	80067e2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2201      	movs	r2, #1
 800678a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2224      	movs	r2, #36	@ 0x24
 8006792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0201 	bic.w	r2, r2, #1
 80067ac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	683a      	ldr	r2, [r7, #0]
 80067be:	430a      	orrs	r2, r1
 80067c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f812 	bl	80067ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2220      	movs	r2, #32
 80067d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067e0:	2300      	movs	r3, #0
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
	...

080067ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b085      	sub	sp, #20
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d108      	bne.n	800680e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800680c:	e031      	b.n	8006872 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800680e:	2308      	movs	r3, #8
 8006810:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006812:	2308      	movs	r3, #8
 8006814:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	0e5b      	lsrs	r3, r3, #25
 800681e:	b2db      	uxtb	r3, r3
 8006820:	f003 0307 	and.w	r3, r3, #7
 8006824:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	0f5b      	lsrs	r3, r3, #29
 800682e:	b2db      	uxtb	r3, r3
 8006830:	f003 0307 	and.w	r3, r3, #7
 8006834:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006836:	7bbb      	ldrb	r3, [r7, #14]
 8006838:	7b3a      	ldrb	r2, [r7, #12]
 800683a:	4911      	ldr	r1, [pc, #68]	@ (8006880 <UARTEx_SetNbDataToProcess+0x94>)
 800683c:	5c8a      	ldrb	r2, [r1, r2]
 800683e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006842:	7b3a      	ldrb	r2, [r7, #12]
 8006844:	490f      	ldr	r1, [pc, #60]	@ (8006884 <UARTEx_SetNbDataToProcess+0x98>)
 8006846:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006848:	fb93 f3f2 	sdiv	r3, r3, r2
 800684c:	b29a      	uxth	r2, r3
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006854:	7bfb      	ldrb	r3, [r7, #15]
 8006856:	7b7a      	ldrb	r2, [r7, #13]
 8006858:	4909      	ldr	r1, [pc, #36]	@ (8006880 <UARTEx_SetNbDataToProcess+0x94>)
 800685a:	5c8a      	ldrb	r2, [r1, r2]
 800685c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006860:	7b7a      	ldrb	r2, [r7, #13]
 8006862:	4908      	ldr	r1, [pc, #32]	@ (8006884 <UARTEx_SetNbDataToProcess+0x98>)
 8006864:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006866:	fb93 f3f2 	sdiv	r3, r3, r2
 800686a:	b29a      	uxth	r2, r3
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006872:	bf00      	nop
 8006874:	3714      	adds	r7, #20
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	080098ec 	.word	0x080098ec
 8006884:	080098f4 	.word	0x080098f4

08006888 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800688c:	4904      	ldr	r1, [pc, #16]	@ (80068a0 <MX_FATFS_Init+0x18>)
 800688e:	4805      	ldr	r0, [pc, #20]	@ (80068a4 <MX_FATFS_Init+0x1c>)
 8006890:	f002 ff6a 	bl	8009768 <FATFS_LinkDriver>
 8006894:	4603      	mov	r3, r0
 8006896:	461a      	mov	r2, r3
 8006898:	4b03      	ldr	r3, [pc, #12]	@ (80068a8 <MX_FATFS_Init+0x20>)
 800689a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800689c:	bf00      	nop
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	20040260 	.word	0x20040260
 80068a4:	2004000c 	.word	0x2004000c
 80068a8:	2004025c 	.word	0x2004025c

080068ac <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80068ac:	b480      	push	{r7}
 80068ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80068b0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 80068c6:	79fb      	ldrb	r3, [r7, #7]
 80068c8:	4618      	mov	r0, r3
 80068ca:	f000 f9d7 	bl	8006c7c <USER_SPI_initialize>
 80068ce:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3708      	adds	r7, #8
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	4603      	mov	r3, r0
 80068e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 80068e2:	79fb      	ldrb	r3, [r7, #7]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f000 fab3 	bl	8006e50 <USER_SPI_status>
 80068ea:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3708      	adds	r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60b9      	str	r1, [r7, #8]
 80068fc:	607a      	str	r2, [r7, #4]
 80068fe:	603b      	str	r3, [r7, #0]
 8006900:	4603      	mov	r3, r0
 8006902:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8006904:	7bf8      	ldrb	r0, [r7, #15]
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	68b9      	ldr	r1, [r7, #8]
 800690c:	f000 fab6 	bl	8006e7c <USER_SPI_read>
 8006910:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006912:	4618      	mov	r0, r3
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b084      	sub	sp, #16
 800691e:	af00      	add	r7, sp, #0
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	607a      	str	r2, [r7, #4]
 8006924:	603b      	str	r3, [r7, #0]
 8006926:	4603      	mov	r3, r0
 8006928:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800692a:	7bf8      	ldrb	r0, [r7, #15]
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	68b9      	ldr	r1, [r7, #8]
 8006932:	f000 fb09 	bl	8006f48 <USER_SPI_write>
 8006936:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8006938:	4618      	mov	r0, r3
 800693a:	3710      	adds	r7, #16
 800693c:	46bd      	mov	sp, r7
 800693e:	bd80      	pop	{r7, pc}

08006940 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	4603      	mov	r3, r0
 8006948:	603a      	str	r2, [r7, #0]
 800694a:	71fb      	strb	r3, [r7, #7]
 800694c:	460b      	mov	r3, r1
 800694e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006950:	79b9      	ldrb	r1, [r7, #6]
 8006952:	79fb      	ldrb	r3, [r7, #7]
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	4618      	mov	r0, r3
 8006958:	f000 fb72 	bl	8007040 <USER_SPI_ioctl>
 800695c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800695e:	4618      	mov	r0, r3
 8006960:	3708      	adds	r7, #8
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
	...

08006968 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8006968:	b580      	push	{r7, lr}
 800696a:	b082      	sub	sp, #8
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8006970:	f7fa fe94 	bl	800169c <HAL_GetTick>
 8006974:	4603      	mov	r3, r0
 8006976:	4a04      	ldr	r2, [pc, #16]	@ (8006988 <SPI_Timer_On+0x20>)
 8006978:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800697a:	4a04      	ldr	r2, [pc, #16]	@ (800698c <SPI_Timer_On+0x24>)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6013      	str	r3, [r2, #0]
}
 8006980:	bf00      	nop
 8006982:	3708      	adds	r7, #8
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	20040268 	.word	0x20040268
 800698c:	2004026c 	.word	0x2004026c

08006990 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006990:	b580      	push	{r7, lr}
 8006992:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8006994:	f7fa fe82 	bl	800169c <HAL_GetTick>
 8006998:	4602      	mov	r2, r0
 800699a:	4b06      	ldr	r3, [pc, #24]	@ (80069b4 <SPI_Timer_Status+0x24>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	1ad2      	subs	r2, r2, r3
 80069a0:	4b05      	ldr	r3, [pc, #20]	@ (80069b8 <SPI_Timer_Status+0x28>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	bf34      	ite	cc
 80069a8:	2301      	movcc	r3, #1
 80069aa:	2300      	movcs	r3, #0
 80069ac:	b2db      	uxtb	r3, r3
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	20040268 	.word	0x20040268
 80069b8:	2004026c 	.word	0x2004026c

080069bc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b086      	sub	sp, #24
 80069c0:	af02      	add	r7, sp, #8
 80069c2:	4603      	mov	r3, r0
 80069c4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80069c6:	f107 020f 	add.w	r2, r7, #15
 80069ca:	1df9      	adds	r1, r7, #7
 80069cc:	2332      	movs	r3, #50	@ 0x32
 80069ce:	9300      	str	r3, [sp, #0]
 80069d0:	2301      	movs	r3, #1
 80069d2:	4804      	ldr	r0, [pc, #16]	@ (80069e4 <xchg_spi+0x28>)
 80069d4:	f7fd fe53 	bl	800467e <HAL_SPI_TransmitReceive>
    return rxDat;
 80069d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	200401a8 	.word	0x200401a8

080069e8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80069e8:	b590      	push	{r4, r7, lr}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80069f2:	2300      	movs	r3, #0
 80069f4:	60fb      	str	r3, [r7, #12]
 80069f6:	e00a      	b.n	8006a0e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	18d4      	adds	r4, r2, r3
 80069fe:	20ff      	movs	r0, #255	@ 0xff
 8006a00:	f7ff ffdc 	bl	80069bc <xchg_spi>
 8006a04:	4603      	mov	r3, r0
 8006a06:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	60fb      	str	r3, [r7, #12]
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d3f0      	bcc.n	80069f8 <rcvr_spi_multi+0x10>
	}
}
 8006a16:	bf00      	nop
 8006a18:	bf00      	nop
 8006a1a:	3714      	adds	r7, #20
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd90      	pop	{r4, r7, pc}

08006a20 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a32:	6879      	ldr	r1, [r7, #4]
 8006a34:	4803      	ldr	r0, [pc, #12]	@ (8006a44 <xmit_spi_multi+0x24>)
 8006a36:	f7fd fcac 	bl	8004392 <HAL_SPI_Transmit>
}
 8006a3a:	bf00      	nop
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	200401a8 	.word	0x200401a8

08006a48 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b086      	sub	sp, #24
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006a50:	f7fa fe24 	bl	800169c <HAL_GetTick>
 8006a54:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8006a5a:	20ff      	movs	r0, #255	@ 0xff
 8006a5c:	f7ff ffae 	bl	80069bc <xchg_spi>
 8006a60:	4603      	mov	r3, r0
 8006a62:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006a64:	7bfb      	ldrb	r3, [r7, #15]
 8006a66:	2bff      	cmp	r3, #255	@ 0xff
 8006a68:	d007      	beq.n	8006a7a <wait_ready+0x32>
 8006a6a:	f7fa fe17 	bl	800169c <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d8ef      	bhi.n	8006a5a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8006a7a:	7bfb      	ldrb	r3, [r7, #15]
 8006a7c:	2bff      	cmp	r3, #255	@ 0xff
 8006a7e:	bf0c      	ite	eq
 8006a80:	2301      	moveq	r3, #1
 8006a82:	2300      	movne	r3, #0
 8006a84:	b2db      	uxtb	r3, r3
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3718      	adds	r7, #24
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
	...

08006a90 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8006a94:	2201      	movs	r2, #1
 8006a96:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006a9a:	4804      	ldr	r0, [pc, #16]	@ (8006aac <despiselect+0x1c>)
 8006a9c:	f7fb fefa 	bl	8002894 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006aa0:	20ff      	movs	r0, #255	@ 0xff
 8006aa2:	f7ff ff8b 	bl	80069bc <xchg_spi>

}
 8006aa6:	bf00      	nop
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	48000400 	.word	0x48000400

08006ab0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006aba:	480a      	ldr	r0, [pc, #40]	@ (8006ae4 <spiselect+0x34>)
 8006abc:	f7fb feea 	bl	8002894 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006ac0:	20ff      	movs	r0, #255	@ 0xff
 8006ac2:	f7ff ff7b 	bl	80069bc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006ac6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006aca:	f7ff ffbd 	bl	8006a48 <wait_ready>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <spiselect+0x28>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e002      	b.n	8006ade <spiselect+0x2e>

	despiselect();
 8006ad8:	f7ff ffda 	bl	8006a90 <despiselect>
	return 0;	/* Timeout */
 8006adc:	2300      	movs	r3, #0
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	48000400 	.word	0x48000400

08006ae8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006af2:	20c8      	movs	r0, #200	@ 0xc8
 8006af4:	f7ff ff38 	bl	8006968 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006af8:	20ff      	movs	r0, #255	@ 0xff
 8006afa:	f7ff ff5f 	bl	80069bc <xchg_spi>
 8006afe:	4603      	mov	r3, r0
 8006b00:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006b02:	7bfb      	ldrb	r3, [r7, #15]
 8006b04:	2bff      	cmp	r3, #255	@ 0xff
 8006b06:	d104      	bne.n	8006b12 <rcvr_datablock+0x2a>
 8006b08:	f7ff ff42 	bl	8006990 <SPI_Timer_Status>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d1f2      	bne.n	8006af8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006b12:	7bfb      	ldrb	r3, [r7, #15]
 8006b14:	2bfe      	cmp	r3, #254	@ 0xfe
 8006b16:	d001      	beq.n	8006b1c <rcvr_datablock+0x34>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	e00a      	b.n	8006b32 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006b1c:	6839      	ldr	r1, [r7, #0]
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f7ff ff62 	bl	80069e8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006b24:	20ff      	movs	r0, #255	@ 0xff
 8006b26:	f7ff ff49 	bl	80069bc <xchg_spi>
 8006b2a:	20ff      	movs	r0, #255	@ 0xff
 8006b2c:	f7ff ff46 	bl	80069bc <xchg_spi>

	return 1;						/* Function succeeded */
 8006b30:	2301      	movs	r3, #1
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3710      	adds	r7, #16
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}

08006b3a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b084      	sub	sp, #16
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
 8006b42:	460b      	mov	r3, r1
 8006b44:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8006b46:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8006b4a:	f7ff ff7d 	bl	8006a48 <wait_ready>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d101      	bne.n	8006b58 <xmit_datablock+0x1e>
 8006b54:	2300      	movs	r3, #0
 8006b56:	e01e      	b.n	8006b96 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8006b58:	78fb      	ldrb	r3, [r7, #3]
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f7ff ff2e 	bl	80069bc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006b60:	78fb      	ldrb	r3, [r7, #3]
 8006b62:	2bfd      	cmp	r3, #253	@ 0xfd
 8006b64:	d016      	beq.n	8006b94 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8006b66:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f7ff ff58 	bl	8006a20 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8006b70:	20ff      	movs	r0, #255	@ 0xff
 8006b72:	f7ff ff23 	bl	80069bc <xchg_spi>
 8006b76:	20ff      	movs	r0, #255	@ 0xff
 8006b78:	f7ff ff20 	bl	80069bc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8006b7c:	20ff      	movs	r0, #255	@ 0xff
 8006b7e:	f7ff ff1d 	bl	80069bc <xchg_spi>
 8006b82:	4603      	mov	r3, r0
 8006b84:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8006b86:	7bfb      	ldrb	r3, [r7, #15]
 8006b88:	f003 031f 	and.w	r3, r3, #31
 8006b8c:	2b05      	cmp	r3, #5
 8006b8e:	d001      	beq.n	8006b94 <xmit_datablock+0x5a>
 8006b90:	2300      	movs	r3, #0
 8006b92:	e000      	b.n	8006b96 <xmit_datablock+0x5c>
	}
	return 1;
 8006b94:	2301      	movs	r3, #1
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3710      	adds	r7, #16
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}

08006b9e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8006b9e:	b580      	push	{r7, lr}
 8006ba0:	b084      	sub	sp, #16
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	6039      	str	r1, [r7, #0]
 8006ba8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8006baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	da0e      	bge.n	8006bd0 <send_cmd+0x32>
		cmd &= 0x7F;
 8006bb2:	79fb      	ldrb	r3, [r7, #7]
 8006bb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bb8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8006bba:	2100      	movs	r1, #0
 8006bbc:	2037      	movs	r0, #55	@ 0x37
 8006bbe:	f7ff ffee 	bl	8006b9e <send_cmd>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006bc6:	7bbb      	ldrb	r3, [r7, #14]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d901      	bls.n	8006bd0 <send_cmd+0x32>
 8006bcc:	7bbb      	ldrb	r3, [r7, #14]
 8006bce:	e051      	b.n	8006c74 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006bd0:	79fb      	ldrb	r3, [r7, #7]
 8006bd2:	2b0c      	cmp	r3, #12
 8006bd4:	d008      	beq.n	8006be8 <send_cmd+0x4a>
		despiselect();
 8006bd6:	f7ff ff5b 	bl	8006a90 <despiselect>
		if (!spiselect()) return 0xFF;
 8006bda:	f7ff ff69 	bl	8006ab0 <spiselect>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d101      	bne.n	8006be8 <send_cmd+0x4a>
 8006be4:	23ff      	movs	r3, #255	@ 0xff
 8006be6:	e045      	b.n	8006c74 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006be8:	79fb      	ldrb	r3, [r7, #7]
 8006bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7ff fee3 	bl	80069bc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	0e1b      	lsrs	r3, r3, #24
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f7ff fedd 	bl	80069bc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	0c1b      	lsrs	r3, r3, #16
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f7ff fed7 	bl	80069bc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	0a1b      	lsrs	r3, r3, #8
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7ff fed1 	bl	80069bc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f7ff fecc 	bl	80069bc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006c24:	2301      	movs	r3, #1
 8006c26:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006c28:	79fb      	ldrb	r3, [r7, #7]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <send_cmd+0x94>
 8006c2e:	2395      	movs	r3, #149	@ 0x95
 8006c30:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006c32:	79fb      	ldrb	r3, [r7, #7]
 8006c34:	2b08      	cmp	r3, #8
 8006c36:	d101      	bne.n	8006c3c <send_cmd+0x9e>
 8006c38:	2387      	movs	r3, #135	@ 0x87
 8006c3a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006c3c:	7bfb      	ldrb	r3, [r7, #15]
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7ff febc 	bl	80069bc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006c44:	79fb      	ldrb	r3, [r7, #7]
 8006c46:	2b0c      	cmp	r3, #12
 8006c48:	d102      	bne.n	8006c50 <send_cmd+0xb2>
 8006c4a:	20ff      	movs	r0, #255	@ 0xff
 8006c4c:	f7ff feb6 	bl	80069bc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006c50:	230a      	movs	r3, #10
 8006c52:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006c54:	20ff      	movs	r0, #255	@ 0xff
 8006c56:	f7ff feb1 	bl	80069bc <xchg_spi>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006c5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	da05      	bge.n	8006c72 <send_cmd+0xd4>
 8006c66:	7bfb      	ldrb	r3, [r7, #15]
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	73fb      	strb	r3, [r7, #15]
 8006c6c:	7bfb      	ldrb	r3, [r7, #15]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1f0      	bne.n	8006c54 <send_cmd+0xb6>

	return res;							/* Return received response */
 8006c72:	7bbb      	ldrb	r3, [r7, #14]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3710      	adds	r7, #16
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006c7c:	b590      	push	{r4, r7, lr}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	4603      	mov	r3, r0
 8006c84:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8006c86:	79fb      	ldrb	r3, [r7, #7]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d001      	beq.n	8006c90 <USER_SPI_initialize+0x14>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e0d4      	b.n	8006e3a <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006c90:	4b6c      	ldr	r3, [pc, #432]	@ (8006e44 <USER_SPI_initialize+0x1c8>)
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	f003 0302 	and.w	r3, r3, #2
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d003      	beq.n	8006ca6 <USER_SPI_initialize+0x2a>
 8006c9e:	4b69      	ldr	r3, [pc, #420]	@ (8006e44 <USER_SPI_initialize+0x1c8>)
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	e0c9      	b.n	8006e3a <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8006ca6:	4b68      	ldr	r3, [pc, #416]	@ (8006e48 <USER_SPI_initialize+0x1cc>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	4b66      	ldr	r3, [pc, #408]	@ (8006e48 <USER_SPI_initialize+0x1cc>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8006cb4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8006cb6:	230a      	movs	r3, #10
 8006cb8:	73fb      	strb	r3, [r7, #15]
 8006cba:	e005      	b.n	8006cc8 <USER_SPI_initialize+0x4c>
 8006cbc:	20ff      	movs	r0, #255	@ 0xff
 8006cbe:	f7ff fe7d 	bl	80069bc <xchg_spi>
 8006cc2:	7bfb      	ldrb	r3, [r7, #15]
 8006cc4:	3b01      	subs	r3, #1
 8006cc6:	73fb      	strb	r3, [r7, #15]
 8006cc8:	7bfb      	ldrb	r3, [r7, #15]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1f6      	bne.n	8006cbc <USER_SPI_initialize+0x40>

	ty = 0;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	2000      	movs	r0, #0
 8006cd6:	f7ff ff62 	bl	8006b9e <send_cmd>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	f040 808b 	bne.w	8006df8 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006ce2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006ce6:	f7ff fe3f 	bl	8006968 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8006cea:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006cee:	2008      	movs	r0, #8
 8006cf0:	f7ff ff55 	bl	8006b9e <send_cmd>
 8006cf4:	4603      	mov	r3, r0
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	d151      	bne.n	8006d9e <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	73fb      	strb	r3, [r7, #15]
 8006cfe:	e00d      	b.n	8006d1c <USER_SPI_initialize+0xa0>
 8006d00:	7bfc      	ldrb	r4, [r7, #15]
 8006d02:	20ff      	movs	r0, #255	@ 0xff
 8006d04:	f7ff fe5a 	bl	80069bc <xchg_spi>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	f104 0310 	add.w	r3, r4, #16
 8006d10:	443b      	add	r3, r7
 8006d12:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006d16:	7bfb      	ldrb	r3, [r7, #15]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	73fb      	strb	r3, [r7, #15]
 8006d1c:	7bfb      	ldrb	r3, [r7, #15]
 8006d1e:	2b03      	cmp	r3, #3
 8006d20:	d9ee      	bls.n	8006d00 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006d22:	7abb      	ldrb	r3, [r7, #10]
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	d167      	bne.n	8006df8 <USER_SPI_initialize+0x17c>
 8006d28:	7afb      	ldrb	r3, [r7, #11]
 8006d2a:	2baa      	cmp	r3, #170	@ 0xaa
 8006d2c:	d164      	bne.n	8006df8 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006d2e:	bf00      	nop
 8006d30:	f7ff fe2e 	bl	8006990 <SPI_Timer_Status>
 8006d34:	4603      	mov	r3, r0
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d007      	beq.n	8006d4a <USER_SPI_initialize+0xce>
 8006d3a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006d3e:	20a9      	movs	r0, #169	@ 0xa9
 8006d40:	f7ff ff2d 	bl	8006b9e <send_cmd>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1f2      	bne.n	8006d30 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8006d4a:	f7ff fe21 	bl	8006990 <SPI_Timer_Status>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d051      	beq.n	8006df8 <USER_SPI_initialize+0x17c>
 8006d54:	2100      	movs	r1, #0
 8006d56:	203a      	movs	r0, #58	@ 0x3a
 8006d58:	f7ff ff21 	bl	8006b9e <send_cmd>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d14a      	bne.n	8006df8 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006d62:	2300      	movs	r3, #0
 8006d64:	73fb      	strb	r3, [r7, #15]
 8006d66:	e00d      	b.n	8006d84 <USER_SPI_initialize+0x108>
 8006d68:	7bfc      	ldrb	r4, [r7, #15]
 8006d6a:	20ff      	movs	r0, #255	@ 0xff
 8006d6c:	f7ff fe26 	bl	80069bc <xchg_spi>
 8006d70:	4603      	mov	r3, r0
 8006d72:	461a      	mov	r2, r3
 8006d74:	f104 0310 	add.w	r3, r4, #16
 8006d78:	443b      	add	r3, r7
 8006d7a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8006d7e:	7bfb      	ldrb	r3, [r7, #15]
 8006d80:	3301      	adds	r3, #1
 8006d82:	73fb      	strb	r3, [r7, #15]
 8006d84:	7bfb      	ldrb	r3, [r7, #15]
 8006d86:	2b03      	cmp	r3, #3
 8006d88:	d9ee      	bls.n	8006d68 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8006d8a:	7a3b      	ldrb	r3, [r7, #8]
 8006d8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d001      	beq.n	8006d98 <USER_SPI_initialize+0x11c>
 8006d94:	230c      	movs	r3, #12
 8006d96:	e000      	b.n	8006d9a <USER_SPI_initialize+0x11e>
 8006d98:	2304      	movs	r3, #4
 8006d9a:	737b      	strb	r3, [r7, #13]
 8006d9c:	e02c      	b.n	8006df8 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006d9e:	2100      	movs	r1, #0
 8006da0:	20a9      	movs	r0, #169	@ 0xa9
 8006da2:	f7ff fefc 	bl	8006b9e <send_cmd>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d804      	bhi.n	8006db6 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006dac:	2302      	movs	r3, #2
 8006dae:	737b      	strb	r3, [r7, #13]
 8006db0:	23a9      	movs	r3, #169	@ 0xa9
 8006db2:	73bb      	strb	r3, [r7, #14]
 8006db4:	e003      	b.n	8006dbe <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006db6:	2301      	movs	r3, #1
 8006db8:	737b      	strb	r3, [r7, #13]
 8006dba:	2301      	movs	r3, #1
 8006dbc:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006dbe:	bf00      	nop
 8006dc0:	f7ff fde6 	bl	8006990 <SPI_Timer_Status>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d007      	beq.n	8006dda <USER_SPI_initialize+0x15e>
 8006dca:	7bbb      	ldrb	r3, [r7, #14]
 8006dcc:	2100      	movs	r1, #0
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff fee5 	bl	8006b9e <send_cmd>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1f2      	bne.n	8006dc0 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006dda:	f7ff fdd9 	bl	8006990 <SPI_Timer_Status>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d007      	beq.n	8006df4 <USER_SPI_initialize+0x178>
 8006de4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006de8:	2010      	movs	r0, #16
 8006dea:	f7ff fed8 	bl	8006b9e <send_cmd>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d001      	beq.n	8006df8 <USER_SPI_initialize+0x17c>
				ty = 0;
 8006df4:	2300      	movs	r3, #0
 8006df6:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006df8:	4a14      	ldr	r2, [pc, #80]	@ (8006e4c <USER_SPI_initialize+0x1d0>)
 8006dfa:	7b7b      	ldrb	r3, [r7, #13]
 8006dfc:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006dfe:	f7ff fe47 	bl	8006a90 <despiselect>

	if (ty) {			/* OK */
 8006e02:	7b7b      	ldrb	r3, [r7, #13]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d012      	beq.n	8006e2e <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8006e08:	4b0f      	ldr	r3, [pc, #60]	@ (8006e48 <USER_SPI_initialize+0x1cc>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006e12:	4b0d      	ldr	r3, [pc, #52]	@ (8006e48 <USER_SPI_initialize+0x1cc>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f042 0218 	orr.w	r2, r2, #24
 8006e1a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006e1c:	4b09      	ldr	r3, [pc, #36]	@ (8006e44 <USER_SPI_initialize+0x1c8>)
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	f023 0301 	bic.w	r3, r3, #1
 8006e26:	b2da      	uxtb	r2, r3
 8006e28:	4b06      	ldr	r3, [pc, #24]	@ (8006e44 <USER_SPI_initialize+0x1c8>)
 8006e2a:	701a      	strb	r2, [r3, #0]
 8006e2c:	e002      	b.n	8006e34 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006e2e:	4b05      	ldr	r3, [pc, #20]	@ (8006e44 <USER_SPI_initialize+0x1c8>)
 8006e30:	2201      	movs	r2, #1
 8006e32:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006e34:	4b03      	ldr	r3, [pc, #12]	@ (8006e44 <USER_SPI_initialize+0x1c8>)
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	b2db      	uxtb	r3, r3
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3714      	adds	r7, #20
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd90      	pop	{r4, r7, pc}
 8006e42:	bf00      	nop
 8006e44:	20040020 	.word	0x20040020
 8006e48:	200401a8 	.word	0x200401a8
 8006e4c:	20040264 	.word	0x20040264

08006e50 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006e5a:	79fb      	ldrb	r3, [r7, #7]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d001      	beq.n	8006e64 <USER_SPI_status+0x14>
 8006e60:	2301      	movs	r3, #1
 8006e62:	e002      	b.n	8006e6a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006e64:	4b04      	ldr	r3, [pc, #16]	@ (8006e78 <USER_SPI_status+0x28>)
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	b2db      	uxtb	r3, r3
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	370c      	adds	r7, #12
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr
 8006e76:	bf00      	nop
 8006e78:	20040020 	.word	0x20040020

08006e7c <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60b9      	str	r1, [r7, #8]
 8006e84:	607a      	str	r2, [r7, #4]
 8006e86:	603b      	str	r3, [r7, #0]
 8006e88:	4603      	mov	r3, r0
 8006e8a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006e8c:	7bfb      	ldrb	r3, [r7, #15]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d102      	bne.n	8006e98 <USER_SPI_read+0x1c>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d101      	bne.n	8006e9c <USER_SPI_read+0x20>
 8006e98:	2304      	movs	r3, #4
 8006e9a:	e04d      	b.n	8006f38 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006e9c:	4b28      	ldr	r3, [pc, #160]	@ (8006f40 <USER_SPI_read+0xc4>)
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d001      	beq.n	8006eae <USER_SPI_read+0x32>
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e044      	b.n	8006f38 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006eae:	4b25      	ldr	r3, [pc, #148]	@ (8006f44 <USER_SPI_read+0xc8>)
 8006eb0:	781b      	ldrb	r3, [r3, #0]
 8006eb2:	f003 0308 	and.w	r3, r3, #8
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d102      	bne.n	8006ec0 <USER_SPI_read+0x44>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	025b      	lsls	r3, r3, #9
 8006ebe:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d111      	bne.n	8006eea <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006ec6:	6879      	ldr	r1, [r7, #4]
 8006ec8:	2011      	movs	r0, #17
 8006eca:	f7ff fe68 	bl	8006b9e <send_cmd>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d129      	bne.n	8006f28 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006ed4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006ed8:	68b8      	ldr	r0, [r7, #8]
 8006eda:	f7ff fe05 	bl	8006ae8 <rcvr_datablock>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d021      	beq.n	8006f28 <USER_SPI_read+0xac>
			count = 0;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	603b      	str	r3, [r7, #0]
 8006ee8:	e01e      	b.n	8006f28 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006eea:	6879      	ldr	r1, [r7, #4]
 8006eec:	2012      	movs	r0, #18
 8006eee:	f7ff fe56 	bl	8006b9e <send_cmd>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d117      	bne.n	8006f28 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006ef8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006efc:	68b8      	ldr	r0, [r7, #8]
 8006efe:	f7ff fdf3 	bl	8006ae8 <rcvr_datablock>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d00a      	beq.n	8006f1e <USER_SPI_read+0xa2>
				buff += 512;
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006f0e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	3b01      	subs	r3, #1
 8006f14:	603b      	str	r3, [r7, #0]
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d1ed      	bne.n	8006ef8 <USER_SPI_read+0x7c>
 8006f1c:	e000      	b.n	8006f20 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006f1e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006f20:	2100      	movs	r1, #0
 8006f22:	200c      	movs	r0, #12
 8006f24:	f7ff fe3b 	bl	8006b9e <send_cmd>
		}
	}
	despiselect();
 8006f28:	f7ff fdb2 	bl	8006a90 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	bf14      	ite	ne
 8006f32:	2301      	movne	r3, #1
 8006f34:	2300      	moveq	r3, #0
 8006f36:	b2db      	uxtb	r3, r3
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3710      	adds	r7, #16
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	20040020 	.word	0x20040020
 8006f44:	20040264 	.word	0x20040264

08006f48 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60b9      	str	r1, [r7, #8]
 8006f50:	607a      	str	r2, [r7, #4]
 8006f52:	603b      	str	r3, [r7, #0]
 8006f54:	4603      	mov	r3, r0
 8006f56:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006f58:	7bfb      	ldrb	r3, [r7, #15]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d102      	bne.n	8006f64 <USER_SPI_write+0x1c>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <USER_SPI_write+0x20>
 8006f64:	2304      	movs	r3, #4
 8006f66:	e063      	b.n	8007030 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006f68:	4b33      	ldr	r3, [pc, #204]	@ (8007038 <USER_SPI_write+0xf0>)
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	f003 0301 	and.w	r3, r3, #1
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d001      	beq.n	8006f7a <USER_SPI_write+0x32>
 8006f76:	2303      	movs	r3, #3
 8006f78:	e05a      	b.n	8007030 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8007038 <USER_SPI_write+0xf0>)
 8006f7c:	781b      	ldrb	r3, [r3, #0]
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d001      	beq.n	8006f8c <USER_SPI_write+0x44>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e051      	b.n	8007030 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800703c <USER_SPI_write+0xf4>)
 8006f8e:	781b      	ldrb	r3, [r3, #0]
 8006f90:	f003 0308 	and.w	r3, r3, #8
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d102      	bne.n	8006f9e <USER_SPI_write+0x56>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	025b      	lsls	r3, r3, #9
 8006f9c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d110      	bne.n	8006fc6 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006fa4:	6879      	ldr	r1, [r7, #4]
 8006fa6:	2018      	movs	r0, #24
 8006fa8:	f7ff fdf9 	bl	8006b9e <send_cmd>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d136      	bne.n	8007020 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8006fb2:	21fe      	movs	r1, #254	@ 0xfe
 8006fb4:	68b8      	ldr	r0, [r7, #8]
 8006fb6:	f7ff fdc0 	bl	8006b3a <xmit_datablock>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d02f      	beq.n	8007020 <USER_SPI_write+0xd8>
			count = 0;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	603b      	str	r3, [r7, #0]
 8006fc4:	e02c      	b.n	8007020 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800703c <USER_SPI_write+0xf4>)
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	f003 0306 	and.w	r3, r3, #6
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d003      	beq.n	8006fda <USER_SPI_write+0x92>
 8006fd2:	6839      	ldr	r1, [r7, #0]
 8006fd4:	2097      	movs	r0, #151	@ 0x97
 8006fd6:	f7ff fde2 	bl	8006b9e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006fda:	6879      	ldr	r1, [r7, #4]
 8006fdc:	2019      	movs	r0, #25
 8006fde:	f7ff fdde 	bl	8006b9e <send_cmd>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d11b      	bne.n	8007020 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006fe8:	21fc      	movs	r1, #252	@ 0xfc
 8006fea:	68b8      	ldr	r0, [r7, #8]
 8006fec:	f7ff fda5 	bl	8006b3a <xmit_datablock>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00a      	beq.n	800700c <USER_SPI_write+0xc4>
				buff += 512;
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006ffc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	3b01      	subs	r3, #1
 8007002:	603b      	str	r3, [r7, #0]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d1ee      	bne.n	8006fe8 <USER_SPI_write+0xa0>
 800700a:	e000      	b.n	800700e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800700c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800700e:	21fd      	movs	r1, #253	@ 0xfd
 8007010:	2000      	movs	r0, #0
 8007012:	f7ff fd92 	bl	8006b3a <xmit_datablock>
 8007016:	4603      	mov	r3, r0
 8007018:	2b00      	cmp	r3, #0
 800701a:	d101      	bne.n	8007020 <USER_SPI_write+0xd8>
 800701c:	2301      	movs	r3, #1
 800701e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007020:	f7ff fd36 	bl	8006a90 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	2b00      	cmp	r3, #0
 8007028:	bf14      	ite	ne
 800702a:	2301      	movne	r3, #1
 800702c:	2300      	moveq	r3, #0
 800702e:	b2db      	uxtb	r3, r3
}
 8007030:	4618      	mov	r0, r3
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	20040020 	.word	0x20040020
 800703c:	20040264 	.word	0x20040264

08007040 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b08c      	sub	sp, #48	@ 0x30
 8007044:	af00      	add	r7, sp, #0
 8007046:	4603      	mov	r3, r0
 8007048:	603a      	str	r2, [r7, #0]
 800704a:	71fb      	strb	r3, [r7, #7]
 800704c:	460b      	mov	r3, r1
 800704e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007050:	79fb      	ldrb	r3, [r7, #7]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d001      	beq.n	800705a <USER_SPI_ioctl+0x1a>
 8007056:	2304      	movs	r3, #4
 8007058:	e15a      	b.n	8007310 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800705a:	4baf      	ldr	r3, [pc, #700]	@ (8007318 <USER_SPI_ioctl+0x2d8>)
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	b2db      	uxtb	r3, r3
 8007060:	f003 0301 	and.w	r3, r3, #1
 8007064:	2b00      	cmp	r3, #0
 8007066:	d001      	beq.n	800706c <USER_SPI_ioctl+0x2c>
 8007068:	2303      	movs	r3, #3
 800706a:	e151      	b.n	8007310 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800706c:	2301      	movs	r3, #1
 800706e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 8007072:	79bb      	ldrb	r3, [r7, #6]
 8007074:	2b04      	cmp	r3, #4
 8007076:	f200 8136 	bhi.w	80072e6 <USER_SPI_ioctl+0x2a6>
 800707a:	a201      	add	r2, pc, #4	@ (adr r2, 8007080 <USER_SPI_ioctl+0x40>)
 800707c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007080:	08007095 	.word	0x08007095
 8007084:	080070a9 	.word	0x080070a9
 8007088:	080072e7 	.word	0x080072e7
 800708c:	08007155 	.word	0x08007155
 8007090:	0800724b 	.word	0x0800724b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007094:	f7ff fd0c 	bl	8006ab0 <spiselect>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	f000 8127 	beq.w	80072ee <USER_SPI_ioctl+0x2ae>
 80070a0:	2300      	movs	r3, #0
 80070a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80070a6:	e122      	b.n	80072ee <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80070a8:	2100      	movs	r1, #0
 80070aa:	2009      	movs	r0, #9
 80070ac:	f7ff fd77 	bl	8006b9e <send_cmd>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f040 811d 	bne.w	80072f2 <USER_SPI_ioctl+0x2b2>
 80070b8:	f107 030c 	add.w	r3, r7, #12
 80070bc:	2110      	movs	r1, #16
 80070be:	4618      	mov	r0, r3
 80070c0:	f7ff fd12 	bl	8006ae8 <rcvr_datablock>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 8113 	beq.w	80072f2 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80070cc:	7b3b      	ldrb	r3, [r7, #12]
 80070ce:	099b      	lsrs	r3, r3, #6
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d111      	bne.n	80070fa <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80070d6:	7d7b      	ldrb	r3, [r7, #21]
 80070d8:	461a      	mov	r2, r3
 80070da:	7d3b      	ldrb	r3, [r7, #20]
 80070dc:	021b      	lsls	r3, r3, #8
 80070de:	4413      	add	r3, r2
 80070e0:	461a      	mov	r2, r3
 80070e2:	7cfb      	ldrb	r3, [r7, #19]
 80070e4:	041b      	lsls	r3, r3, #16
 80070e6:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80070ea:	4413      	add	r3, r2
 80070ec:	3301      	adds	r3, #1
 80070ee:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	029a      	lsls	r2, r3, #10
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	601a      	str	r2, [r3, #0]
 80070f8:	e028      	b.n	800714c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80070fa:	7c7b      	ldrb	r3, [r7, #17]
 80070fc:	f003 030f 	and.w	r3, r3, #15
 8007100:	b2da      	uxtb	r2, r3
 8007102:	7dbb      	ldrb	r3, [r7, #22]
 8007104:	09db      	lsrs	r3, r3, #7
 8007106:	b2db      	uxtb	r3, r3
 8007108:	4413      	add	r3, r2
 800710a:	b2da      	uxtb	r2, r3
 800710c:	7d7b      	ldrb	r3, [r7, #21]
 800710e:	005b      	lsls	r3, r3, #1
 8007110:	b2db      	uxtb	r3, r3
 8007112:	f003 0306 	and.w	r3, r3, #6
 8007116:	b2db      	uxtb	r3, r3
 8007118:	4413      	add	r3, r2
 800711a:	b2db      	uxtb	r3, r3
 800711c:	3302      	adds	r3, #2
 800711e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007122:	7d3b      	ldrb	r3, [r7, #20]
 8007124:	099b      	lsrs	r3, r3, #6
 8007126:	b2db      	uxtb	r3, r3
 8007128:	461a      	mov	r2, r3
 800712a:	7cfb      	ldrb	r3, [r7, #19]
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	441a      	add	r2, r3
 8007130:	7cbb      	ldrb	r3, [r7, #18]
 8007132:	029b      	lsls	r3, r3, #10
 8007134:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007138:	4413      	add	r3, r2
 800713a:	3301      	adds	r3, #1
 800713c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800713e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007142:	3b09      	subs	r3, #9
 8007144:	69fa      	ldr	r2, [r7, #28]
 8007146:	409a      	lsls	r2, r3
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800714c:	2300      	movs	r3, #0
 800714e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007152:	e0ce      	b.n	80072f2 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007154:	4b71      	ldr	r3, [pc, #452]	@ (800731c <USER_SPI_ioctl+0x2dc>)
 8007156:	781b      	ldrb	r3, [r3, #0]
 8007158:	f003 0304 	and.w	r3, r3, #4
 800715c:	2b00      	cmp	r3, #0
 800715e:	d031      	beq.n	80071c4 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007160:	2100      	movs	r1, #0
 8007162:	208d      	movs	r0, #141	@ 0x8d
 8007164:	f7ff fd1b 	bl	8006b9e <send_cmd>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	f040 80c3 	bne.w	80072f6 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007170:	20ff      	movs	r0, #255	@ 0xff
 8007172:	f7ff fc23 	bl	80069bc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007176:	f107 030c 	add.w	r3, r7, #12
 800717a:	2110      	movs	r1, #16
 800717c:	4618      	mov	r0, r3
 800717e:	f7ff fcb3 	bl	8006ae8 <rcvr_datablock>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	f000 80b6 	beq.w	80072f6 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800718a:	2330      	movs	r3, #48	@ 0x30
 800718c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8007190:	e007      	b.n	80071a2 <USER_SPI_ioctl+0x162>
 8007192:	20ff      	movs	r0, #255	@ 0xff
 8007194:	f7ff fc12 	bl	80069bc <xchg_spi>
 8007198:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800719c:	3b01      	subs	r3, #1
 800719e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80071a2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1f3      	bne.n	8007192 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80071aa:	7dbb      	ldrb	r3, [r7, #22]
 80071ac:	091b      	lsrs	r3, r3, #4
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	461a      	mov	r2, r3
 80071b2:	2310      	movs	r3, #16
 80071b4:	fa03 f202 	lsl.w	r2, r3, r2
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80071bc:	2300      	movs	r3, #0
 80071be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80071c2:	e098      	b.n	80072f6 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80071c4:	2100      	movs	r1, #0
 80071c6:	2009      	movs	r0, #9
 80071c8:	f7ff fce9 	bl	8006b9e <send_cmd>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f040 8091 	bne.w	80072f6 <USER_SPI_ioctl+0x2b6>
 80071d4:	f107 030c 	add.w	r3, r7, #12
 80071d8:	2110      	movs	r1, #16
 80071da:	4618      	mov	r0, r3
 80071dc:	f7ff fc84 	bl	8006ae8 <rcvr_datablock>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f000 8087 	beq.w	80072f6 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80071e8:	4b4c      	ldr	r3, [pc, #304]	@ (800731c <USER_SPI_ioctl+0x2dc>)
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	f003 0302 	and.w	r3, r3, #2
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d012      	beq.n	800721a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80071f4:	7dbb      	ldrb	r3, [r7, #22]
 80071f6:	005b      	lsls	r3, r3, #1
 80071f8:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80071fc:	7dfa      	ldrb	r2, [r7, #23]
 80071fe:	09d2      	lsrs	r2, r2, #7
 8007200:	b2d2      	uxtb	r2, r2
 8007202:	4413      	add	r3, r2
 8007204:	1c5a      	adds	r2, r3, #1
 8007206:	7e7b      	ldrb	r3, [r7, #25]
 8007208:	099b      	lsrs	r3, r3, #6
 800720a:	b2db      	uxtb	r3, r3
 800720c:	3b01      	subs	r3, #1
 800720e:	fa02 f303 	lsl.w	r3, r2, r3
 8007212:	461a      	mov	r2, r3
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	601a      	str	r2, [r3, #0]
 8007218:	e013      	b.n	8007242 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800721a:	7dbb      	ldrb	r3, [r7, #22]
 800721c:	109b      	asrs	r3, r3, #2
 800721e:	b29b      	uxth	r3, r3
 8007220:	f003 031f 	and.w	r3, r3, #31
 8007224:	3301      	adds	r3, #1
 8007226:	7dfa      	ldrb	r2, [r7, #23]
 8007228:	00d2      	lsls	r2, r2, #3
 800722a:	f002 0218 	and.w	r2, r2, #24
 800722e:	7df9      	ldrb	r1, [r7, #23]
 8007230:	0949      	lsrs	r1, r1, #5
 8007232:	b2c9      	uxtb	r1, r1
 8007234:	440a      	add	r2, r1
 8007236:	3201      	adds	r2, #1
 8007238:	fb02 f303 	mul.w	r3, r2, r3
 800723c:	461a      	mov	r2, r3
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007242:	2300      	movs	r3, #0
 8007244:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007248:	e055      	b.n	80072f6 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800724a:	4b34      	ldr	r3, [pc, #208]	@ (800731c <USER_SPI_ioctl+0x2dc>)
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	f003 0306 	and.w	r3, r3, #6
 8007252:	2b00      	cmp	r3, #0
 8007254:	d051      	beq.n	80072fa <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007256:	f107 020c 	add.w	r2, r7, #12
 800725a:	79fb      	ldrb	r3, [r7, #7]
 800725c:	210b      	movs	r1, #11
 800725e:	4618      	mov	r0, r3
 8007260:	f7ff feee 	bl	8007040 <USER_SPI_ioctl>
 8007264:	4603      	mov	r3, r0
 8007266:	2b00      	cmp	r3, #0
 8007268:	d149      	bne.n	80072fe <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800726a:	7b3b      	ldrb	r3, [r7, #12]
 800726c:	099b      	lsrs	r3, r3, #6
 800726e:	b2db      	uxtb	r3, r3
 8007270:	2b00      	cmp	r3, #0
 8007272:	d104      	bne.n	800727e <USER_SPI_ioctl+0x23e>
 8007274:	7dbb      	ldrb	r3, [r7, #22]
 8007276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800727a:	2b00      	cmp	r3, #0
 800727c:	d041      	beq.n	8007302 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	623b      	str	r3, [r7, #32]
 8007282:	6a3b      	ldr	r3, [r7, #32]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800728e:	4b23      	ldr	r3, [pc, #140]	@ (800731c <USER_SPI_ioctl+0x2dc>)
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	f003 0308 	and.w	r3, r3, #8
 8007296:	2b00      	cmp	r3, #0
 8007298:	d105      	bne.n	80072a6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800729a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800729c:	025b      	lsls	r3, r3, #9
 800729e:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a2:	025b      	lsls	r3, r3, #9
 80072a4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80072a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072a8:	2020      	movs	r0, #32
 80072aa:	f7ff fc78 	bl	8006b9e <send_cmd>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d128      	bne.n	8007306 <USER_SPI_ioctl+0x2c6>
 80072b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072b6:	2021      	movs	r0, #33	@ 0x21
 80072b8:	f7ff fc71 	bl	8006b9e <send_cmd>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d121      	bne.n	8007306 <USER_SPI_ioctl+0x2c6>
 80072c2:	2100      	movs	r1, #0
 80072c4:	2026      	movs	r0, #38	@ 0x26
 80072c6:	f7ff fc6a 	bl	8006b9e <send_cmd>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d11a      	bne.n	8007306 <USER_SPI_ioctl+0x2c6>
 80072d0:	f247 5030 	movw	r0, #30000	@ 0x7530
 80072d4:	f7ff fbb8 	bl	8006a48 <wait_ready>
 80072d8:	4603      	mov	r3, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d013      	beq.n	8007306 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80072de:	2300      	movs	r3, #0
 80072e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 80072e4:	e00f      	b.n	8007306 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 80072e6:	2304      	movs	r3, #4
 80072e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80072ec:	e00c      	b.n	8007308 <USER_SPI_ioctl+0x2c8>
		break;
 80072ee:	bf00      	nop
 80072f0:	e00a      	b.n	8007308 <USER_SPI_ioctl+0x2c8>
		break;
 80072f2:	bf00      	nop
 80072f4:	e008      	b.n	8007308 <USER_SPI_ioctl+0x2c8>
		break;
 80072f6:	bf00      	nop
 80072f8:	e006      	b.n	8007308 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80072fa:	bf00      	nop
 80072fc:	e004      	b.n	8007308 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80072fe:	bf00      	nop
 8007300:	e002      	b.n	8007308 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007302:	bf00      	nop
 8007304:	e000      	b.n	8007308 <USER_SPI_ioctl+0x2c8>
		break;
 8007306:	bf00      	nop
	}

	despiselect();
 8007308:	f7ff fbc2 	bl	8006a90 <despiselect>

	return res;
 800730c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007310:	4618      	mov	r0, r3
 8007312:	3730      	adds	r7, #48	@ 0x30
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	20040020 	.word	0x20040020
 800731c:	20040264 	.word	0x20040264

08007320 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	4603      	mov	r3, r0
 8007328:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800732a:	79fb      	ldrb	r3, [r7, #7]
 800732c:	4a08      	ldr	r2, [pc, #32]	@ (8007350 <disk_status+0x30>)
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	4413      	add	r3, r2
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	79fa      	ldrb	r2, [r7, #7]
 8007338:	4905      	ldr	r1, [pc, #20]	@ (8007350 <disk_status+0x30>)
 800733a:	440a      	add	r2, r1
 800733c:	7a12      	ldrb	r2, [r2, #8]
 800733e:	4610      	mov	r0, r2
 8007340:	4798      	blx	r3
 8007342:	4603      	mov	r3, r0
 8007344:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}
 8007350:	20040298 	.word	0x20040298

08007354 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	4603      	mov	r3, r0
 800735c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800735e:	2300      	movs	r3, #0
 8007360:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007362:	79fb      	ldrb	r3, [r7, #7]
 8007364:	4a0d      	ldr	r2, [pc, #52]	@ (800739c <disk_initialize+0x48>)
 8007366:	5cd3      	ldrb	r3, [r2, r3]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d111      	bne.n	8007390 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800736c:	79fb      	ldrb	r3, [r7, #7]
 800736e:	4a0b      	ldr	r2, [pc, #44]	@ (800739c <disk_initialize+0x48>)
 8007370:	2101      	movs	r1, #1
 8007372:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007374:	79fb      	ldrb	r3, [r7, #7]
 8007376:	4a09      	ldr	r2, [pc, #36]	@ (800739c <disk_initialize+0x48>)
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	4413      	add	r3, r2
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	79fa      	ldrb	r2, [r7, #7]
 8007382:	4906      	ldr	r1, [pc, #24]	@ (800739c <disk_initialize+0x48>)
 8007384:	440a      	add	r2, r1
 8007386:	7a12      	ldrb	r2, [r2, #8]
 8007388:	4610      	mov	r0, r2
 800738a:	4798      	blx	r3
 800738c:	4603      	mov	r3, r0
 800738e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007390:	7bfb      	ldrb	r3, [r7, #15]
}
 8007392:	4618      	mov	r0, r3
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	20040298 	.word	0x20040298

080073a0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80073a0:	b590      	push	{r4, r7, lr}
 80073a2:	b087      	sub	sp, #28
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60b9      	str	r1, [r7, #8]
 80073a8:	607a      	str	r2, [r7, #4]
 80073aa:	603b      	str	r3, [r7, #0]
 80073ac:	4603      	mov	r3, r0
 80073ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	4a0a      	ldr	r2, [pc, #40]	@ (80073dc <disk_read+0x3c>)
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4413      	add	r3, r2
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	689c      	ldr	r4, [r3, #8]
 80073bc:	7bfb      	ldrb	r3, [r7, #15]
 80073be:	4a07      	ldr	r2, [pc, #28]	@ (80073dc <disk_read+0x3c>)
 80073c0:	4413      	add	r3, r2
 80073c2:	7a18      	ldrb	r0, [r3, #8]
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	68b9      	ldr	r1, [r7, #8]
 80073ca:	47a0      	blx	r4
 80073cc:	4603      	mov	r3, r0
 80073ce:	75fb      	strb	r3, [r7, #23]
  return res;
 80073d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	371c      	adds	r7, #28
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd90      	pop	{r4, r7, pc}
 80073da:	bf00      	nop
 80073dc:	20040298 	.word	0x20040298

080073e0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80073e0:	b590      	push	{r4, r7, lr}
 80073e2:	b087      	sub	sp, #28
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60b9      	str	r1, [r7, #8]
 80073e8:	607a      	str	r2, [r7, #4]
 80073ea:	603b      	str	r3, [r7, #0]
 80073ec:	4603      	mov	r3, r0
 80073ee:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80073f0:	7bfb      	ldrb	r3, [r7, #15]
 80073f2:	4a0a      	ldr	r2, [pc, #40]	@ (800741c <disk_write+0x3c>)
 80073f4:	009b      	lsls	r3, r3, #2
 80073f6:	4413      	add	r3, r2
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	68dc      	ldr	r4, [r3, #12]
 80073fc:	7bfb      	ldrb	r3, [r7, #15]
 80073fe:	4a07      	ldr	r2, [pc, #28]	@ (800741c <disk_write+0x3c>)
 8007400:	4413      	add	r3, r2
 8007402:	7a18      	ldrb	r0, [r3, #8]
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	687a      	ldr	r2, [r7, #4]
 8007408:	68b9      	ldr	r1, [r7, #8]
 800740a:	47a0      	blx	r4
 800740c:	4603      	mov	r3, r0
 800740e:	75fb      	strb	r3, [r7, #23]
  return res;
 8007410:	7dfb      	ldrb	r3, [r7, #23]
}
 8007412:	4618      	mov	r0, r3
 8007414:	371c      	adds	r7, #28
 8007416:	46bd      	mov	sp, r7
 8007418:	bd90      	pop	{r4, r7, pc}
 800741a:	bf00      	nop
 800741c:	20040298 	.word	0x20040298

08007420 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	4603      	mov	r3, r0
 8007428:	603a      	str	r2, [r7, #0]
 800742a:	71fb      	strb	r3, [r7, #7]
 800742c:	460b      	mov	r3, r1
 800742e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007430:	79fb      	ldrb	r3, [r7, #7]
 8007432:	4a09      	ldr	r2, [pc, #36]	@ (8007458 <disk_ioctl+0x38>)
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	79fa      	ldrb	r2, [r7, #7]
 800743e:	4906      	ldr	r1, [pc, #24]	@ (8007458 <disk_ioctl+0x38>)
 8007440:	440a      	add	r2, r1
 8007442:	7a10      	ldrb	r0, [r2, #8]
 8007444:	79b9      	ldrb	r1, [r7, #6]
 8007446:	683a      	ldr	r2, [r7, #0]
 8007448:	4798      	blx	r3
 800744a:	4603      	mov	r3, r0
 800744c:	73fb      	strb	r3, [r7, #15]
  return res;
 800744e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	20040298 	.word	0x20040298

0800745c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	3301      	adds	r3, #1
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800746c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007470:	021b      	lsls	r3, r3, #8
 8007472:	b21a      	sxth	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	b21b      	sxth	r3, r3
 800747a:	4313      	orrs	r3, r2
 800747c:	b21b      	sxth	r3, r3
 800747e:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007480:	89fb      	ldrh	r3, [r7, #14]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800748e:	b480      	push	{r7}
 8007490:	b085      	sub	sp, #20
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	3303      	adds	r3, #3
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	021b      	lsls	r3, r3, #8
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	3202      	adds	r2, #2
 80074a6:	7812      	ldrb	r2, [r2, #0]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	021b      	lsls	r3, r3, #8
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	3201      	adds	r2, #1
 80074b4:	7812      	ldrb	r2, [r2, #0]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	021b      	lsls	r3, r3, #8
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	7812      	ldrb	r2, [r2, #0]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]
	return rv;
 80074c6:	68fb      	ldr	r3, [r7, #12]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3714      	adds	r7, #20
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
 80074dc:	460b      	mov	r3, r1
 80074de:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	607a      	str	r2, [r7, #4]
 80074e6:	887a      	ldrh	r2, [r7, #2]
 80074e8:	b2d2      	uxtb	r2, r2
 80074ea:	701a      	strb	r2, [r3, #0]
 80074ec:	887b      	ldrh	r3, [r7, #2]
 80074ee:	0a1b      	lsrs	r3, r3, #8
 80074f0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	607a      	str	r2, [r7, #4]
 80074f8:	887a      	ldrh	r2, [r7, #2]
 80074fa:	b2d2      	uxtb	r2, r2
 80074fc:	701a      	strb	r2, [r3, #0]
}
 80074fe:	bf00      	nop
 8007500:	370c      	adds	r7, #12
 8007502:	46bd      	mov	sp, r7
 8007504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007508:	4770      	bx	lr

0800750a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800750a:	b480      	push	{r7}
 800750c:	b083      	sub	sp, #12
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
 8007512:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	1c5a      	adds	r2, r3, #1
 8007518:	607a      	str	r2, [r7, #4]
 800751a:	683a      	ldr	r2, [r7, #0]
 800751c:	b2d2      	uxtb	r2, r2
 800751e:	701a      	strb	r2, [r3, #0]
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	0a1b      	lsrs	r3, r3, #8
 8007524:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	607a      	str	r2, [r7, #4]
 800752c:	683a      	ldr	r2, [r7, #0]
 800752e:	b2d2      	uxtb	r2, r2
 8007530:	701a      	strb	r2, [r3, #0]
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	0a1b      	lsrs	r3, r3, #8
 8007536:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	1c5a      	adds	r2, r3, #1
 800753c:	607a      	str	r2, [r7, #4]
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	b2d2      	uxtb	r2, r2
 8007542:	701a      	strb	r2, [r3, #0]
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	0a1b      	lsrs	r3, r3, #8
 8007548:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	1c5a      	adds	r2, r3, #1
 800754e:	607a      	str	r2, [r7, #4]
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	b2d2      	uxtb	r2, r2
 8007554:	701a      	strb	r2, [r3, #0]
}
 8007556:	bf00      	nop
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007562:	b480      	push	{r7}
 8007564:	b087      	sub	sp, #28
 8007566:	af00      	add	r7, sp, #0
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	60b9      	str	r1, [r7, #8]
 800756c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00d      	beq.n	8007598 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800757c:	693a      	ldr	r2, [r7, #16]
 800757e:	1c53      	adds	r3, r2, #1
 8007580:	613b      	str	r3, [r7, #16]
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	1c59      	adds	r1, r3, #1
 8007586:	6179      	str	r1, [r7, #20]
 8007588:	7812      	ldrb	r2, [r2, #0]
 800758a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	3b01      	subs	r3, #1
 8007590:	607b      	str	r3, [r7, #4]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1f1      	bne.n	800757c <mem_cpy+0x1a>
	}
}
 8007598:	bf00      	nop
 800759a:	371c      	adds	r7, #28
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80075a4:	b480      	push	{r7}
 80075a6:	b087      	sub	sp, #28
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80075b4:	697b      	ldr	r3, [r7, #20]
 80075b6:	1c5a      	adds	r2, r3, #1
 80075b8:	617a      	str	r2, [r7, #20]
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	b2d2      	uxtb	r2, r2
 80075be:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	3b01      	subs	r3, #1
 80075c4:	607b      	str	r3, [r7, #4]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d1f3      	bne.n	80075b4 <mem_set+0x10>
}
 80075cc:	bf00      	nop
 80075ce:	bf00      	nop
 80075d0:	371c      	adds	r7, #28
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr

080075da <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80075da:	b480      	push	{r7}
 80075dc:	b089      	sub	sp, #36	@ 0x24
 80075de:	af00      	add	r7, sp, #0
 80075e0:	60f8      	str	r0, [r7, #12]
 80075e2:	60b9      	str	r1, [r7, #8]
 80075e4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	61fb      	str	r3, [r7, #28]
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80075ee:	2300      	movs	r3, #0
 80075f0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	61fa      	str	r2, [r7, #28]
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	4619      	mov	r1, r3
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	1c5a      	adds	r2, r3, #1
 8007600:	61ba      	str	r2, [r7, #24]
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	1acb      	subs	r3, r1, r3
 8007606:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	3b01      	subs	r3, #1
 800760c:	607b      	str	r3, [r7, #4]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d002      	beq.n	800761a <mem_cmp+0x40>
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d0eb      	beq.n	80075f2 <mem_cmp+0x18>

	return r;
 800761a:	697b      	ldr	r3, [r7, #20]
}
 800761c:	4618      	mov	r0, r3
 800761e:	3724      	adds	r7, #36	@ 0x24
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007632:	e002      	b.n	800763a <chk_chr+0x12>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	3301      	adds	r3, #1
 8007638:	607b      	str	r3, [r7, #4]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d005      	beq.n	800764e <chk_chr+0x26>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	4293      	cmp	r3, r2
 800764c:	d1f2      	bne.n	8007634 <chk_chr+0xc>
	return *str;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	781b      	ldrb	r3, [r3, #0]
}
 8007652:	4618      	mov	r0, r3
 8007654:	370c      	adds	r7, #12
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr
	...

08007660 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007660:	b480      	push	{r7}
 8007662:	b085      	sub	sp, #20
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800766a:	2300      	movs	r3, #0
 800766c:	60bb      	str	r3, [r7, #8]
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	60fb      	str	r3, [r7, #12]
 8007672:	e029      	b.n	80076c8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007674:	4a27      	ldr	r2, [pc, #156]	@ (8007714 <chk_lock+0xb4>)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	011b      	lsls	r3, r3, #4
 800767a:	4413      	add	r3, r2
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d01d      	beq.n	80076be <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007682:	4a24      	ldr	r2, [pc, #144]	@ (8007714 <chk_lock+0xb4>)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	011b      	lsls	r3, r3, #4
 8007688:	4413      	add	r3, r2
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	429a      	cmp	r2, r3
 8007692:	d116      	bne.n	80076c2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007694:	4a1f      	ldr	r2, [pc, #124]	@ (8007714 <chk_lock+0xb4>)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	011b      	lsls	r3, r3, #4
 800769a:	4413      	add	r3, r2
 800769c:	3304      	adds	r3, #4
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80076a4:	429a      	cmp	r2, r3
 80076a6:	d10c      	bne.n	80076c2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80076a8:	4a1a      	ldr	r2, [pc, #104]	@ (8007714 <chk_lock+0xb4>)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	011b      	lsls	r3, r3, #4
 80076ae:	4413      	add	r3, r2
 80076b0:	3308      	adds	r3, #8
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d102      	bne.n	80076c2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80076bc:	e007      	b.n	80076ce <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80076be:	2301      	movs	r3, #1
 80076c0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	3301      	adds	r3, #1
 80076c6:	60fb      	str	r3, [r7, #12]
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d9d2      	bls.n	8007674 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d109      	bne.n	80076e8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d102      	bne.n	80076e0 <chk_lock+0x80>
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d101      	bne.n	80076e4 <chk_lock+0x84>
 80076e0:	2300      	movs	r3, #0
 80076e2:	e010      	b.n	8007706 <chk_lock+0xa6>
 80076e4:	2312      	movs	r3, #18
 80076e6:	e00e      	b.n	8007706 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d108      	bne.n	8007700 <chk_lock+0xa0>
 80076ee:	4a09      	ldr	r2, [pc, #36]	@ (8007714 <chk_lock+0xb4>)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	011b      	lsls	r3, r3, #4
 80076f4:	4413      	add	r3, r2
 80076f6:	330c      	adds	r3, #12
 80076f8:	881b      	ldrh	r3, [r3, #0]
 80076fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076fe:	d101      	bne.n	8007704 <chk_lock+0xa4>
 8007700:	2310      	movs	r3, #16
 8007702:	e000      	b.n	8007706 <chk_lock+0xa6>
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr
 8007712:	bf00      	nop
 8007714:	20040278 	.word	0x20040278

08007718 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007718:	b480      	push	{r7}
 800771a:	b083      	sub	sp, #12
 800771c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800771e:	2300      	movs	r3, #0
 8007720:	607b      	str	r3, [r7, #4]
 8007722:	e002      	b.n	800772a <enq_lock+0x12>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	3301      	adds	r3, #1
 8007728:	607b      	str	r3, [r7, #4]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d806      	bhi.n	800773e <enq_lock+0x26>
 8007730:	4a09      	ldr	r2, [pc, #36]	@ (8007758 <enq_lock+0x40>)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	4413      	add	r3, r2
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1f2      	bne.n	8007724 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2b02      	cmp	r3, #2
 8007742:	bf14      	ite	ne
 8007744:	2301      	movne	r3, #1
 8007746:	2300      	moveq	r3, #0
 8007748:	b2db      	uxtb	r3, r3
}
 800774a:	4618      	mov	r0, r3
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	20040278 	.word	0x20040278

0800775c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007766:	2300      	movs	r3, #0
 8007768:	60fb      	str	r3, [r7, #12]
 800776a:	e01f      	b.n	80077ac <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800776c:	4a41      	ldr	r2, [pc, #260]	@ (8007874 <inc_lock+0x118>)
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	011b      	lsls	r3, r3, #4
 8007772:	4413      	add	r3, r2
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	429a      	cmp	r2, r3
 800777c:	d113      	bne.n	80077a6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800777e:	4a3d      	ldr	r2, [pc, #244]	@ (8007874 <inc_lock+0x118>)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	4413      	add	r3, r2
 8007786:	3304      	adds	r3, #4
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800778e:	429a      	cmp	r2, r3
 8007790:	d109      	bne.n	80077a6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007792:	4a38      	ldr	r2, [pc, #224]	@ (8007874 <inc_lock+0x118>)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	011b      	lsls	r3, r3, #4
 8007798:	4413      	add	r3, r2
 800779a:	3308      	adds	r3, #8
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d006      	beq.n	80077b4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	3301      	adds	r3, #1
 80077aa:	60fb      	str	r3, [r7, #12]
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d9dc      	bls.n	800776c <inc_lock+0x10>
 80077b2:	e000      	b.n	80077b6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80077b4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2b02      	cmp	r3, #2
 80077ba:	d132      	bne.n	8007822 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80077bc:	2300      	movs	r3, #0
 80077be:	60fb      	str	r3, [r7, #12]
 80077c0:	e002      	b.n	80077c8 <inc_lock+0x6c>
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	3301      	adds	r3, #1
 80077c6:	60fb      	str	r3, [r7, #12]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d806      	bhi.n	80077dc <inc_lock+0x80>
 80077ce:	4a29      	ldr	r2, [pc, #164]	@ (8007874 <inc_lock+0x118>)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	011b      	lsls	r3, r3, #4
 80077d4:	4413      	add	r3, r2
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1f2      	bne.n	80077c2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2b02      	cmp	r3, #2
 80077e0:	d101      	bne.n	80077e6 <inc_lock+0x8a>
 80077e2:	2300      	movs	r3, #0
 80077e4:	e040      	b.n	8007868 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	4922      	ldr	r1, [pc, #136]	@ (8007874 <inc_lock+0x118>)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	011b      	lsls	r3, r3, #4
 80077f0:	440b      	add	r3, r1
 80077f2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	689a      	ldr	r2, [r3, #8]
 80077f8:	491e      	ldr	r1, [pc, #120]	@ (8007874 <inc_lock+0x118>)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	011b      	lsls	r3, r3, #4
 80077fe:	440b      	add	r3, r1
 8007800:	3304      	adds	r3, #4
 8007802:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	695a      	ldr	r2, [r3, #20]
 8007808:	491a      	ldr	r1, [pc, #104]	@ (8007874 <inc_lock+0x118>)
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	011b      	lsls	r3, r3, #4
 800780e:	440b      	add	r3, r1
 8007810:	3308      	adds	r3, #8
 8007812:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007814:	4a17      	ldr	r2, [pc, #92]	@ (8007874 <inc_lock+0x118>)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	011b      	lsls	r3, r3, #4
 800781a:	4413      	add	r3, r2
 800781c:	330c      	adds	r3, #12
 800781e:	2200      	movs	r2, #0
 8007820:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d009      	beq.n	800783c <inc_lock+0xe0>
 8007828:	4a12      	ldr	r2, [pc, #72]	@ (8007874 <inc_lock+0x118>)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	011b      	lsls	r3, r3, #4
 800782e:	4413      	add	r3, r2
 8007830:	330c      	adds	r3, #12
 8007832:	881b      	ldrh	r3, [r3, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d001      	beq.n	800783c <inc_lock+0xe0>
 8007838:	2300      	movs	r3, #0
 800783a:	e015      	b.n	8007868 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d108      	bne.n	8007854 <inc_lock+0xf8>
 8007842:	4a0c      	ldr	r2, [pc, #48]	@ (8007874 <inc_lock+0x118>)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	011b      	lsls	r3, r3, #4
 8007848:	4413      	add	r3, r2
 800784a:	330c      	adds	r3, #12
 800784c:	881b      	ldrh	r3, [r3, #0]
 800784e:	3301      	adds	r3, #1
 8007850:	b29a      	uxth	r2, r3
 8007852:	e001      	b.n	8007858 <inc_lock+0xfc>
 8007854:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007858:	4906      	ldr	r1, [pc, #24]	@ (8007874 <inc_lock+0x118>)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	011b      	lsls	r3, r3, #4
 800785e:	440b      	add	r3, r1
 8007860:	330c      	adds	r3, #12
 8007862:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3301      	adds	r3, #1
}
 8007868:	4618      	mov	r0, r3
 800786a:	3714      	adds	r7, #20
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr
 8007874:	20040278 	.word	0x20040278

08007878 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	3b01      	subs	r3, #1
 8007884:	607b      	str	r3, [r7, #4]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2b01      	cmp	r3, #1
 800788a:	d825      	bhi.n	80078d8 <dec_lock+0x60>
		n = Files[i].ctr;
 800788c:	4a17      	ldr	r2, [pc, #92]	@ (80078ec <dec_lock+0x74>)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	011b      	lsls	r3, r3, #4
 8007892:	4413      	add	r3, r2
 8007894:	330c      	adds	r3, #12
 8007896:	881b      	ldrh	r3, [r3, #0]
 8007898:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800789a:	89fb      	ldrh	r3, [r7, #14]
 800789c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078a0:	d101      	bne.n	80078a6 <dec_lock+0x2e>
 80078a2:	2300      	movs	r3, #0
 80078a4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80078a6:	89fb      	ldrh	r3, [r7, #14]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d002      	beq.n	80078b2 <dec_lock+0x3a>
 80078ac:	89fb      	ldrh	r3, [r7, #14]
 80078ae:	3b01      	subs	r3, #1
 80078b0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80078b2:	4a0e      	ldr	r2, [pc, #56]	@ (80078ec <dec_lock+0x74>)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	011b      	lsls	r3, r3, #4
 80078b8:	4413      	add	r3, r2
 80078ba:	330c      	adds	r3, #12
 80078bc:	89fa      	ldrh	r2, [r7, #14]
 80078be:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80078c0:	89fb      	ldrh	r3, [r7, #14]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d105      	bne.n	80078d2 <dec_lock+0x5a>
 80078c6:	4a09      	ldr	r2, [pc, #36]	@ (80078ec <dec_lock+0x74>)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	011b      	lsls	r3, r3, #4
 80078cc:	4413      	add	r3, r2
 80078ce:	2200      	movs	r2, #0
 80078d0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80078d2:	2300      	movs	r3, #0
 80078d4:	737b      	strb	r3, [r7, #13]
 80078d6:	e001      	b.n	80078dc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80078d8:	2302      	movs	r3, #2
 80078da:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80078dc:	7b7b      	ldrb	r3, [r7, #13]
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3714      	adds	r7, #20
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	20040278 	.word	0x20040278

080078f0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80078f8:	2300      	movs	r3, #0
 80078fa:	60fb      	str	r3, [r7, #12]
 80078fc:	e010      	b.n	8007920 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80078fe:	4a0d      	ldr	r2, [pc, #52]	@ (8007934 <clear_lock+0x44>)
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	011b      	lsls	r3, r3, #4
 8007904:	4413      	add	r3, r2
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	429a      	cmp	r2, r3
 800790c:	d105      	bne.n	800791a <clear_lock+0x2a>
 800790e:	4a09      	ldr	r2, [pc, #36]	@ (8007934 <clear_lock+0x44>)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	011b      	lsls	r3, r3, #4
 8007914:	4413      	add	r3, r2
 8007916:	2200      	movs	r2, #0
 8007918:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	3301      	adds	r3, #1
 800791e:	60fb      	str	r3, [r7, #12]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d9eb      	bls.n	80078fe <clear_lock+0xe>
	}
}
 8007926:	bf00      	nop
 8007928:	bf00      	nop
 800792a:	3714      	adds	r7, #20
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	20040278 	.word	0x20040278

08007938 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b086      	sub	sp, #24
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007940:	2300      	movs	r3, #0
 8007942:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	78db      	ldrb	r3, [r3, #3]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d034      	beq.n	80079b6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007950:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	7858      	ldrb	r0, [r3, #1]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800795c:	2301      	movs	r3, #1
 800795e:	697a      	ldr	r2, [r7, #20]
 8007960:	f7ff fd3e 	bl	80073e0 <disk_write>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d002      	beq.n	8007970 <sync_window+0x38>
			res = FR_DISK_ERR;
 800796a:	2301      	movs	r3, #1
 800796c:	73fb      	strb	r3, [r7, #15]
 800796e:	e022      	b.n	80079b6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	1ad2      	subs	r2, r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	429a      	cmp	r2, r3
 8007984:	d217      	bcs.n	80079b6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	789b      	ldrb	r3, [r3, #2]
 800798a:	613b      	str	r3, [r7, #16]
 800798c:	e010      	b.n	80079b0 <sync_window+0x78>
					wsect += fs->fsize;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	697a      	ldr	r2, [r7, #20]
 8007994:	4413      	add	r3, r2
 8007996:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	7858      	ldrb	r0, [r3, #1]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80079a2:	2301      	movs	r3, #1
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	f7ff fd1b 	bl	80073e0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	3b01      	subs	r3, #1
 80079ae:	613b      	str	r3, [r7, #16]
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d8eb      	bhi.n	800798e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80079b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3718      	adds	r7, #24
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80079ca:	2300      	movs	r3, #0
 80079cc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d2:	683a      	ldr	r2, [r7, #0]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d01b      	beq.n	8007a10 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f7ff ffad 	bl	8007938 <sync_window>
 80079de:	4603      	mov	r3, r0
 80079e0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80079e2:	7bfb      	ldrb	r3, [r7, #15]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d113      	bne.n	8007a10 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	7858      	ldrb	r0, [r3, #1]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80079f2:	2301      	movs	r3, #1
 80079f4:	683a      	ldr	r2, [r7, #0]
 80079f6:	f7ff fcd3 	bl	80073a0 <disk_read>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d004      	beq.n	8007a0a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007a00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a04:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8007a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3710      	adds	r7, #16
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
	...

08007a1c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f7ff ff87 	bl	8007938 <sync_window>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007a2e:	7bfb      	ldrb	r3, [r7, #15]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d158      	bne.n	8007ae6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	2b03      	cmp	r3, #3
 8007a3a:	d148      	bne.n	8007ace <sync_fs+0xb2>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	791b      	ldrb	r3, [r3, #4]
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d144      	bne.n	8007ace <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	3330      	adds	r3, #48	@ 0x30
 8007a48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff fda8 	bl	80075a4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	3330      	adds	r3, #48	@ 0x30
 8007a58:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007a5c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007a60:	4618      	mov	r0, r3
 8007a62:	f7ff fd37 	bl	80074d4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	3330      	adds	r3, #48	@ 0x30
 8007a6a:	4921      	ldr	r1, [pc, #132]	@ (8007af0 <sync_fs+0xd4>)
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f7ff fd4c 	bl	800750a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	3330      	adds	r3, #48	@ 0x30
 8007a76:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007a7a:	491e      	ldr	r1, [pc, #120]	@ (8007af4 <sync_fs+0xd8>)
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f7ff fd44 	bl	800750a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	3330      	adds	r3, #48	@ 0x30
 8007a86:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	4619      	mov	r1, r3
 8007a90:	4610      	mov	r0, r2
 8007a92:	f7ff fd3a 	bl	800750a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	3330      	adds	r3, #48	@ 0x30
 8007a9a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	4610      	mov	r0, r2
 8007aa6:	f7ff fd30 	bl	800750a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	69db      	ldr	r3, [r3, #28]
 8007aae:	1c5a      	adds	r2, r3, #1
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	7858      	ldrb	r0, [r3, #1]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	f7ff fc8c 	bl	80073e0 <disk_write>
			fs->fsi_flag = 0;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	785b      	ldrb	r3, [r3, #1]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7ff fca2 	bl	8007420 <disk_ioctl>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d001      	beq.n	8007ae6 <sync_fs+0xca>
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3710      	adds	r7, #16
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	41615252 	.word	0x41615252
 8007af4:	61417272 	.word	0x61417272

08007af8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	3b02      	subs	r3, #2
 8007b06:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	695b      	ldr	r3, [r3, #20]
 8007b0c:	3b02      	subs	r3, #2
 8007b0e:	683a      	ldr	r2, [r7, #0]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d301      	bcc.n	8007b18 <clust2sect+0x20>
 8007b14:	2300      	movs	r3, #0
 8007b16:	e008      	b.n	8007b2a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	895b      	ldrh	r3, [r3, #10]
 8007b1c:	461a      	mov	r2, r3
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	fb03 f202 	mul.w	r2, r3, r2
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b28:	4413      	add	r3, r2
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	370c      	adds	r7, #12
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr

08007b36 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007b36:	b580      	push	{r7, lr}
 8007b38:	b086      	sub	sp, #24
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
 8007b3e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d904      	bls.n	8007b56 <get_fat+0x20>
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	695b      	ldr	r3, [r3, #20]
 8007b50:	683a      	ldr	r2, [r7, #0]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d302      	bcc.n	8007b5c <get_fat+0x26>
		val = 1;	/* Internal error */
 8007b56:	2301      	movs	r3, #1
 8007b58:	617b      	str	r3, [r7, #20]
 8007b5a:	e08e      	b.n	8007c7a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007b5c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b60:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	2b03      	cmp	r3, #3
 8007b68:	d061      	beq.n	8007c2e <get_fat+0xf8>
 8007b6a:	2b03      	cmp	r3, #3
 8007b6c:	dc7b      	bgt.n	8007c66 <get_fat+0x130>
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d002      	beq.n	8007b78 <get_fat+0x42>
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d041      	beq.n	8007bfa <get_fat+0xc4>
 8007b76:	e076      	b.n	8007c66 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	60fb      	str	r3, [r7, #12]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	085b      	lsrs	r3, r3, #1
 8007b80:	68fa      	ldr	r2, [r7, #12]
 8007b82:	4413      	add	r3, r2
 8007b84:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	6a1a      	ldr	r2, [r3, #32]
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	0a5b      	lsrs	r3, r3, #9
 8007b8e:	4413      	add	r3, r2
 8007b90:	4619      	mov	r1, r3
 8007b92:	6938      	ldr	r0, [r7, #16]
 8007b94:	f7ff ff14 	bl	80079c0 <move_window>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d166      	bne.n	8007c6c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	1c5a      	adds	r2, r3, #1
 8007ba2:	60fa      	str	r2, [r7, #12]
 8007ba4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ba8:	693a      	ldr	r2, [r7, #16]
 8007baa:	4413      	add	r3, r2
 8007bac:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007bb0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	6a1a      	ldr	r2, [r3, #32]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	0a5b      	lsrs	r3, r3, #9
 8007bba:	4413      	add	r3, r2
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	6938      	ldr	r0, [r7, #16]
 8007bc0:	f7ff fefe 	bl	80079c0 <move_window>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d152      	bne.n	8007c70 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007bd8:	021b      	lsls	r3, r3, #8
 8007bda:	68ba      	ldr	r2, [r7, #8]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d002      	beq.n	8007bf0 <get_fat+0xba>
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	091b      	lsrs	r3, r3, #4
 8007bee:	e002      	b.n	8007bf6 <get_fat+0xc0>
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bf6:	617b      	str	r3, [r7, #20]
			break;
 8007bf8:	e03f      	b.n	8007c7a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	6a1a      	ldr	r2, [r3, #32]
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	0a1b      	lsrs	r3, r3, #8
 8007c02:	4413      	add	r3, r2
 8007c04:	4619      	mov	r1, r3
 8007c06:	6938      	ldr	r0, [r7, #16]
 8007c08:	f7ff feda 	bl	80079c0 <move_window>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d130      	bne.n	8007c74 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	005b      	lsls	r3, r3, #1
 8007c1c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007c20:	4413      	add	r3, r2
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7ff fc1a 	bl	800745c <ld_word>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	617b      	str	r3, [r7, #20]
			break;
 8007c2c:	e025      	b.n	8007c7a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	6a1a      	ldr	r2, [r3, #32]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	09db      	lsrs	r3, r3, #7
 8007c36:	4413      	add	r3, r2
 8007c38:	4619      	mov	r1, r3
 8007c3a:	6938      	ldr	r0, [r7, #16]
 8007c3c:	f7ff fec0 	bl	80079c0 <move_window>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d118      	bne.n	8007c78 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007c54:	4413      	add	r3, r2
 8007c56:	4618      	mov	r0, r3
 8007c58:	f7ff fc19 	bl	800748e <ld_dword>
 8007c5c:	4603      	mov	r3, r0
 8007c5e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007c62:	617b      	str	r3, [r7, #20]
			break;
 8007c64:	e009      	b.n	8007c7a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007c66:	2301      	movs	r3, #1
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	e006      	b.n	8007c7a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c6c:	bf00      	nop
 8007c6e:	e004      	b.n	8007c7a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c70:	bf00      	nop
 8007c72:	e002      	b.n	8007c7a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007c74:	bf00      	nop
 8007c76:	e000      	b.n	8007c7a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c78:	bf00      	nop
		}
	}

	return val;
 8007c7a:	697b      	ldr	r3, [r7, #20]
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3718      	adds	r7, #24
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007c84:	b590      	push	{r4, r7, lr}
 8007c86:	b089      	sub	sp, #36	@ 0x24
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007c90:	2302      	movs	r3, #2
 8007c92:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	f240 80d9 	bls.w	8007e4e <put_fat+0x1ca>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	695b      	ldr	r3, [r3, #20]
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	f080 80d3 	bcs.w	8007e4e <put_fat+0x1ca>
		switch (fs->fs_type) {
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	781b      	ldrb	r3, [r3, #0]
 8007cac:	2b03      	cmp	r3, #3
 8007cae:	f000 8096 	beq.w	8007dde <put_fat+0x15a>
 8007cb2:	2b03      	cmp	r3, #3
 8007cb4:	f300 80cb 	bgt.w	8007e4e <put_fat+0x1ca>
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d002      	beq.n	8007cc2 <put_fat+0x3e>
 8007cbc:	2b02      	cmp	r3, #2
 8007cbe:	d06e      	beq.n	8007d9e <put_fat+0x11a>
 8007cc0:	e0c5      	b.n	8007e4e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	61bb      	str	r3, [r7, #24]
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	085b      	lsrs	r3, r3, #1
 8007cca:	69ba      	ldr	r2, [r7, #24]
 8007ccc:	4413      	add	r3, r2
 8007cce:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6a1a      	ldr	r2, [r3, #32]
 8007cd4:	69bb      	ldr	r3, [r7, #24]
 8007cd6:	0a5b      	lsrs	r3, r3, #9
 8007cd8:	4413      	add	r3, r2
 8007cda:	4619      	mov	r1, r3
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	f7ff fe6f 	bl	80079c0 <move_window>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ce6:	7ffb      	ldrb	r3, [r7, #31]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f040 80a9 	bne.w	8007e40 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	1c59      	adds	r1, r3, #1
 8007cf8:	61b9      	str	r1, [r7, #24]
 8007cfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cfe:	4413      	add	r3, r2
 8007d00:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	f003 0301 	and.w	r3, r3, #1
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00d      	beq.n	8007d28 <put_fat+0xa4>
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	b25b      	sxtb	r3, r3
 8007d12:	f003 030f 	and.w	r3, r3, #15
 8007d16:	b25a      	sxtb	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	b25b      	sxtb	r3, r3
 8007d1c:	011b      	lsls	r3, r3, #4
 8007d1e:	b25b      	sxtb	r3, r3
 8007d20:	4313      	orrs	r3, r2
 8007d22:	b25b      	sxtb	r3, r3
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	e001      	b.n	8007d2c <put_fat+0xa8>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2201      	movs	r2, #1
 8007d34:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6a1a      	ldr	r2, [r3, #32]
 8007d3a:	69bb      	ldr	r3, [r7, #24]
 8007d3c:	0a5b      	lsrs	r3, r3, #9
 8007d3e:	4413      	add	r3, r2
 8007d40:	4619      	mov	r1, r3
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f7ff fe3c 	bl	80079c0 <move_window>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d4c:	7ffb      	ldrb	r3, [r7, #31]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d178      	bne.n	8007e44 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007d58:	69bb      	ldr	r3, [r7, #24]
 8007d5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d5e:	4413      	add	r3, r2
 8007d60:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	f003 0301 	and.w	r3, r3, #1
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d003      	beq.n	8007d74 <put_fat+0xf0>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	091b      	lsrs	r3, r3, #4
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	e00e      	b.n	8007d92 <put_fat+0x10e>
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	b25b      	sxtb	r3, r3
 8007d7a:	f023 030f 	bic.w	r3, r3, #15
 8007d7e:	b25a      	sxtb	r2, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	0a1b      	lsrs	r3, r3, #8
 8007d84:	b25b      	sxtb	r3, r3
 8007d86:	f003 030f 	and.w	r3, r3, #15
 8007d8a:	b25b      	sxtb	r3, r3
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	b25b      	sxtb	r3, r3
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	697a      	ldr	r2, [r7, #20]
 8007d94:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	70da      	strb	r2, [r3, #3]
			break;
 8007d9c:	e057      	b.n	8007e4e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6a1a      	ldr	r2, [r3, #32]
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	0a1b      	lsrs	r3, r3, #8
 8007da6:	4413      	add	r3, r2
 8007da8:	4619      	mov	r1, r3
 8007daa:	68f8      	ldr	r0, [r7, #12]
 8007dac:	f7ff fe08 	bl	80079c0 <move_window>
 8007db0:	4603      	mov	r3, r0
 8007db2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007db4:	7ffb      	ldrb	r3, [r7, #31]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d146      	bne.n	8007e48 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	005b      	lsls	r3, r3, #1
 8007dc4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8007dc8:	4413      	add	r3, r2
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	b292      	uxth	r2, r2
 8007dce:	4611      	mov	r1, r2
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f7ff fb7f 	bl	80074d4 <st_word>
			fs->wflag = 1;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	70da      	strb	r2, [r3, #3]
			break;
 8007ddc:	e037      	b.n	8007e4e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6a1a      	ldr	r2, [r3, #32]
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	09db      	lsrs	r3, r3, #7
 8007de6:	4413      	add	r3, r2
 8007de8:	4619      	mov	r1, r3
 8007dea:	68f8      	ldr	r0, [r7, #12]
 8007dec:	f7ff fde8 	bl	80079c0 <move_window>
 8007df0:	4603      	mov	r3, r0
 8007df2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007df4:	7ffb      	ldrb	r3, [r7, #31]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d128      	bne.n	8007e4c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007e0e:	4413      	add	r3, r2
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7ff fb3c 	bl	800748e <ld_dword>
 8007e16:	4603      	mov	r3, r0
 8007e18:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007e1c:	4323      	orrs	r3, r4
 8007e1e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8007e2e:	4413      	add	r3, r2
 8007e30:	6879      	ldr	r1, [r7, #4]
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7ff fb69 	bl	800750a <st_dword>
			fs->wflag = 1;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	70da      	strb	r2, [r3, #3]
			break;
 8007e3e:	e006      	b.n	8007e4e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e40:	bf00      	nop
 8007e42:	e004      	b.n	8007e4e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e44:	bf00      	nop
 8007e46:	e002      	b.n	8007e4e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e48:	bf00      	nop
 8007e4a:	e000      	b.n	8007e4e <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007e4c:	bf00      	nop
		}
	}
	return res;
 8007e4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3724      	adds	r7, #36	@ 0x24
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd90      	pop	{r4, r7, pc}

08007e58 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b088      	sub	sp, #32
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007e64:	2300      	movs	r3, #0
 8007e66:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d904      	bls.n	8007e7e <remove_chain+0x26>
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	695b      	ldr	r3, [r3, #20]
 8007e78:	68ba      	ldr	r2, [r7, #8]
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d301      	bcc.n	8007e82 <remove_chain+0x2a>
 8007e7e:	2302      	movs	r3, #2
 8007e80:	e04b      	b.n	8007f1a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d00c      	beq.n	8007ea2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007e88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007e8c:	6879      	ldr	r1, [r7, #4]
 8007e8e:	69b8      	ldr	r0, [r7, #24]
 8007e90:	f7ff fef8 	bl	8007c84 <put_fat>
 8007e94:	4603      	mov	r3, r0
 8007e96:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007e98:	7ffb      	ldrb	r3, [r7, #31]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d001      	beq.n	8007ea2 <remove_chain+0x4a>
 8007e9e:	7ffb      	ldrb	r3, [r7, #31]
 8007ea0:	e03b      	b.n	8007f1a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007ea2:	68b9      	ldr	r1, [r7, #8]
 8007ea4:	68f8      	ldr	r0, [r7, #12]
 8007ea6:	f7ff fe46 	bl	8007b36 <get_fat>
 8007eaa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d031      	beq.n	8007f16 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d101      	bne.n	8007ebc <remove_chain+0x64>
 8007eb8:	2302      	movs	r3, #2
 8007eba:	e02e      	b.n	8007f1a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ec2:	d101      	bne.n	8007ec8 <remove_chain+0x70>
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e028      	b.n	8007f1a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007ec8:	2200      	movs	r2, #0
 8007eca:	68b9      	ldr	r1, [r7, #8]
 8007ecc:	69b8      	ldr	r0, [r7, #24]
 8007ece:	f7ff fed9 	bl	8007c84 <put_fat>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007ed6:	7ffb      	ldrb	r3, [r7, #31]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d001      	beq.n	8007ee0 <remove_chain+0x88>
 8007edc:	7ffb      	ldrb	r3, [r7, #31]
 8007ede:	e01c      	b.n	8007f1a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	691a      	ldr	r2, [r3, #16]
 8007ee4:	69bb      	ldr	r3, [r7, #24]
 8007ee6:	695b      	ldr	r3, [r3, #20]
 8007ee8:	3b02      	subs	r3, #2
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d20b      	bcs.n	8007f06 <remove_chain+0xae>
			fs->free_clst++;
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	1c5a      	adds	r2, r3, #1
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	791b      	ldrb	r3, [r3, #4]
 8007efc:	f043 0301 	orr.w	r3, r3, #1
 8007f00:	b2da      	uxtb	r2, r3
 8007f02:	69bb      	ldr	r3, [r7, #24]
 8007f04:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	695b      	ldr	r3, [r3, #20]
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d3c6      	bcc.n	8007ea2 <remove_chain+0x4a>
 8007f14:	e000      	b.n	8007f18 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007f16:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007f18:	2300      	movs	r3, #0
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3720      	adds	r7, #32
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007f22:	b580      	push	{r7, lr}
 8007f24:	b088      	sub	sp, #32
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
 8007f2a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d10d      	bne.n	8007f54 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007f3e:	69bb      	ldr	r3, [r7, #24]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d004      	beq.n	8007f4e <create_chain+0x2c>
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	695b      	ldr	r3, [r3, #20]
 8007f48:	69ba      	ldr	r2, [r7, #24]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d31b      	bcc.n	8007f86 <create_chain+0x64>
 8007f4e:	2301      	movs	r3, #1
 8007f50:	61bb      	str	r3, [r7, #24]
 8007f52:	e018      	b.n	8007f86 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007f54:	6839      	ldr	r1, [r7, #0]
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f7ff fded 	bl	8007b36 <get_fat>
 8007f5c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2b01      	cmp	r3, #1
 8007f62:	d801      	bhi.n	8007f68 <create_chain+0x46>
 8007f64:	2301      	movs	r3, #1
 8007f66:	e070      	b.n	800804a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f6e:	d101      	bne.n	8007f74 <create_chain+0x52>
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	e06a      	b.n	800804a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	695b      	ldr	r3, [r3, #20]
 8007f78:	68fa      	ldr	r2, [r7, #12]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d201      	bcs.n	8007f82 <create_chain+0x60>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	e063      	b.n	800804a <create_chain+0x128>
		scl = clst;
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007f8a:	69fb      	ldr	r3, [r7, #28]
 8007f8c:	3301      	adds	r3, #1
 8007f8e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	695b      	ldr	r3, [r3, #20]
 8007f94:	69fa      	ldr	r2, [r7, #28]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d307      	bcc.n	8007faa <create_chain+0x88>
				ncl = 2;
 8007f9a:	2302      	movs	r3, #2
 8007f9c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007f9e:	69fa      	ldr	r2, [r7, #28]
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d901      	bls.n	8007faa <create_chain+0x88>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	e04f      	b.n	800804a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007faa:	69f9      	ldr	r1, [r7, #28]
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f7ff fdc2 	bl	8007b36 <get_fat>
 8007fb2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00e      	beq.n	8007fd8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d003      	beq.n	8007fc8 <create_chain+0xa6>
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fc6:	d101      	bne.n	8007fcc <create_chain+0xaa>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	e03e      	b.n	800804a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007fcc:	69fa      	ldr	r2, [r7, #28]
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d1da      	bne.n	8007f8a <create_chain+0x68>
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	e038      	b.n	800804a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007fd8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007fda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007fde:	69f9      	ldr	r1, [r7, #28]
 8007fe0:	6938      	ldr	r0, [r7, #16]
 8007fe2:	f7ff fe4f 	bl	8007c84 <put_fat>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007fea:	7dfb      	ldrb	r3, [r7, #23]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d109      	bne.n	8008004 <create_chain+0xe2>
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d006      	beq.n	8008004 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007ff6:	69fa      	ldr	r2, [r7, #28]
 8007ff8:	6839      	ldr	r1, [r7, #0]
 8007ffa:	6938      	ldr	r0, [r7, #16]
 8007ffc:	f7ff fe42 	bl	8007c84 <put_fat>
 8008000:	4603      	mov	r3, r0
 8008002:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008004:	7dfb      	ldrb	r3, [r7, #23]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d116      	bne.n	8008038 <create_chain+0x116>
		fs->last_clst = ncl;
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	69fa      	ldr	r2, [r7, #28]
 800800e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	691a      	ldr	r2, [r3, #16]
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	3b02      	subs	r3, #2
 800801a:	429a      	cmp	r2, r3
 800801c:	d804      	bhi.n	8008028 <create_chain+0x106>
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	1e5a      	subs	r2, r3, #1
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	791b      	ldrb	r3, [r3, #4]
 800802c:	f043 0301 	orr.w	r3, r3, #1
 8008030:	b2da      	uxtb	r2, r3
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	711a      	strb	r2, [r3, #4]
 8008036:	e007      	b.n	8008048 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008038:	7dfb      	ldrb	r3, [r7, #23]
 800803a:	2b01      	cmp	r3, #1
 800803c:	d102      	bne.n	8008044 <create_chain+0x122>
 800803e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008042:	e000      	b.n	8008046 <create_chain+0x124>
 8008044:	2301      	movs	r3, #1
 8008046:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008048:	69fb      	ldr	r3, [r7, #28]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3720      	adds	r7, #32
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008052:	b480      	push	{r7}
 8008054:	b087      	sub	sp, #28
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008066:	3304      	adds	r3, #4
 8008068:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	0a5b      	lsrs	r3, r3, #9
 800806e:	68fa      	ldr	r2, [r7, #12]
 8008070:	8952      	ldrh	r2, [r2, #10]
 8008072:	fbb3 f3f2 	udiv	r3, r3, r2
 8008076:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	1d1a      	adds	r2, r3, #4
 800807c:	613a      	str	r2, [r7, #16]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <clmt_clust+0x3a>
 8008088:	2300      	movs	r3, #0
 800808a:	e010      	b.n	80080ae <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800808c:	697a      	ldr	r2, [r7, #20]
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	429a      	cmp	r2, r3
 8008092:	d307      	bcc.n	80080a4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008094:	697a      	ldr	r2, [r7, #20]
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	1ad3      	subs	r3, r2, r3
 800809a:	617b      	str	r3, [r7, #20]
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	3304      	adds	r3, #4
 80080a0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80080a2:	e7e9      	b.n	8008078 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80080a4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	4413      	add	r3, r2
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	371c      	adds	r7, #28
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr

080080ba <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80080ba:	b580      	push	{r7, lr}
 80080bc:	b086      	sub	sp, #24
 80080be:	af00      	add	r7, sp, #0
 80080c0:	6078      	str	r0, [r7, #4]
 80080c2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080d0:	d204      	bcs.n	80080dc <dir_sdi+0x22>
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	f003 031f 	and.w	r3, r3, #31
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80080dc:	2302      	movs	r3, #2
 80080de:	e063      	b.n	80081a8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	683a      	ldr	r2, [r7, #0]
 80080e4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d106      	bne.n	8008100 <dir_sdi+0x46>
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	2b02      	cmp	r3, #2
 80080f8:	d902      	bls.n	8008100 <dir_sdi+0x46>
		clst = fs->dirbase;
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080fe:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10c      	bne.n	8008120 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	095b      	lsrs	r3, r3, #5
 800810a:	693a      	ldr	r2, [r7, #16]
 800810c:	8912      	ldrh	r2, [r2, #8]
 800810e:	4293      	cmp	r3, r2
 8008110:	d301      	bcc.n	8008116 <dir_sdi+0x5c>
 8008112:	2302      	movs	r3, #2
 8008114:	e048      	b.n	80081a8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008116:	693b      	ldr	r3, [r7, #16]
 8008118:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	61da      	str	r2, [r3, #28]
 800811e:	e029      	b.n	8008174 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	895b      	ldrh	r3, [r3, #10]
 8008124:	025b      	lsls	r3, r3, #9
 8008126:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008128:	e019      	b.n	800815e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6979      	ldr	r1, [r7, #20]
 800812e:	4618      	mov	r0, r3
 8008130:	f7ff fd01 	bl	8007b36 <get_fat>
 8008134:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800813c:	d101      	bne.n	8008142 <dir_sdi+0x88>
 800813e:	2301      	movs	r3, #1
 8008140:	e032      	b.n	80081a8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	2b01      	cmp	r3, #1
 8008146:	d904      	bls.n	8008152 <dir_sdi+0x98>
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	697a      	ldr	r2, [r7, #20]
 800814e:	429a      	cmp	r2, r3
 8008150:	d301      	bcc.n	8008156 <dir_sdi+0x9c>
 8008152:	2302      	movs	r3, #2
 8008154:	e028      	b.n	80081a8 <dir_sdi+0xee>
			ofs -= csz;
 8008156:	683a      	ldr	r2, [r7, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800815e:	683a      	ldr	r2, [r7, #0]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	429a      	cmp	r2, r3
 8008164:	d2e1      	bcs.n	800812a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008166:	6979      	ldr	r1, [r7, #20]
 8008168:	6938      	ldr	r0, [r7, #16]
 800816a:	f7ff fcc5 	bl	8007af8 <clust2sect>
 800816e:	4602      	mov	r2, r0
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	697a      	ldr	r2, [r7, #20]
 8008178:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d101      	bne.n	8008186 <dir_sdi+0xcc>
 8008182:	2302      	movs	r3, #2
 8008184:	e010      	b.n	80081a8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	69da      	ldr	r2, [r3, #28]
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	0a5b      	lsrs	r3, r3, #9
 800818e:	441a      	add	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081a0:	441a      	add	r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3718      	adds	r7, #24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b086      	sub	sp, #24
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	3320      	adds	r3, #32
 80081c6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	69db      	ldr	r3, [r3, #28]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d003      	beq.n	80081d8 <dir_next+0x28>
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081d6:	d301      	bcc.n	80081dc <dir_next+0x2c>
 80081d8:	2304      	movs	r3, #4
 80081da:	e0aa      	b.n	8008332 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f040 8098 	bne.w	8008318 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	69db      	ldr	r3, [r3, #28]
 80081ec:	1c5a      	adds	r2, r3, #1
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	699b      	ldr	r3, [r3, #24]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10b      	bne.n	8008212 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80081fa:	68bb      	ldr	r3, [r7, #8]
 80081fc:	095b      	lsrs	r3, r3, #5
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	8912      	ldrh	r2, [r2, #8]
 8008202:	4293      	cmp	r3, r2
 8008204:	f0c0 8088 	bcc.w	8008318 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	61da      	str	r2, [r3, #28]
 800820e:	2304      	movs	r3, #4
 8008210:	e08f      	b.n	8008332 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	0a5b      	lsrs	r3, r3, #9
 8008216:	68fa      	ldr	r2, [r7, #12]
 8008218:	8952      	ldrh	r2, [r2, #10]
 800821a:	3a01      	subs	r2, #1
 800821c:	4013      	ands	r3, r2
 800821e:	2b00      	cmp	r3, #0
 8008220:	d17a      	bne.n	8008318 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	699b      	ldr	r3, [r3, #24]
 8008228:	4619      	mov	r1, r3
 800822a:	4610      	mov	r0, r2
 800822c:	f7ff fc83 	bl	8007b36 <get_fat>
 8008230:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d801      	bhi.n	800823c <dir_next+0x8c>
 8008238:	2302      	movs	r3, #2
 800823a:	e07a      	b.n	8008332 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008242:	d101      	bne.n	8008248 <dir_next+0x98>
 8008244:	2301      	movs	r3, #1
 8008246:	e074      	b.n	8008332 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	695b      	ldr	r3, [r3, #20]
 800824c:	697a      	ldr	r2, [r7, #20]
 800824e:	429a      	cmp	r2, r3
 8008250:	d358      	bcc.n	8008304 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d104      	bne.n	8008262 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	61da      	str	r2, [r3, #28]
 800825e:	2304      	movs	r3, #4
 8008260:	e067      	b.n	8008332 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	699b      	ldr	r3, [r3, #24]
 8008268:	4619      	mov	r1, r3
 800826a:	4610      	mov	r0, r2
 800826c:	f7ff fe59 	bl	8007f22 <create_chain>
 8008270:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d101      	bne.n	800827c <dir_next+0xcc>
 8008278:	2307      	movs	r3, #7
 800827a:	e05a      	b.n	8008332 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	2b01      	cmp	r3, #1
 8008280:	d101      	bne.n	8008286 <dir_next+0xd6>
 8008282:	2302      	movs	r3, #2
 8008284:	e055      	b.n	8008332 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800828c:	d101      	bne.n	8008292 <dir_next+0xe2>
 800828e:	2301      	movs	r3, #1
 8008290:	e04f      	b.n	8008332 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f7ff fb50 	bl	8007938 <sync_window>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d001      	beq.n	80082a2 <dir_next+0xf2>
 800829e:	2301      	movs	r3, #1
 80082a0:	e047      	b.n	8008332 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	3330      	adds	r3, #48	@ 0x30
 80082a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082aa:	2100      	movs	r1, #0
 80082ac:	4618      	mov	r0, r3
 80082ae:	f7ff f979 	bl	80075a4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80082b2:	2300      	movs	r3, #0
 80082b4:	613b      	str	r3, [r7, #16]
 80082b6:	6979      	ldr	r1, [r7, #20]
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	f7ff fc1d 	bl	8007af8 <clust2sect>
 80082be:	4602      	mov	r2, r0
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80082c4:	e012      	b.n	80082ec <dir_next+0x13c>
						fs->wflag = 1;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2201      	movs	r2, #1
 80082ca:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80082cc:	68f8      	ldr	r0, [r7, #12]
 80082ce:	f7ff fb33 	bl	8007938 <sync_window>
 80082d2:	4603      	mov	r3, r0
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d001      	beq.n	80082dc <dir_next+0x12c>
 80082d8:	2301      	movs	r3, #1
 80082da:	e02a      	b.n	8008332 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	3301      	adds	r3, #1
 80082e0:	613b      	str	r3, [r7, #16]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e6:	1c5a      	adds	r2, r3, #1
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	62da      	str	r2, [r3, #44]	@ 0x2c
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	895b      	ldrh	r3, [r3, #10]
 80082f0:	461a      	mov	r2, r3
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d3e6      	bcc.n	80082c6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	1ad2      	subs	r2, r2, r3
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800830a:	6979      	ldr	r1, [r7, #20]
 800830c:	68f8      	ldr	r0, [r7, #12]
 800830e:	f7ff fbf3 	bl	8007af8 <clust2sect>
 8008312:	4602      	mov	r2, r0
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	68ba      	ldr	r2, [r7, #8]
 800831c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800832a:	441a      	add	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	3718      	adds	r7, #24
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b086      	sub	sp, #24
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
 8008342:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800834a:	2100      	movs	r1, #0
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f7ff feb4 	bl	80080ba <dir_sdi>
 8008352:	4603      	mov	r3, r0
 8008354:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008356:	7dfb      	ldrb	r3, [r7, #23]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d12b      	bne.n	80083b4 <dir_alloc+0x7a>
		n = 0;
 800835c:	2300      	movs	r3, #0
 800835e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	69db      	ldr	r3, [r3, #28]
 8008364:	4619      	mov	r1, r3
 8008366:	68f8      	ldr	r0, [r7, #12]
 8008368:	f7ff fb2a 	bl	80079c0 <move_window>
 800836c:	4603      	mov	r3, r0
 800836e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d11d      	bne.n	80083b2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a1b      	ldr	r3, [r3, #32]
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	2be5      	cmp	r3, #229	@ 0xe5
 800837e:	d004      	beq.n	800838a <dir_alloc+0x50>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6a1b      	ldr	r3, [r3, #32]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d107      	bne.n	800839a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	3301      	adds	r3, #1
 800838e:	613b      	str	r3, [r7, #16]
 8008390:	693a      	ldr	r2, [r7, #16]
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	429a      	cmp	r2, r3
 8008396:	d102      	bne.n	800839e <dir_alloc+0x64>
 8008398:	e00c      	b.n	80083b4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800839a:	2300      	movs	r3, #0
 800839c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800839e:	2101      	movs	r1, #1
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f7ff ff05 	bl	80081b0 <dir_next>
 80083a6:	4603      	mov	r3, r0
 80083a8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80083aa:	7dfb      	ldrb	r3, [r7, #23]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d0d7      	beq.n	8008360 <dir_alloc+0x26>
 80083b0:	e000      	b.n	80083b4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80083b2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80083b4:	7dfb      	ldrb	r3, [r7, #23]
 80083b6:	2b04      	cmp	r3, #4
 80083b8:	d101      	bne.n	80083be <dir_alloc+0x84>
 80083ba:	2307      	movs	r3, #7
 80083bc:	75fb      	strb	r3, [r7, #23]
	return res;
 80083be:	7dfb      	ldrb	r3, [r7, #23]
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3718      	adds	r7, #24
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	331a      	adds	r3, #26
 80083d6:	4618      	mov	r0, r3
 80083d8:	f7ff f840 	bl	800745c <ld_word>
 80083dc:	4603      	mov	r3, r0
 80083de:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	2b03      	cmp	r3, #3
 80083e6:	d109      	bne.n	80083fc <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	3314      	adds	r3, #20
 80083ec:	4618      	mov	r0, r3
 80083ee:	f7ff f835 	bl	800745c <ld_word>
 80083f2:	4603      	mov	r3, r0
 80083f4:	041b      	lsls	r3, r3, #16
 80083f6:	68fa      	ldr	r2, [r7, #12]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80083fc:	68fb      	ldr	r3, [r7, #12]
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3710      	adds	r7, #16
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b084      	sub	sp, #16
 800840a:	af00      	add	r7, sp, #0
 800840c:	60f8      	str	r0, [r7, #12]
 800840e:	60b9      	str	r1, [r7, #8]
 8008410:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	331a      	adds	r3, #26
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	b292      	uxth	r2, r2
 800841a:	4611      	mov	r1, r2
 800841c:	4618      	mov	r0, r3
 800841e:	f7ff f859 	bl	80074d4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	2b03      	cmp	r3, #3
 8008428:	d109      	bne.n	800843e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	f103 0214 	add.w	r2, r3, #20
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	0c1b      	lsrs	r3, r3, #16
 8008434:	b29b      	uxth	r3, r3
 8008436:	4619      	mov	r1, r3
 8008438:	4610      	mov	r0, r2
 800843a:	f7ff f84b 	bl	80074d4 <st_word>
	}
}
 800843e:	bf00      	nop
 8008440:	3710      	adds	r7, #16
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008446:	b580      	push	{r7, lr}
 8008448:	b086      	sub	sp, #24
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008454:	2100      	movs	r1, #0
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f7ff fe2f 	bl	80080ba <dir_sdi>
 800845c:	4603      	mov	r3, r0
 800845e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008460:	7dfb      	ldrb	r3, [r7, #23]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d001      	beq.n	800846a <dir_find+0x24>
 8008466:	7dfb      	ldrb	r3, [r7, #23]
 8008468:	e03e      	b.n	80084e8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	69db      	ldr	r3, [r3, #28]
 800846e:	4619      	mov	r1, r3
 8008470:	6938      	ldr	r0, [r7, #16]
 8008472:	f7ff faa5 	bl	80079c0 <move_window>
 8008476:	4603      	mov	r3, r0
 8008478:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800847a:	7dfb      	ldrb	r3, [r7, #23]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d12f      	bne.n	80084e0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a1b      	ldr	r3, [r3, #32]
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008488:	7bfb      	ldrb	r3, [r7, #15]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d102      	bne.n	8008494 <dir_find+0x4e>
 800848e:	2304      	movs	r3, #4
 8008490:	75fb      	strb	r3, [r7, #23]
 8008492:	e028      	b.n	80084e6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6a1b      	ldr	r3, [r3, #32]
 8008498:	330b      	adds	r3, #11
 800849a:	781b      	ldrb	r3, [r3, #0]
 800849c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80084a0:	b2da      	uxtb	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a1b      	ldr	r3, [r3, #32]
 80084aa:	330b      	adds	r3, #11
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	f003 0308 	and.w	r3, r3, #8
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d10a      	bne.n	80084cc <dir_find+0x86>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6a18      	ldr	r0, [r3, #32]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	3324      	adds	r3, #36	@ 0x24
 80084be:	220b      	movs	r2, #11
 80084c0:	4619      	mov	r1, r3
 80084c2:	f7ff f88a 	bl	80075da <mem_cmp>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00b      	beq.n	80084e4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80084cc:	2100      	movs	r1, #0
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f7ff fe6e 	bl	80081b0 <dir_next>
 80084d4:	4603      	mov	r3, r0
 80084d6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80084d8:	7dfb      	ldrb	r3, [r7, #23]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d0c5      	beq.n	800846a <dir_find+0x24>
 80084de:	e002      	b.n	80084e6 <dir_find+0xa0>
		if (res != FR_OK) break;
 80084e0:	bf00      	nop
 80084e2:	e000      	b.n	80084e6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80084e4:	bf00      	nop

	return res;
 80084e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3718      	adds	r7, #24
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}

080084f0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b084      	sub	sp, #16
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80084fe:	2101      	movs	r1, #1
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f7ff ff1a 	bl	800833a <dir_alloc>
 8008506:	4603      	mov	r3, r0
 8008508:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d11c      	bne.n	800854a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	69db      	ldr	r3, [r3, #28]
 8008514:	4619      	mov	r1, r3
 8008516:	68b8      	ldr	r0, [r7, #8]
 8008518:	f7ff fa52 	bl	80079c0 <move_window>
 800851c:	4603      	mov	r3, r0
 800851e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008520:	7bfb      	ldrb	r3, [r7, #15]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d111      	bne.n	800854a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	2220      	movs	r2, #32
 800852c:	2100      	movs	r1, #0
 800852e:	4618      	mov	r0, r3
 8008530:	f7ff f838 	bl	80075a4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6a18      	ldr	r0, [r3, #32]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	3324      	adds	r3, #36	@ 0x24
 800853c:	220b      	movs	r2, #11
 800853e:	4619      	mov	r1, r3
 8008540:	f7ff f80f 	bl	8007562 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	2201      	movs	r2, #1
 8008548:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800854a:	7bfb      	ldrb	r3, [r7, #15]
}
 800854c:	4618      	mov	r0, r3
 800854e:	3710      	adds	r7, #16
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b088      	sub	sp, #32
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
 800855c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	60fb      	str	r3, [r7, #12]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	3324      	adds	r3, #36	@ 0x24
 8008568:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800856a:	220b      	movs	r2, #11
 800856c:	2120      	movs	r1, #32
 800856e:	68b8      	ldr	r0, [r7, #8]
 8008570:	f7ff f818 	bl	80075a4 <mem_set>
	si = i = 0; ni = 8;
 8008574:	2300      	movs	r3, #0
 8008576:	613b      	str	r3, [r7, #16]
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	61fb      	str	r3, [r7, #28]
 800857c:	2308      	movs	r3, #8
 800857e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008580:	69fb      	ldr	r3, [r7, #28]
 8008582:	1c5a      	adds	r2, r3, #1
 8008584:	61fa      	str	r2, [r7, #28]
 8008586:	68fa      	ldr	r2, [r7, #12]
 8008588:	4413      	add	r3, r2
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800858e:	7efb      	ldrb	r3, [r7, #27]
 8008590:	2b20      	cmp	r3, #32
 8008592:	d94e      	bls.n	8008632 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008594:	7efb      	ldrb	r3, [r7, #27]
 8008596:	2b2f      	cmp	r3, #47	@ 0x2f
 8008598:	d006      	beq.n	80085a8 <create_name+0x54>
 800859a:	7efb      	ldrb	r3, [r7, #27]
 800859c:	2b5c      	cmp	r3, #92	@ 0x5c
 800859e:	d110      	bne.n	80085c2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80085a0:	e002      	b.n	80085a8 <create_name+0x54>
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	3301      	adds	r3, #1
 80085a6:	61fb      	str	r3, [r7, #28]
 80085a8:	68fa      	ldr	r2, [r7, #12]
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	4413      	add	r3, r2
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80085b2:	d0f6      	beq.n	80085a2 <create_name+0x4e>
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	4413      	add	r3, r2
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	2b5c      	cmp	r3, #92	@ 0x5c
 80085be:	d0f0      	beq.n	80085a2 <create_name+0x4e>
			break;
 80085c0:	e038      	b.n	8008634 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80085c2:	7efb      	ldrb	r3, [r7, #27]
 80085c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80085c6:	d003      	beq.n	80085d0 <create_name+0x7c>
 80085c8:	693a      	ldr	r2, [r7, #16]
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d30c      	bcc.n	80085ea <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	2b0b      	cmp	r3, #11
 80085d4:	d002      	beq.n	80085dc <create_name+0x88>
 80085d6:	7efb      	ldrb	r3, [r7, #27]
 80085d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80085da:	d001      	beq.n	80085e0 <create_name+0x8c>
 80085dc:	2306      	movs	r3, #6
 80085de:	e044      	b.n	800866a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80085e0:	2308      	movs	r3, #8
 80085e2:	613b      	str	r3, [r7, #16]
 80085e4:	230b      	movs	r3, #11
 80085e6:	617b      	str	r3, [r7, #20]
			continue;
 80085e8:	e022      	b.n	8008630 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80085ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	da04      	bge.n	80085fc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80085f2:	7efb      	ldrb	r3, [r7, #27]
 80085f4:	3b80      	subs	r3, #128	@ 0x80
 80085f6:	4a1f      	ldr	r2, [pc, #124]	@ (8008674 <create_name+0x120>)
 80085f8:	5cd3      	ldrb	r3, [r2, r3]
 80085fa:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80085fc:	7efb      	ldrb	r3, [r7, #27]
 80085fe:	4619      	mov	r1, r3
 8008600:	481d      	ldr	r0, [pc, #116]	@ (8008678 <create_name+0x124>)
 8008602:	f7ff f811 	bl	8007628 <chk_chr>
 8008606:	4603      	mov	r3, r0
 8008608:	2b00      	cmp	r3, #0
 800860a:	d001      	beq.n	8008610 <create_name+0xbc>
 800860c:	2306      	movs	r3, #6
 800860e:	e02c      	b.n	800866a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008610:	7efb      	ldrb	r3, [r7, #27]
 8008612:	2b60      	cmp	r3, #96	@ 0x60
 8008614:	d905      	bls.n	8008622 <create_name+0xce>
 8008616:	7efb      	ldrb	r3, [r7, #27]
 8008618:	2b7a      	cmp	r3, #122	@ 0x7a
 800861a:	d802      	bhi.n	8008622 <create_name+0xce>
 800861c:	7efb      	ldrb	r3, [r7, #27]
 800861e:	3b20      	subs	r3, #32
 8008620:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	1c5a      	adds	r2, r3, #1
 8008626:	613a      	str	r2, [r7, #16]
 8008628:	68ba      	ldr	r2, [r7, #8]
 800862a:	4413      	add	r3, r2
 800862c:	7efa      	ldrb	r2, [r7, #27]
 800862e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008630:	e7a6      	b.n	8008580 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008632:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	441a      	add	r2, r3
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <create_name+0xf4>
 8008644:	2306      	movs	r3, #6
 8008646:	e010      	b.n	800866a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	2be5      	cmp	r3, #229	@ 0xe5
 800864e:	d102      	bne.n	8008656 <create_name+0x102>
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	2205      	movs	r2, #5
 8008654:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008656:	7efb      	ldrb	r3, [r7, #27]
 8008658:	2b20      	cmp	r3, #32
 800865a:	d801      	bhi.n	8008660 <create_name+0x10c>
 800865c:	2204      	movs	r2, #4
 800865e:	e000      	b.n	8008662 <create_name+0x10e>
 8008660:	2200      	movs	r2, #0
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	330b      	adds	r3, #11
 8008666:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8008668:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800866a:	4618      	mov	r0, r3
 800866c:	3720      	adds	r7, #32
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	080098fc 	.word	0x080098fc
 8008678:	08009848 	.word	0x08009848

0800867c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b086      	sub	sp, #24
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008690:	e002      	b.n	8008698 <follow_path+0x1c>
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	3301      	adds	r3, #1
 8008696:	603b      	str	r3, [r7, #0]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	2b2f      	cmp	r3, #47	@ 0x2f
 800869e:	d0f8      	beq.n	8008692 <follow_path+0x16>
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	2b5c      	cmp	r3, #92	@ 0x5c
 80086a6:	d0f4      	beq.n	8008692 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	2200      	movs	r2, #0
 80086ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	2b1f      	cmp	r3, #31
 80086b4:	d80a      	bhi.n	80086cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2280      	movs	r2, #128	@ 0x80
 80086ba:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80086be:	2100      	movs	r1, #0
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f7ff fcfa 	bl	80080ba <dir_sdi>
 80086c6:	4603      	mov	r3, r0
 80086c8:	75fb      	strb	r3, [r7, #23]
 80086ca:	e043      	b.n	8008754 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80086cc:	463b      	mov	r3, r7
 80086ce:	4619      	mov	r1, r3
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f7ff ff3f 	bl	8008554 <create_name>
 80086d6:	4603      	mov	r3, r0
 80086d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80086da:	7dfb      	ldrb	r3, [r7, #23]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d134      	bne.n	800874a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f7ff feb0 	bl	8008446 <dir_find>
 80086e6:	4603      	mov	r3, r0
 80086e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80086f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80086f2:	7dfb      	ldrb	r3, [r7, #23]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d00a      	beq.n	800870e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80086f8:	7dfb      	ldrb	r3, [r7, #23]
 80086fa:	2b04      	cmp	r3, #4
 80086fc:	d127      	bne.n	800874e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80086fe:	7afb      	ldrb	r3, [r7, #11]
 8008700:	f003 0304 	and.w	r3, r3, #4
 8008704:	2b00      	cmp	r3, #0
 8008706:	d122      	bne.n	800874e <follow_path+0xd2>
 8008708:	2305      	movs	r3, #5
 800870a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800870c:	e01f      	b.n	800874e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800870e:	7afb      	ldrb	r3, [r7, #11]
 8008710:	f003 0304 	and.w	r3, r3, #4
 8008714:	2b00      	cmp	r3, #0
 8008716:	d11c      	bne.n	8008752 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	799b      	ldrb	r3, [r3, #6]
 800871c:	f003 0310 	and.w	r3, r3, #16
 8008720:	2b00      	cmp	r3, #0
 8008722:	d102      	bne.n	800872a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008724:	2305      	movs	r3, #5
 8008726:	75fb      	strb	r3, [r7, #23]
 8008728:	e014      	b.n	8008754 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	695b      	ldr	r3, [r3, #20]
 8008734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008738:	4413      	add	r3, r2
 800873a:	4619      	mov	r1, r3
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	f7ff fe43 	bl	80083c8 <ld_clust>
 8008742:	4602      	mov	r2, r0
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008748:	e7c0      	b.n	80086cc <follow_path+0x50>
			if (res != FR_OK) break;
 800874a:	bf00      	nop
 800874c:	e002      	b.n	8008754 <follow_path+0xd8>
				break;
 800874e:	bf00      	nop
 8008750:	e000      	b.n	8008754 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008752:	bf00      	nop
			}
		}
	}

	return res;
 8008754:	7dfb      	ldrb	r3, [r7, #23]
}
 8008756:	4618      	mov	r0, r3
 8008758:	3718      	adds	r7, #24
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}

0800875e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800875e:	b480      	push	{r7}
 8008760:	b087      	sub	sp, #28
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008766:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800876a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d031      	beq.n	80087d8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	617b      	str	r3, [r7, #20]
 800877a:	e002      	b.n	8008782 <get_ldnumber+0x24>
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	3301      	adds	r3, #1
 8008780:	617b      	str	r3, [r7, #20]
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	2b20      	cmp	r3, #32
 8008788:	d903      	bls.n	8008792 <get_ldnumber+0x34>
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	2b3a      	cmp	r3, #58	@ 0x3a
 8008790:	d1f4      	bne.n	800877c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	2b3a      	cmp	r3, #58	@ 0x3a
 8008798:	d11c      	bne.n	80087d4 <get_ldnumber+0x76>
			tp = *path;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	1c5a      	adds	r2, r3, #1
 80087a4:	60fa      	str	r2, [r7, #12]
 80087a6:	781b      	ldrb	r3, [r3, #0]
 80087a8:	3b30      	subs	r3, #48	@ 0x30
 80087aa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	2b09      	cmp	r3, #9
 80087b0:	d80e      	bhi.n	80087d0 <get_ldnumber+0x72>
 80087b2:	68fa      	ldr	r2, [r7, #12]
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d10a      	bne.n	80087d0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d107      	bne.n	80087d0 <get_ldnumber+0x72>
					vol = (int)i;
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	3301      	adds	r3, #1
 80087c8:	617b      	str	r3, [r7, #20]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	697a      	ldr	r2, [r7, #20]
 80087ce:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	e002      	b.n	80087da <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80087d4:	2300      	movs	r3, #0
 80087d6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80087d8:	693b      	ldr	r3, [r7, #16]
}
 80087da:	4618      	mov	r0, r3
 80087dc:	371c      	adds	r7, #28
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr
	...

080087e8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b082      	sub	sp, #8
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	70da      	strb	r2, [r3, #3]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80087fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008800:	6839      	ldr	r1, [r7, #0]
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f7ff f8dc 	bl	80079c0 <move_window>
 8008808:	4603      	mov	r3, r0
 800880a:	2b00      	cmp	r3, #0
 800880c:	d001      	beq.n	8008812 <check_fs+0x2a>
 800880e:	2304      	movs	r3, #4
 8008810:	e038      	b.n	8008884 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	3330      	adds	r3, #48	@ 0x30
 8008816:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800881a:	4618      	mov	r0, r3
 800881c:	f7fe fe1e 	bl	800745c <ld_word>
 8008820:	4603      	mov	r3, r0
 8008822:	461a      	mov	r2, r3
 8008824:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008828:	429a      	cmp	r2, r3
 800882a:	d001      	beq.n	8008830 <check_fs+0x48>
 800882c:	2303      	movs	r3, #3
 800882e:	e029      	b.n	8008884 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008836:	2be9      	cmp	r3, #233	@ 0xe9
 8008838:	d009      	beq.n	800884e <check_fs+0x66>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008840:	2beb      	cmp	r3, #235	@ 0xeb
 8008842:	d11e      	bne.n	8008882 <check_fs+0x9a>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800884a:	2b90      	cmp	r3, #144	@ 0x90
 800884c:	d119      	bne.n	8008882 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	3330      	adds	r3, #48	@ 0x30
 8008852:	3336      	adds	r3, #54	@ 0x36
 8008854:	4618      	mov	r0, r3
 8008856:	f7fe fe1a 	bl	800748e <ld_dword>
 800885a:	4603      	mov	r3, r0
 800885c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008860:	4a0a      	ldr	r2, [pc, #40]	@ (800888c <check_fs+0xa4>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d101      	bne.n	800886a <check_fs+0x82>
 8008866:	2300      	movs	r3, #0
 8008868:	e00c      	b.n	8008884 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	3330      	adds	r3, #48	@ 0x30
 800886e:	3352      	adds	r3, #82	@ 0x52
 8008870:	4618      	mov	r0, r3
 8008872:	f7fe fe0c 	bl	800748e <ld_dword>
 8008876:	4603      	mov	r3, r0
 8008878:	4a05      	ldr	r2, [pc, #20]	@ (8008890 <check_fs+0xa8>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d101      	bne.n	8008882 <check_fs+0x9a>
 800887e:	2300      	movs	r3, #0
 8008880:	e000      	b.n	8008884 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008882:	2302      	movs	r3, #2
}
 8008884:	4618      	mov	r0, r3
 8008886:	3708      	adds	r7, #8
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}
 800888c:	00544146 	.word	0x00544146
 8008890:	33544146 	.word	0x33544146

08008894 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b096      	sub	sp, #88	@ 0x58
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	4613      	mov	r3, r2
 80088a0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	2200      	movs	r2, #0
 80088a6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80088a8:	68f8      	ldr	r0, [r7, #12]
 80088aa:	f7ff ff58 	bl	800875e <get_ldnumber>
 80088ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80088b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	da01      	bge.n	80088ba <find_volume+0x26>
 80088b6:	230b      	movs	r3, #11
 80088b8:	e22d      	b.n	8008d16 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80088ba:	4aa1      	ldr	r2, [pc, #644]	@ (8008b40 <find_volume+0x2ac>)
 80088bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088c2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80088c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d101      	bne.n	80088ce <find_volume+0x3a>
 80088ca:	230c      	movs	r3, #12
 80088cc:	e223      	b.n	8008d16 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088d2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80088d4:	79fb      	ldrb	r3, [r7, #7]
 80088d6:	f023 0301 	bic.w	r3, r3, #1
 80088da:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80088dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d01a      	beq.n	800891a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80088e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e6:	785b      	ldrb	r3, [r3, #1]
 80088e8:	4618      	mov	r0, r3
 80088ea:	f7fe fd19 	bl	8007320 <disk_status>
 80088ee:	4603      	mov	r3, r0
 80088f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80088f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80088f8:	f003 0301 	and.w	r3, r3, #1
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d10c      	bne.n	800891a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008900:	79fb      	ldrb	r3, [r7, #7]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d007      	beq.n	8008916 <find_volume+0x82>
 8008906:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800890a:	f003 0304 	and.w	r3, r3, #4
 800890e:	2b00      	cmp	r3, #0
 8008910:	d001      	beq.n	8008916 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008912:	230a      	movs	r3, #10
 8008914:	e1ff      	b.n	8008d16 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8008916:	2300      	movs	r3, #0
 8008918:	e1fd      	b.n	8008d16 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800891a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891c:	2200      	movs	r2, #0
 800891e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008922:	b2da      	uxtb	r2, r3
 8008924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008926:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892a:	785b      	ldrb	r3, [r3, #1]
 800892c:	4618      	mov	r0, r3
 800892e:	f7fe fd11 	bl	8007354 <disk_initialize>
 8008932:	4603      	mov	r3, r0
 8008934:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008938:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800893c:	f003 0301 	and.w	r3, r3, #1
 8008940:	2b00      	cmp	r3, #0
 8008942:	d001      	beq.n	8008948 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008944:	2303      	movs	r3, #3
 8008946:	e1e6      	b.n	8008d16 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008948:	79fb      	ldrb	r3, [r7, #7]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d007      	beq.n	800895e <find_volume+0xca>
 800894e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008952:	f003 0304 	and.w	r3, r3, #4
 8008956:	2b00      	cmp	r3, #0
 8008958:	d001      	beq.n	800895e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800895a:	230a      	movs	r3, #10
 800895c:	e1db      	b.n	8008d16 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800895e:	2300      	movs	r3, #0
 8008960:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008962:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008964:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008966:	f7ff ff3f 	bl	80087e8 <check_fs>
 800896a:	4603      	mov	r3, r0
 800896c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008970:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008974:	2b02      	cmp	r3, #2
 8008976:	d149      	bne.n	8008a0c <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008978:	2300      	movs	r3, #0
 800897a:	643b      	str	r3, [r7, #64]	@ 0x40
 800897c:	e01e      	b.n	80089bc <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800897e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008980:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008984:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008986:	011b      	lsls	r3, r3, #4
 8008988:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800898c:	4413      	add	r3, r2
 800898e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008992:	3304      	adds	r3, #4
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d006      	beq.n	80089a8 <find_volume+0x114>
 800899a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899c:	3308      	adds	r3, #8
 800899e:	4618      	mov	r0, r3
 80089a0:	f7fe fd75 	bl	800748e <ld_dword>
 80089a4:	4602      	mov	r2, r0
 80089a6:	e000      	b.n	80089aa <find_volume+0x116>
 80089a8:	2200      	movs	r2, #0
 80089aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	3358      	adds	r3, #88	@ 0x58
 80089b0:	443b      	add	r3, r7
 80089b2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80089b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089b8:	3301      	adds	r3, #1
 80089ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80089bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089be:	2b03      	cmp	r3, #3
 80089c0:	d9dd      	bls.n	800897e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80089c2:	2300      	movs	r3, #0
 80089c4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80089c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d002      	beq.n	80089d2 <find_volume+0x13e>
 80089cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089ce:	3b01      	subs	r3, #1
 80089d0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80089d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	3358      	adds	r3, #88	@ 0x58
 80089d8:	443b      	add	r3, r7
 80089da:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80089de:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80089e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d005      	beq.n	80089f2 <find_volume+0x15e>
 80089e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80089e8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089ea:	f7ff fefd 	bl	80087e8 <check_fs>
 80089ee:	4603      	mov	r3, r0
 80089f0:	e000      	b.n	80089f4 <find_volume+0x160>
 80089f2:	2303      	movs	r3, #3
 80089f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80089f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d905      	bls.n	8008a0c <find_volume+0x178>
 8008a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a02:	3301      	adds	r3, #1
 8008a04:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a08:	2b03      	cmp	r3, #3
 8008a0a:	d9e2      	bls.n	80089d2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008a0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	d101      	bne.n	8008a18 <find_volume+0x184>
 8008a14:	2301      	movs	r3, #1
 8008a16:	e17e      	b.n	8008d16 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008a18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d901      	bls.n	8008a24 <find_volume+0x190>
 8008a20:	230d      	movs	r3, #13
 8008a22:	e178      	b.n	8008d16 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a26:	3330      	adds	r3, #48	@ 0x30
 8008a28:	330b      	adds	r3, #11
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7fe fd16 	bl	800745c <ld_word>
 8008a30:	4603      	mov	r3, r0
 8008a32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a36:	d001      	beq.n	8008a3c <find_volume+0x1a8>
 8008a38:	230d      	movs	r3, #13
 8008a3a:	e16c      	b.n	8008d16 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a3e:	3330      	adds	r3, #48	@ 0x30
 8008a40:	3316      	adds	r3, #22
 8008a42:	4618      	mov	r0, r3
 8008a44:	f7fe fd0a 	bl	800745c <ld_word>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008a4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d106      	bne.n	8008a60 <find_volume+0x1cc>
 8008a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a54:	3330      	adds	r3, #48	@ 0x30
 8008a56:	3324      	adds	r3, #36	@ 0x24
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f7fe fd18 	bl	800748e <ld_dword>
 8008a5e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a64:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a68:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8008a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a72:	789b      	ldrb	r3, [r3, #2]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d005      	beq.n	8008a84 <find_volume+0x1f0>
 8008a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7a:	789b      	ldrb	r3, [r3, #2]
 8008a7c:	2b02      	cmp	r3, #2
 8008a7e:	d001      	beq.n	8008a84 <find_volume+0x1f0>
 8008a80:	230d      	movs	r3, #13
 8008a82:	e148      	b.n	8008d16 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a86:	789b      	ldrb	r3, [r3, #2]
 8008a88:	461a      	mov	r2, r3
 8008a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a8c:	fb02 f303 	mul.w	r3, r2, r3
 8008a90:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a98:	461a      	mov	r2, r3
 8008a9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa0:	895b      	ldrh	r3, [r3, #10]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d008      	beq.n	8008ab8 <find_volume+0x224>
 8008aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa8:	895b      	ldrh	r3, [r3, #10]
 8008aaa:	461a      	mov	r2, r3
 8008aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aae:	895b      	ldrh	r3, [r3, #10]
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d001      	beq.n	8008abc <find_volume+0x228>
 8008ab8:	230d      	movs	r3, #13
 8008aba:	e12c      	b.n	8008d16 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008abe:	3330      	adds	r3, #48	@ 0x30
 8008ac0:	3311      	adds	r3, #17
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f7fe fcca 	bl	800745c <ld_word>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	461a      	mov	r2, r3
 8008acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ace:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ad2:	891b      	ldrh	r3, [r3, #8]
 8008ad4:	f003 030f 	and.w	r3, r3, #15
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d001      	beq.n	8008ae2 <find_volume+0x24e>
 8008ade:	230d      	movs	r3, #13
 8008ae0:	e119      	b.n	8008d16 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ae4:	3330      	adds	r3, #48	@ 0x30
 8008ae6:	3313      	adds	r3, #19
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f7fe fcb7 	bl	800745c <ld_word>
 8008aee:	4603      	mov	r3, r0
 8008af0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008af2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d106      	bne.n	8008b06 <find_volume+0x272>
 8008af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008afa:	3330      	adds	r3, #48	@ 0x30
 8008afc:	3320      	adds	r3, #32
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7fe fcc5 	bl	800748e <ld_dword>
 8008b04:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b08:	3330      	adds	r3, #48	@ 0x30
 8008b0a:	330e      	adds	r3, #14
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7fe fca5 	bl	800745c <ld_word>
 8008b12:	4603      	mov	r3, r0
 8008b14:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008b16:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d101      	bne.n	8008b20 <find_volume+0x28c>
 8008b1c:	230d      	movs	r3, #13
 8008b1e:	e0fa      	b.n	8008d16 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008b20:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008b22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b24:	4413      	add	r3, r2
 8008b26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b28:	8912      	ldrh	r2, [r2, #8]
 8008b2a:	0912      	lsrs	r2, r2, #4
 8008b2c:	b292      	uxth	r2, r2
 8008b2e:	4413      	add	r3, r2
 8008b30:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008b32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d204      	bcs.n	8008b44 <find_volume+0x2b0>
 8008b3a:	230d      	movs	r3, #13
 8008b3c:	e0eb      	b.n	8008d16 <find_volume+0x482>
 8008b3e:	bf00      	nop
 8008b40:	20040270 	.word	0x20040270
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008b44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b4c:	8952      	ldrh	r2, [r2, #10]
 8008b4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b52:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d101      	bne.n	8008b5e <find_volume+0x2ca>
 8008b5a:	230d      	movs	r3, #13
 8008b5c:	e0db      	b.n	8008d16 <find_volume+0x482>
		fmt = FS_FAT32;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b66:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d802      	bhi.n	8008b74 <find_volume+0x2e0>
 8008b6e:	2302      	movs	r3, #2
 8008b70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b76:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d802      	bhi.n	8008b84 <find_volume+0x2f0>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b86:	1c9a      	adds	r2, r3, #2
 8008b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b90:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008b92:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008b94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b96:	441a      	add	r2, r3
 8008b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008b9c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba0:	441a      	add	r2, r3
 8008ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba4:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8008ba6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008baa:	2b03      	cmp	r3, #3
 8008bac:	d11e      	bne.n	8008bec <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb0:	3330      	adds	r3, #48	@ 0x30
 8008bb2:	332a      	adds	r3, #42	@ 0x2a
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f7fe fc51 	bl	800745c <ld_word>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d001      	beq.n	8008bc4 <find_volume+0x330>
 8008bc0:	230d      	movs	r3, #13
 8008bc2:	e0a8      	b.n	8008d16 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc6:	891b      	ldrh	r3, [r3, #8]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d001      	beq.n	8008bd0 <find_volume+0x33c>
 8008bcc:	230d      	movs	r3, #13
 8008bce:	e0a2      	b.n	8008d16 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd2:	3330      	adds	r3, #48	@ 0x30
 8008bd4:	332c      	adds	r3, #44	@ 0x2c
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7fe fc59 	bl	800748e <ld_dword>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be0:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be4:	695b      	ldr	r3, [r3, #20]
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bea:	e01f      	b.n	8008c2c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bee:	891b      	ldrh	r3, [r3, #8]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d101      	bne.n	8008bf8 <find_volume+0x364>
 8008bf4:	230d      	movs	r3, #13
 8008bf6:	e08e      	b.n	8008d16 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfa:	6a1a      	ldr	r2, [r3, #32]
 8008bfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bfe:	441a      	add	r2, r3
 8008c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c02:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008c04:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c08:	2b02      	cmp	r3, #2
 8008c0a:	d103      	bne.n	8008c14 <find_volume+0x380>
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0e:	695b      	ldr	r3, [r3, #20]
 8008c10:	005b      	lsls	r3, r3, #1
 8008c12:	e00a      	b.n	8008c2a <find_volume+0x396>
 8008c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c16:	695a      	ldr	r2, [r3, #20]
 8008c18:	4613      	mov	r3, r2
 8008c1a:	005b      	lsls	r3, r3, #1
 8008c1c:	4413      	add	r3, r2
 8008c1e:	085a      	lsrs	r2, r3, #1
 8008c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c22:	695b      	ldr	r3, [r3, #20]
 8008c24:	f003 0301 	and.w	r3, r3, #1
 8008c28:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008c2a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2e:	699a      	ldr	r2, [r3, #24]
 8008c30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c32:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8008c36:	0a5b      	lsrs	r3, r3, #9
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d201      	bcs.n	8008c40 <find_volume+0x3ac>
 8008c3c:	230d      	movs	r3, #13
 8008c3e:	e06a      	b.n	8008d16 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c46:	611a      	str	r2, [r3, #16]
 8008c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4a:	691a      	ldr	r2, [r3, #16]
 8008c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8008c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c52:	2280      	movs	r2, #128	@ 0x80
 8008c54:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008c56:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d149      	bne.n	8008cf2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c60:	3330      	adds	r3, #48	@ 0x30
 8008c62:	3330      	adds	r3, #48	@ 0x30
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7fe fbf9 	bl	800745c <ld_word>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d140      	bne.n	8008cf2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008c70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c72:	3301      	adds	r3, #1
 8008c74:	4619      	mov	r1, r3
 8008c76:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c78:	f7fe fea2 	bl	80079c0 <move_window>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d137      	bne.n	8008cf2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8008c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c84:	2200      	movs	r2, #0
 8008c86:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c8a:	3330      	adds	r3, #48	@ 0x30
 8008c8c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008c90:	4618      	mov	r0, r3
 8008c92:	f7fe fbe3 	bl	800745c <ld_word>
 8008c96:	4603      	mov	r3, r0
 8008c98:	461a      	mov	r2, r3
 8008c9a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008c9e:	429a      	cmp	r2, r3
 8008ca0:	d127      	bne.n	8008cf2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ca4:	3330      	adds	r3, #48	@ 0x30
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7fe fbf1 	bl	800748e <ld_dword>
 8008cac:	4603      	mov	r3, r0
 8008cae:	4a1c      	ldr	r2, [pc, #112]	@ (8008d20 <find_volume+0x48c>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d11e      	bne.n	8008cf2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008cb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cb6:	3330      	adds	r3, #48	@ 0x30
 8008cb8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f7fe fbe6 	bl	800748e <ld_dword>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	4a17      	ldr	r2, [pc, #92]	@ (8008d24 <find_volume+0x490>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d113      	bne.n	8008cf2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ccc:	3330      	adds	r3, #48	@ 0x30
 8008cce:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f7fe fbdb 	bl	800748e <ld_dword>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cdc:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ce0:	3330      	adds	r3, #48	@ 0x30
 8008ce2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7fe fbd1 	bl	800748e <ld_dword>
 8008cec:	4602      	mov	r2, r0
 8008cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008cf8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8008d28 <find_volume+0x494>)
 8008cfc:	881b      	ldrh	r3, [r3, #0]
 8008cfe:	3301      	adds	r3, #1
 8008d00:	b29a      	uxth	r2, r3
 8008d02:	4b09      	ldr	r3, [pc, #36]	@ (8008d28 <find_volume+0x494>)
 8008d04:	801a      	strh	r2, [r3, #0]
 8008d06:	4b08      	ldr	r3, [pc, #32]	@ (8008d28 <find_volume+0x494>)
 8008d08:	881a      	ldrh	r2, [r3, #0]
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0c:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008d0e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008d10:	f7fe fdee 	bl	80078f0 <clear_lock>
#endif
	return FR_OK;
 8008d14:	2300      	movs	r3, #0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3758      	adds	r7, #88	@ 0x58
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
 8008d1e:	bf00      	nop
 8008d20:	41615252 	.word	0x41615252
 8008d24:	61417272 	.word	0x61417272
 8008d28:	20040274 	.word	0x20040274

08008d2c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b084      	sub	sp, #16
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008d36:	2309      	movs	r3, #9
 8008d38:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d01c      	beq.n	8008d7a <validate+0x4e>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d018      	beq.n	8008d7a <validate+0x4e>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d013      	beq.n	8008d7a <validate+0x4e>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	889a      	ldrh	r2, [r3, #4]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	88db      	ldrh	r3, [r3, #6]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d10c      	bne.n	8008d7a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	785b      	ldrb	r3, [r3, #1]
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7fe fada 	bl	8007320 <disk_status>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	f003 0301 	and.w	r3, r3, #1
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d101      	bne.n	8008d7a <validate+0x4e>
			res = FR_OK;
 8008d76:	2300      	movs	r3, #0
 8008d78:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008d7a:	7bfb      	ldrb	r3, [r7, #15]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d102      	bne.n	8008d86 <validate+0x5a>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	e000      	b.n	8008d88 <validate+0x5c>
 8008d86:	2300      	movs	r3, #0
 8008d88:	683a      	ldr	r2, [r7, #0]
 8008d8a:	6013      	str	r3, [r2, #0]
	return res;
 8008d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
	...

08008d98 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b088      	sub	sp, #32
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	60f8      	str	r0, [r7, #12]
 8008da0:	60b9      	str	r1, [r7, #8]
 8008da2:	4613      	mov	r3, r2
 8008da4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008daa:	f107 0310 	add.w	r3, r7, #16
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7ff fcd5 	bl	800875e <get_ldnumber>
 8008db4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008db6:	69fb      	ldr	r3, [r7, #28]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	da01      	bge.n	8008dc0 <f_mount+0x28>
 8008dbc:	230b      	movs	r3, #11
 8008dbe:	e02b      	b.n	8008e18 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008dc0:	4a17      	ldr	r2, [pc, #92]	@ (8008e20 <f_mount+0x88>)
 8008dc2:	69fb      	ldr	r3, [r7, #28]
 8008dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dc8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008dca:	69bb      	ldr	r3, [r7, #24]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d005      	beq.n	8008ddc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008dd0:	69b8      	ldr	r0, [r7, #24]
 8008dd2:	f7fe fd8d 	bl	80078f0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d002      	beq.n	8008de8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2200      	movs	r2, #0
 8008de6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	490d      	ldr	r1, [pc, #52]	@ (8008e20 <f_mount+0x88>)
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d002      	beq.n	8008dfe <f_mount+0x66>
 8008df8:	79fb      	ldrb	r3, [r7, #7]
 8008dfa:	2b01      	cmp	r3, #1
 8008dfc:	d001      	beq.n	8008e02 <f_mount+0x6a>
 8008dfe:	2300      	movs	r3, #0
 8008e00:	e00a      	b.n	8008e18 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008e02:	f107 010c 	add.w	r1, r7, #12
 8008e06:	f107 0308 	add.w	r3, r7, #8
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7ff fd41 	bl	8008894 <find_volume>
 8008e12:	4603      	mov	r3, r0
 8008e14:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3720      	adds	r7, #32
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	20040270 	.word	0x20040270

08008e24 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b098      	sub	sp, #96	@ 0x60
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	4613      	mov	r3, r2
 8008e30:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d101      	bne.n	8008e3c <f_open+0x18>
 8008e38:	2309      	movs	r3, #9
 8008e3a:	e1a9      	b.n	8009190 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008e3c:	79fb      	ldrb	r3, [r7, #7]
 8008e3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e42:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008e44:	79fa      	ldrb	r2, [r7, #7]
 8008e46:	f107 0110 	add.w	r1, r7, #16
 8008e4a:	f107 0308 	add.w	r3, r7, #8
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f7ff fd20 	bl	8008894 <find_volume>
 8008e54:	4603      	mov	r3, r0
 8008e56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8008e5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f040 818d 	bne.w	800917e <f_open+0x35a>
		dj.obj.fs = fs;
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008e68:	68ba      	ldr	r2, [r7, #8]
 8008e6a:	f107 0314 	add.w	r3, r7, #20
 8008e6e:	4611      	mov	r1, r2
 8008e70:	4618      	mov	r0, r3
 8008e72:	f7ff fc03 	bl	800867c <follow_path>
 8008e76:	4603      	mov	r3, r0
 8008e78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008e7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d118      	bne.n	8008eb6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008e84:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008e88:	b25b      	sxtb	r3, r3
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	da03      	bge.n	8008e96 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008e8e:	2306      	movs	r3, #6
 8008e90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008e94:	e00f      	b.n	8008eb6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008e96:	79fb      	ldrb	r3, [r7, #7]
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	bf8c      	ite	hi
 8008e9c:	2301      	movhi	r3, #1
 8008e9e:	2300      	movls	r3, #0
 8008ea0:	b2db      	uxtb	r3, r3
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	f107 0314 	add.w	r3, r7, #20
 8008ea8:	4611      	mov	r1, r2
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7fe fbd8 	bl	8007660 <chk_lock>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008eb6:	79fb      	ldrb	r3, [r7, #7]
 8008eb8:	f003 031c 	and.w	r3, r3, #28
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d07f      	beq.n	8008fc0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008ec0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d017      	beq.n	8008ef8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008ec8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ecc:	2b04      	cmp	r3, #4
 8008ece:	d10e      	bne.n	8008eee <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008ed0:	f7fe fc22 	bl	8007718 <enq_lock>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d006      	beq.n	8008ee8 <f_open+0xc4>
 8008eda:	f107 0314 	add.w	r3, r7, #20
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f7ff fb06 	bl	80084f0 <dir_register>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	e000      	b.n	8008eea <f_open+0xc6>
 8008ee8:	2312      	movs	r3, #18
 8008eea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008eee:	79fb      	ldrb	r3, [r7, #7]
 8008ef0:	f043 0308 	orr.w	r3, r3, #8
 8008ef4:	71fb      	strb	r3, [r7, #7]
 8008ef6:	e010      	b.n	8008f1a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008ef8:	7ebb      	ldrb	r3, [r7, #26]
 8008efa:	f003 0311 	and.w	r3, r3, #17
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d003      	beq.n	8008f0a <f_open+0xe6>
					res = FR_DENIED;
 8008f02:	2307      	movs	r3, #7
 8008f04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008f08:	e007      	b.n	8008f1a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008f0a:	79fb      	ldrb	r3, [r7, #7]
 8008f0c:	f003 0304 	and.w	r3, r3, #4
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d002      	beq.n	8008f1a <f_open+0xf6>
 8008f14:	2308      	movs	r3, #8
 8008f16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008f1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d168      	bne.n	8008ff4 <f_open+0x1d0>
 8008f22:	79fb      	ldrb	r3, [r7, #7]
 8008f24:	f003 0308 	and.w	r3, r3, #8
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d063      	beq.n	8008ff4 <f_open+0x1d0>
				dw = GET_FATTIME();
 8008f2c:	f7fd fcbe 	bl	80068ac <get_fattime>
 8008f30:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f34:	330e      	adds	r3, #14
 8008f36:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f7fe fae6 	bl	800750a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f40:	3316      	adds	r3, #22
 8008f42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f44:	4618      	mov	r0, r3
 8008f46:	f7fe fae0 	bl	800750a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f4c:	330b      	adds	r3, #11
 8008f4e:	2220      	movs	r2, #32
 8008f50:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f56:	4611      	mov	r1, r2
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7ff fa35 	bl	80083c8 <ld_clust>
 8008f5e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008f64:	2200      	movs	r2, #0
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7ff fa4d 	bl	8008406 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f6e:	331c      	adds	r3, #28
 8008f70:	2100      	movs	r1, #0
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7fe fac9 	bl	800750a <st_dword>
					fs->wflag = 1;
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008f7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d037      	beq.n	8008ff4 <f_open+0x1d0>
						dw = fs->winsect;
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f88:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008f8a:	f107 0314 	add.w	r3, r7, #20
 8008f8e:	2200      	movs	r2, #0
 8008f90:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fe ff60 	bl	8007e58 <remove_chain>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8008f9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d126      	bne.n	8008ff4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008faa:	4618      	mov	r0, r3
 8008fac:	f7fe fd08 	bl	80079c0 <move_window>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008fba:	3a01      	subs	r2, #1
 8008fbc:	60da      	str	r2, [r3, #12]
 8008fbe:	e019      	b.n	8008ff4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008fc0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d115      	bne.n	8008ff4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008fc8:	7ebb      	ldrb	r3, [r7, #26]
 8008fca:	f003 0310 	and.w	r3, r3, #16
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d003      	beq.n	8008fda <f_open+0x1b6>
					res = FR_NO_FILE;
 8008fd2:	2304      	movs	r3, #4
 8008fd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008fd8:	e00c      	b.n	8008ff4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008fda:	79fb      	ldrb	r3, [r7, #7]
 8008fdc:	f003 0302 	and.w	r3, r3, #2
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d007      	beq.n	8008ff4 <f_open+0x1d0>
 8008fe4:	7ebb      	ldrb	r3, [r7, #26]
 8008fe6:	f003 0301 	and.w	r3, r3, #1
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d002      	beq.n	8008ff4 <f_open+0x1d0>
						res = FR_DENIED;
 8008fee:	2307      	movs	r3, #7
 8008ff0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008ff4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d126      	bne.n	800904a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008ffc:	79fb      	ldrb	r3, [r7, #7]
 8008ffe:	f003 0308 	and.w	r3, r3, #8
 8009002:	2b00      	cmp	r3, #0
 8009004:	d003      	beq.n	800900e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8009006:	79fb      	ldrb	r3, [r7, #7]
 8009008:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800900c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009016:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800901c:	79fb      	ldrb	r3, [r7, #7]
 800901e:	2b01      	cmp	r3, #1
 8009020:	bf8c      	ite	hi
 8009022:	2301      	movhi	r3, #1
 8009024:	2300      	movls	r3, #0
 8009026:	b2db      	uxtb	r3, r3
 8009028:	461a      	mov	r2, r3
 800902a:	f107 0314 	add.w	r3, r7, #20
 800902e:	4611      	mov	r1, r2
 8009030:	4618      	mov	r0, r3
 8009032:	f7fe fb93 	bl	800775c <inc_lock>
 8009036:	4602      	mov	r2, r0
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	691b      	ldr	r3, [r3, #16]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d102      	bne.n	800904a <f_open+0x226>
 8009044:	2302      	movs	r3, #2
 8009046:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800904a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800904e:	2b00      	cmp	r3, #0
 8009050:	f040 8095 	bne.w	800917e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009058:	4611      	mov	r1, r2
 800905a:	4618      	mov	r0, r3
 800905c:	f7ff f9b4 	bl	80083c8 <ld_clust>
 8009060:	4602      	mov	r2, r0
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009068:	331c      	adds	r3, #28
 800906a:	4618      	mov	r0, r3
 800906c:	f7fe fa0f 	bl	800748e <ld_dword>
 8009070:	4602      	mov	r2, r0
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2200      	movs	r2, #0
 800907a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800907c:	693a      	ldr	r2, [r7, #16]
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	88da      	ldrh	r2, [r3, #6]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	79fa      	ldrb	r2, [r7, #7]
 800908e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2200      	movs	r2, #0
 8009094:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2200      	movs	r2, #0
 800909a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2200      	movs	r2, #0
 80090a0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	3330      	adds	r3, #48	@ 0x30
 80090a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80090aa:	2100      	movs	r1, #0
 80090ac:	4618      	mov	r0, r3
 80090ae:	f7fe fa79 	bl	80075a4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80090b2:	79fb      	ldrb	r3, [r7, #7]
 80090b4:	f003 0320 	and.w	r3, r3, #32
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d060      	beq.n	800917e <f_open+0x35a>
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d05c      	beq.n	800917e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	68da      	ldr	r2, [r3, #12]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	895b      	ldrh	r3, [r3, #10]
 80090d0:	025b      	lsls	r3, r3, #9
 80090d2:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	68db      	ldr	r3, [r3, #12]
 80090de:	657b      	str	r3, [r7, #84]	@ 0x54
 80090e0:	e016      	b.n	8009110 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80090e6:	4618      	mov	r0, r3
 80090e8:	f7fe fd25 	bl	8007b36 <get_fat>
 80090ec:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80090ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d802      	bhi.n	80090fa <f_open+0x2d6>
 80090f4:	2302      	movs	r3, #2
 80090f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80090fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009100:	d102      	bne.n	8009108 <f_open+0x2e4>
 8009102:	2301      	movs	r3, #1
 8009104:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009108:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800910a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800910c:	1ad3      	subs	r3, r2, r3
 800910e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009110:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009114:	2b00      	cmp	r3, #0
 8009116:	d103      	bne.n	8009120 <f_open+0x2fc>
 8009118:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800911a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800911c:	429a      	cmp	r2, r3
 800911e:	d8e0      	bhi.n	80090e2 <f_open+0x2be>
				}
				fp->clust = clst;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009124:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009126:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800912a:	2b00      	cmp	r3, #0
 800912c:	d127      	bne.n	800917e <f_open+0x35a>
 800912e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009130:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009134:	2b00      	cmp	r3, #0
 8009136:	d022      	beq.n	800917e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800913c:	4618      	mov	r0, r3
 800913e:	f7fe fcdb 	bl	8007af8 <clust2sect>
 8009142:	6478      	str	r0, [r7, #68]	@ 0x44
 8009144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009146:	2b00      	cmp	r3, #0
 8009148:	d103      	bne.n	8009152 <f_open+0x32e>
						res = FR_INT_ERR;
 800914a:	2302      	movs	r3, #2
 800914c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009150:	e015      	b.n	800917e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009152:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009154:	0a5a      	lsrs	r2, r3, #9
 8009156:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009158:	441a      	add	r2, r3
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	7858      	ldrb	r0, [r3, #1]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6a1a      	ldr	r2, [r3, #32]
 800916c:	2301      	movs	r3, #1
 800916e:	f7fe f917 	bl	80073a0 <disk_read>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d002      	beq.n	800917e <f_open+0x35a>
 8009178:	2301      	movs	r3, #1
 800917a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800917e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009182:	2b00      	cmp	r3, #0
 8009184:	d002      	beq.n	800918c <f_open+0x368>
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2200      	movs	r2, #0
 800918a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800918c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009190:	4618      	mov	r0, r3
 8009192:	3760      	adds	r7, #96	@ 0x60
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b08e      	sub	sp, #56	@ 0x38
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
 80091a4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	2200      	movs	r2, #0
 80091ae:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f107 0214 	add.w	r2, r7, #20
 80091b6:	4611      	mov	r1, r2
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7ff fdb7 	bl	8008d2c <validate>
 80091be:	4603      	mov	r3, r0
 80091c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80091c4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d107      	bne.n	80091dc <f_read+0x44>
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	7d5b      	ldrb	r3, [r3, #21]
 80091d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80091d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d002      	beq.n	80091e2 <f_read+0x4a>
 80091dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80091e0:	e115      	b.n	800940e <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	7d1b      	ldrb	r3, [r3, #20]
 80091e6:	f003 0301 	and.w	r3, r3, #1
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d101      	bne.n	80091f2 <f_read+0x5a>
 80091ee:	2307      	movs	r3, #7
 80091f0:	e10d      	b.n	800940e <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	68da      	ldr	r2, [r3, #12]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	699b      	ldr	r3, [r3, #24]
 80091fa:	1ad3      	subs	r3, r2, r3
 80091fc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	6a3b      	ldr	r3, [r7, #32]
 8009202:	429a      	cmp	r2, r3
 8009204:	f240 80fe 	bls.w	8009404 <f_read+0x26c>
 8009208:	6a3b      	ldr	r3, [r7, #32]
 800920a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800920c:	e0fa      	b.n	8009404 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	699b      	ldr	r3, [r3, #24]
 8009212:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009216:	2b00      	cmp	r3, #0
 8009218:	f040 80c6 	bne.w	80093a8 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	699b      	ldr	r3, [r3, #24]
 8009220:	0a5b      	lsrs	r3, r3, #9
 8009222:	697a      	ldr	r2, [r7, #20]
 8009224:	8952      	ldrh	r2, [r2, #10]
 8009226:	3a01      	subs	r2, #1
 8009228:	4013      	ands	r3, r2
 800922a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d12f      	bne.n	8009292 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	699b      	ldr	r3, [r3, #24]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d103      	bne.n	8009242 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009240:	e013      	b.n	800926a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009246:	2b00      	cmp	r3, #0
 8009248:	d007      	beq.n	800925a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	699b      	ldr	r3, [r3, #24]
 800924e:	4619      	mov	r1, r3
 8009250:	68f8      	ldr	r0, [r7, #12]
 8009252:	f7fe fefe 	bl	8008052 <clmt_clust>
 8009256:	6338      	str	r0, [r7, #48]	@ 0x30
 8009258:	e007      	b.n	800926a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	69db      	ldr	r3, [r3, #28]
 8009260:	4619      	mov	r1, r3
 8009262:	4610      	mov	r0, r2
 8009264:	f7fe fc67 	bl	8007b36 <get_fat>
 8009268:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800926a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926c:	2b01      	cmp	r3, #1
 800926e:	d804      	bhi.n	800927a <f_read+0xe2>
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2202      	movs	r2, #2
 8009274:	755a      	strb	r2, [r3, #21]
 8009276:	2302      	movs	r3, #2
 8009278:	e0c9      	b.n	800940e <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800927a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009280:	d104      	bne.n	800928c <f_read+0xf4>
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2201      	movs	r2, #1
 8009286:	755a      	strb	r2, [r3, #21]
 8009288:	2301      	movs	r3, #1
 800928a:	e0c0      	b.n	800940e <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009290:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009292:	697a      	ldr	r2, [r7, #20]
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	69db      	ldr	r3, [r3, #28]
 8009298:	4619      	mov	r1, r3
 800929a:	4610      	mov	r0, r2
 800929c:	f7fe fc2c 	bl	8007af8 <clust2sect>
 80092a0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80092a2:	69bb      	ldr	r3, [r7, #24]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d104      	bne.n	80092b2 <f_read+0x11a>
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2202      	movs	r2, #2
 80092ac:	755a      	strb	r2, [r3, #21]
 80092ae:	2302      	movs	r3, #2
 80092b0:	e0ad      	b.n	800940e <f_read+0x276>
			sect += csect;
 80092b2:	69ba      	ldr	r2, [r7, #24]
 80092b4:	69fb      	ldr	r3, [r7, #28]
 80092b6:	4413      	add	r3, r2
 80092b8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	0a5b      	lsrs	r3, r3, #9
 80092be:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80092c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d039      	beq.n	800933a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80092c6:	69fa      	ldr	r2, [r7, #28]
 80092c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ca:	4413      	add	r3, r2
 80092cc:	697a      	ldr	r2, [r7, #20]
 80092ce:	8952      	ldrh	r2, [r2, #10]
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d905      	bls.n	80092e0 <f_read+0x148>
					cc = fs->csize - csect;
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	895b      	ldrh	r3, [r3, #10]
 80092d8:	461a      	mov	r2, r3
 80092da:	69fb      	ldr	r3, [r7, #28]
 80092dc:	1ad3      	subs	r3, r2, r3
 80092de:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	7858      	ldrb	r0, [r3, #1]
 80092e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80092ea:	f7fe f859 	bl	80073a0 <disk_read>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d004      	beq.n	80092fe <f_read+0x166>
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2201      	movs	r2, #1
 80092f8:	755a      	strb	r2, [r3, #21]
 80092fa:	2301      	movs	r3, #1
 80092fc:	e087      	b.n	800940e <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	7d1b      	ldrb	r3, [r3, #20]
 8009302:	b25b      	sxtb	r3, r3
 8009304:	2b00      	cmp	r3, #0
 8009306:	da14      	bge.n	8009332 <f_read+0x19a>
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6a1a      	ldr	r2, [r3, #32]
 800930c:	69bb      	ldr	r3, [r7, #24]
 800930e:	1ad3      	subs	r3, r2, r3
 8009310:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009312:	429a      	cmp	r2, r3
 8009314:	d90d      	bls.n	8009332 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	6a1a      	ldr	r2, [r3, #32]
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	1ad3      	subs	r3, r2, r3
 800931e:	025b      	lsls	r3, r3, #9
 8009320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009322:	18d0      	adds	r0, r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	3330      	adds	r3, #48	@ 0x30
 8009328:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800932c:	4619      	mov	r1, r3
 800932e:	f7fe f918 	bl	8007562 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009334:	025b      	lsls	r3, r3, #9
 8009336:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8009338:	e050      	b.n	80093dc <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	6a1b      	ldr	r3, [r3, #32]
 800933e:	69ba      	ldr	r2, [r7, #24]
 8009340:	429a      	cmp	r2, r3
 8009342:	d02e      	beq.n	80093a2 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	7d1b      	ldrb	r3, [r3, #20]
 8009348:	b25b      	sxtb	r3, r3
 800934a:	2b00      	cmp	r3, #0
 800934c:	da18      	bge.n	8009380 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800934e:	697b      	ldr	r3, [r7, #20]
 8009350:	7858      	ldrb	r0, [r3, #1]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6a1a      	ldr	r2, [r3, #32]
 800935c:	2301      	movs	r3, #1
 800935e:	f7fe f83f 	bl	80073e0 <disk_write>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d004      	beq.n	8009372 <f_read+0x1da>
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2201      	movs	r2, #1
 800936c:	755a      	strb	r2, [r3, #21]
 800936e:	2301      	movs	r3, #1
 8009370:	e04d      	b.n	800940e <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	7d1b      	ldrb	r3, [r3, #20]
 8009376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800937a:	b2da      	uxtb	r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	7858      	ldrb	r0, [r3, #1]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800938a:	2301      	movs	r3, #1
 800938c:	69ba      	ldr	r2, [r7, #24]
 800938e:	f7fe f807 	bl	80073a0 <disk_read>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	d004      	beq.n	80093a2 <f_read+0x20a>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2201      	movs	r2, #1
 800939c:	755a      	strb	r2, [r3, #21]
 800939e:	2301      	movs	r3, #1
 80093a0:	e035      	b.n	800940e <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	69ba      	ldr	r2, [r7, #24]
 80093a6:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80093b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80093b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	429a      	cmp	r2, r3
 80093bc:	d901      	bls.n	80093c2 <f_read+0x22a>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	699b      	ldr	r3, [r3, #24]
 80093cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093d0:	4413      	add	r3, r2
 80093d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093d4:	4619      	mov	r1, r3
 80093d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80093d8:	f7fe f8c3 	bl	8007562 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80093dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093e0:	4413      	add	r3, r2
 80093e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	699a      	ldr	r2, [r3, #24]
 80093e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ea:	441a      	add	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	619a      	str	r2, [r3, #24]
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	681a      	ldr	r2, [r3, #0]
 80093f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f6:	441a      	add	r2, r3
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	687a      	ldr	r2, [r7, #4]
 80093fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009400:	1ad3      	subs	r3, r2, r3
 8009402:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2b00      	cmp	r3, #0
 8009408:	f47f af01 	bne.w	800920e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3738      	adds	r7, #56	@ 0x38
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b086      	sub	sp, #24
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f107 0208 	add.w	r2, r7, #8
 8009424:	4611      	mov	r1, r2
 8009426:	4618      	mov	r0, r3
 8009428:	f7ff fc80 	bl	8008d2c <validate>
 800942c:	4603      	mov	r3, r0
 800942e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009430:	7dfb      	ldrb	r3, [r7, #23]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d168      	bne.n	8009508 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	7d1b      	ldrb	r3, [r3, #20]
 800943a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800943e:	2b00      	cmp	r3, #0
 8009440:	d062      	beq.n	8009508 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	7d1b      	ldrb	r3, [r3, #20]
 8009446:	b25b      	sxtb	r3, r3
 8009448:	2b00      	cmp	r3, #0
 800944a:	da15      	bge.n	8009478 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	7858      	ldrb	r0, [r3, #1]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a1a      	ldr	r2, [r3, #32]
 800945a:	2301      	movs	r3, #1
 800945c:	f7fd ffc0 	bl	80073e0 <disk_write>
 8009460:	4603      	mov	r3, r0
 8009462:	2b00      	cmp	r3, #0
 8009464:	d001      	beq.n	800946a <f_sync+0x54>
 8009466:	2301      	movs	r3, #1
 8009468:	e04f      	b.n	800950a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	7d1b      	ldrb	r3, [r3, #20]
 800946e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009472:	b2da      	uxtb	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009478:	f7fd fa18 	bl	80068ac <get_fattime>
 800947c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800947e:	68ba      	ldr	r2, [r7, #8]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009484:	4619      	mov	r1, r3
 8009486:	4610      	mov	r0, r2
 8009488:	f7fe fa9a 	bl	80079c0 <move_window>
 800948c:	4603      	mov	r3, r0
 800948e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009490:	7dfb      	ldrb	r3, [r7, #23]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d138      	bne.n	8009508 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800949a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	330b      	adds	r3, #11
 80094a0:	781a      	ldrb	r2, [r3, #0]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	330b      	adds	r3, #11
 80094a6:	f042 0220 	orr.w	r2, r2, #32
 80094aa:	b2d2      	uxtb	r2, r2
 80094ac:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6818      	ldr	r0, [r3, #0]
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	461a      	mov	r2, r3
 80094b8:	68f9      	ldr	r1, [r7, #12]
 80094ba:	f7fe ffa4 	bl	8008406 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f103 021c 	add.w	r2, r3, #28
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	4619      	mov	r1, r3
 80094ca:	4610      	mov	r0, r2
 80094cc:	f7fe f81d 	bl	800750a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	3316      	adds	r3, #22
 80094d4:	6939      	ldr	r1, [r7, #16]
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7fe f817 	bl	800750a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	3312      	adds	r3, #18
 80094e0:	2100      	movs	r1, #0
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7fd fff6 	bl	80074d4 <st_word>
					fs->wflag = 1;
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	2201      	movs	r2, #1
 80094ec:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fe fa93 	bl	8007a1c <sync_fs>
 80094f6:	4603      	mov	r3, r0
 80094f8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	7d1b      	ldrb	r3, [r3, #20]
 80094fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009502:	b2da      	uxtb	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009508:	7dfb      	ldrb	r3, [r7, #23]
}
 800950a:	4618      	mov	r0, r3
 800950c:	3718      	adds	r7, #24
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}

08009512 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009512:	b580      	push	{r7, lr}
 8009514:	b084      	sub	sp, #16
 8009516:	af00      	add	r7, sp, #0
 8009518:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f7ff ff7b 	bl	8009416 <f_sync>
 8009520:	4603      	mov	r3, r0
 8009522:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009524:	7bfb      	ldrb	r3, [r7, #15]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d118      	bne.n	800955c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f107 0208 	add.w	r2, r7, #8
 8009530:	4611      	mov	r1, r2
 8009532:	4618      	mov	r0, r3
 8009534:	f7ff fbfa 	bl	8008d2c <validate>
 8009538:	4603      	mov	r3, r0
 800953a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800953c:	7bfb      	ldrb	r3, [r7, #15]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d10c      	bne.n	800955c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	691b      	ldr	r3, [r3, #16]
 8009546:	4618      	mov	r0, r3
 8009548:	f7fe f996 	bl	8007878 <dec_lock>
 800954c:	4603      	mov	r3, r0
 800954e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009550:	7bfb      	ldrb	r3, [r7, #15]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d102      	bne.n	800955c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2200      	movs	r2, #0
 800955a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800955c:	7bfb      	ldrb	r3, [r7, #15]
}
 800955e:	4618      	mov	r0, r3
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b092      	sub	sp, #72	@ 0x48
 800956a:	af00      	add	r7, sp, #0
 800956c:	60f8      	str	r0, [r7, #12]
 800956e:	60b9      	str	r1, [r7, #8]
 8009570:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009572:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8009576:	f107 030c 	add.w	r3, r7, #12
 800957a:	2200      	movs	r2, #0
 800957c:	4618      	mov	r0, r3
 800957e:	f7ff f989 	bl	8008894 <find_volume>
 8009582:	4603      	mov	r3, r0
 8009584:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8009588:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800958c:	2b00      	cmp	r3, #0
 800958e:	f040 8099 	bne.w	80096c4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009592:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8009598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959a:	691a      	ldr	r2, [r3, #16]
 800959c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959e:	695b      	ldr	r3, [r3, #20]
 80095a0:	3b02      	subs	r3, #2
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d804      	bhi.n	80095b0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80095a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a8:	691a      	ldr	r2, [r3, #16]
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	601a      	str	r2, [r3, #0]
 80095ae:	e089      	b.n	80096c4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 80095b0:	2300      	movs	r3, #0
 80095b2:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 80095b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b6:	781b      	ldrb	r3, [r3, #0]
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d128      	bne.n	800960e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80095bc:	2302      	movs	r3, #2
 80095be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80095c4:	f107 0314 	add.w	r3, r7, #20
 80095c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7fe fab3 	bl	8007b36 <get_fat>
 80095d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80095d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095d8:	d103      	bne.n	80095e2 <f_getfree+0x7c>
 80095da:	2301      	movs	r3, #1
 80095dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80095e0:	e063      	b.n	80096aa <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80095e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d103      	bne.n	80095f0 <f_getfree+0x8a>
 80095e8:	2302      	movs	r3, #2
 80095ea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80095ee:	e05c      	b.n	80096aa <f_getfree+0x144>
					if (stat == 0) nfree++;
 80095f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d102      	bne.n	80095fc <f_getfree+0x96>
 80095f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095f8:	3301      	adds	r3, #1
 80095fa:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 80095fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095fe:	3301      	adds	r3, #1
 8009600:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009604:	695b      	ldr	r3, [r3, #20]
 8009606:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009608:	429a      	cmp	r2, r3
 800960a:	d3db      	bcc.n	80095c4 <f_getfree+0x5e>
 800960c:	e04d      	b.n	80096aa <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800960e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009610:	695b      	ldr	r3, [r3, #20]
 8009612:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009616:	6a1b      	ldr	r3, [r3, #32]
 8009618:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800961a:	2300      	movs	r3, #0
 800961c:	637b      	str	r3, [r7, #52]	@ 0x34
 800961e:	2300      	movs	r3, #0
 8009620:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8009622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009624:	2b00      	cmp	r3, #0
 8009626:	d113      	bne.n	8009650 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8009628:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800962a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962c:	1c5a      	adds	r2, r3, #1
 800962e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009630:	4619      	mov	r1, r3
 8009632:	f7fe f9c5 	bl	80079c0 <move_window>
 8009636:	4603      	mov	r3, r0
 8009638:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800963c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009640:	2b00      	cmp	r3, #0
 8009642:	d131      	bne.n	80096a8 <f_getfree+0x142>
							p = fs->win;
 8009644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009646:	3330      	adds	r3, #48	@ 0x30
 8009648:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800964a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800964e:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009652:	781b      	ldrb	r3, [r3, #0]
 8009654:	2b02      	cmp	r3, #2
 8009656:	d10f      	bne.n	8009678 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8009658:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800965a:	f7fd feff 	bl	800745c <ld_word>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d102      	bne.n	800966a <f_getfree+0x104>
 8009664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009666:	3301      	adds	r3, #1
 8009668:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800966a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966c:	3302      	adds	r3, #2
 800966e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009672:	3b02      	subs	r3, #2
 8009674:	637b      	str	r3, [r7, #52]	@ 0x34
 8009676:	e010      	b.n	800969a <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8009678:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800967a:	f7fd ff08 	bl	800748e <ld_dword>
 800967e:	4603      	mov	r3, r0
 8009680:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009684:	2b00      	cmp	r3, #0
 8009686:	d102      	bne.n	800968e <f_getfree+0x128>
 8009688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800968a:	3301      	adds	r3, #1
 800968c:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800968e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009690:	3304      	adds	r3, #4
 8009692:	633b      	str	r3, [r7, #48]	@ 0x30
 8009694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009696:	3b04      	subs	r3, #4
 8009698:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800969a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800969c:	3b01      	subs	r3, #1
 800969e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1bd      	bne.n	8009622 <f_getfree+0xbc>
 80096a6:	e000      	b.n	80096aa <f_getfree+0x144>
							if (res != FR_OK) break;
 80096a8:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096ae:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80096b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80096b4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80096b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096b8:	791a      	ldrb	r2, [r3, #4]
 80096ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096bc:	f042 0201 	orr.w	r2, r2, #1
 80096c0:	b2d2      	uxtb	r2, r2
 80096c2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80096c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3748      	adds	r7, #72	@ 0x48
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}

080096d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b087      	sub	sp, #28
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	4613      	mov	r3, r2
 80096dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80096de:	2301      	movs	r3, #1
 80096e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80096e2:	2300      	movs	r3, #0
 80096e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80096e6:	4b1f      	ldr	r3, [pc, #124]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 80096e8:	7a5b      	ldrb	r3, [r3, #9]
 80096ea:	b2db      	uxtb	r3, r3
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d131      	bne.n	8009754 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80096f0:	4b1c      	ldr	r3, [pc, #112]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 80096f2:	7a5b      	ldrb	r3, [r3, #9]
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	461a      	mov	r2, r3
 80096f8:	4b1a      	ldr	r3, [pc, #104]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 80096fa:	2100      	movs	r1, #0
 80096fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80096fe:	4b19      	ldr	r3, [pc, #100]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 8009700:	7a5b      	ldrb	r3, [r3, #9]
 8009702:	b2db      	uxtb	r3, r3
 8009704:	4a17      	ldr	r2, [pc, #92]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	4413      	add	r3, r2
 800970a:	68fa      	ldr	r2, [r7, #12]
 800970c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800970e:	4b15      	ldr	r3, [pc, #84]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 8009710:	7a5b      	ldrb	r3, [r3, #9]
 8009712:	b2db      	uxtb	r3, r3
 8009714:	461a      	mov	r2, r3
 8009716:	4b13      	ldr	r3, [pc, #76]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 8009718:	4413      	add	r3, r2
 800971a:	79fa      	ldrb	r2, [r7, #7]
 800971c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800971e:	4b11      	ldr	r3, [pc, #68]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 8009720:	7a5b      	ldrb	r3, [r3, #9]
 8009722:	b2db      	uxtb	r3, r3
 8009724:	1c5a      	adds	r2, r3, #1
 8009726:	b2d1      	uxtb	r1, r2
 8009728:	4a0e      	ldr	r2, [pc, #56]	@ (8009764 <FATFS_LinkDriverEx+0x94>)
 800972a:	7251      	strb	r1, [r2, #9]
 800972c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800972e:	7dbb      	ldrb	r3, [r7, #22]
 8009730:	3330      	adds	r3, #48	@ 0x30
 8009732:	b2da      	uxtb	r2, r3
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	3301      	adds	r3, #1
 800973c:	223a      	movs	r2, #58	@ 0x3a
 800973e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	3302      	adds	r3, #2
 8009744:	222f      	movs	r2, #47	@ 0x2f
 8009746:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	3303      	adds	r3, #3
 800974c:	2200      	movs	r2, #0
 800974e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009750:	2300      	movs	r3, #0
 8009752:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009754:	7dfb      	ldrb	r3, [r7, #23]
}
 8009756:	4618      	mov	r0, r3
 8009758:	371c      	adds	r7, #28
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	20040298 	.word	0x20040298

08009768 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b082      	sub	sp, #8
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009772:	2200      	movs	r2, #0
 8009774:	6839      	ldr	r1, [r7, #0]
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f7ff ffaa 	bl	80096d0 <FATFS_LinkDriverEx>
 800977c:	4603      	mov	r3, r0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3708      	adds	r7, #8
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <memset>:
 8009786:	4402      	add	r2, r0
 8009788:	4603      	mov	r3, r0
 800978a:	4293      	cmp	r3, r2
 800978c:	d100      	bne.n	8009790 <memset+0xa>
 800978e:	4770      	bx	lr
 8009790:	f803 1b01 	strb.w	r1, [r3], #1
 8009794:	e7f9      	b.n	800978a <memset+0x4>
	...

08009798 <__libc_init_array>:
 8009798:	b570      	push	{r4, r5, r6, lr}
 800979a:	4d0d      	ldr	r5, [pc, #52]	@ (80097d0 <__libc_init_array+0x38>)
 800979c:	4c0d      	ldr	r4, [pc, #52]	@ (80097d4 <__libc_init_array+0x3c>)
 800979e:	1b64      	subs	r4, r4, r5
 80097a0:	10a4      	asrs	r4, r4, #2
 80097a2:	2600      	movs	r6, #0
 80097a4:	42a6      	cmp	r6, r4
 80097a6:	d109      	bne.n	80097bc <__libc_init_array+0x24>
 80097a8:	4d0b      	ldr	r5, [pc, #44]	@ (80097d8 <__libc_init_array+0x40>)
 80097aa:	4c0c      	ldr	r4, [pc, #48]	@ (80097dc <__libc_init_array+0x44>)
 80097ac:	f000 f818 	bl	80097e0 <_init>
 80097b0:	1b64      	subs	r4, r4, r5
 80097b2:	10a4      	asrs	r4, r4, #2
 80097b4:	2600      	movs	r6, #0
 80097b6:	42a6      	cmp	r6, r4
 80097b8:	d105      	bne.n	80097c6 <__libc_init_array+0x2e>
 80097ba:	bd70      	pop	{r4, r5, r6, pc}
 80097bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80097c0:	4798      	blx	r3
 80097c2:	3601      	adds	r6, #1
 80097c4:	e7ee      	b.n	80097a4 <__libc_init_array+0xc>
 80097c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80097ca:	4798      	blx	r3
 80097cc:	3601      	adds	r6, #1
 80097ce:	e7f2      	b.n	80097b6 <__libc_init_array+0x1e>
 80097d0:	08009984 	.word	0x08009984
 80097d4:	08009984 	.word	0x08009984
 80097d8:	08009984 	.word	0x08009984
 80097dc:	08009988 	.word	0x08009988

080097e0 <_init>:
 80097e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097e2:	bf00      	nop
 80097e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097e6:	bc08      	pop	{r3}
 80097e8:	469e      	mov	lr, r3
 80097ea:	4770      	bx	lr

080097ec <_fini>:
 80097ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ee:	bf00      	nop
 80097f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097f2:	bc08      	pop	{r3}
 80097f4:	469e      	mov	lr, r3
 80097f6:	4770      	bx	lr
