<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file lcd01_lcd1.ncd.
Design name: toplcd01
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Sun Oct 20 17:14:50 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcd01_lcd1.twr -gui lcd01_lcd1.ncd lcd01_lcd1.prf 
Design file:     lcd01_lcd1.ncd
Preference file: lcd01_lcd1.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "L00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   68.362MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "L00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[15]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[22]  (to L00/sclk +)

   Delay:              14.478ns  (41.8% logic, 58.2% route), 19 logic levels.

 Constraint Details:

     14.478ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.141ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q0 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         5     1.540     R12C15A.Q0 to     R11C14A.A1 L00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R11C14A.A1 to     R11C14A.F1 L00/D01/SLICE_78
ROUTE         1     0.885     R11C14A.F1 to     R11C14D.B1 L00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R11C14D.B1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO L00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI L00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO L00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI L00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R12C15D.FCI to     R12C15D.F1 L00/D01/SLICE_4
ROUTE         1     0.000     R12C15D.F1 to    R12C15D.DI1 L00/D01/un1_sdiv[23] (to L00/sclk)
                  --------
                   14.478   (41.8% logic, 58.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15D.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[15]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[21]  (to L00/sclk +)

   Delay:              14.426ns  (41.6% logic, 58.4% route), 19 logic levels.

 Constraint Details:

     14.426ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.193ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q0 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         5     1.540     R12C15A.Q0 to     R11C14A.A1 L00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R11C14A.A1 to     R11C14A.F1 L00/D01/SLICE_78
ROUTE         1     0.885     R11C14A.F1 to     R11C14D.B1 L00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R11C14D.B1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO L00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI L00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO L00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI L00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R12C15D.FCI to     R12C15D.F0 L00/D01/SLICE_4
ROUTE         1     0.000     R12C15D.F0 to    R12C15D.DI0 L00/D01/un1_sdiv[22] (to L00/sclk)
                  --------
                   14.426   (41.6% logic, 58.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15D.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[15]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[20]  (to L00/sclk +)

   Delay:              14.332ns  (41.2% logic, 58.8% route), 18 logic levels.

 Constraint Details:

     14.332ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.287ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q0 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         5     1.540     R12C15A.Q0 to     R11C14A.A1 L00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R11C14A.A1 to     R11C14A.F1 L00/D01/SLICE_78
ROUTE         1     0.885     R11C14A.F1 to     R11C14D.B1 L00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R11C14D.B1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO L00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI L00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C15C.FCI to     R12C15C.F1 L00/D01/SLICE_5
ROUTE         1     0.000     R12C15C.F1 to    R12C15C.DI1 L00/D01/un1_sdiv[21] (to L00/sclk)
                  --------
                   14.332   (41.2% logic, 58.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15C.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[15]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[19]  (to L00/sclk +)

   Delay:              14.280ns  (41.0% logic, 59.0% route), 18 logic levels.

 Constraint Details:

     14.280ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.339ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q0 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         5     1.540     R12C15A.Q0 to     R11C14A.A1 L00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R11C14A.A1 to     R11C14A.F1 L00/D01/SLICE_78
ROUTE         1     0.885     R11C14A.F1 to     R11C14D.B1 L00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R11C14D.B1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO L00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI L00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R12C15C.FCI to     R12C15C.F0 L00/D01/SLICE_5
ROUTE         1     0.000     R12C15C.F0 to    R12C15C.DI0 L00/D01/un1_sdiv[20] (to L00/sclk)
                  --------
                   14.280   (41.0% logic, 59.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15C.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[1]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[22]  (to L00/sclk +)

   Delay:              14.194ns  (42.7% logic, 57.3% route), 19 logic levels.

 Constraint Details:

     14.194ns physical path delay L00/D01/SLICE_14 to L00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.425ns

 Physical Path Details:

      Data path L00/D01/SLICE_14 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C13B.CLK to     R12C13B.Q0 L00/D01/SLICE_14 (from L00/sclk)
ROUTE         2     1.261     R12C13B.Q0 to     R11C13D.B1 L00/D01/sdiv[1]
CTOF_DEL    ---     0.452     R11C13D.B1 to     R11C13D.F1 L00/D01/SLICE_70
ROUTE         4     0.880     R11C13D.F1 to     R11C14D.A1 L00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R11C14D.A1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO L00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI L00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO L00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI L00/D01/un1_sdiv_cry_20
FCITOF1_DE  ---     0.569    R12C15D.FCI to     R12C15D.F1 L00/D01/SLICE_4
ROUTE         1     0.000     R12C15D.F1 to    R12C15D.DI1 L00/D01/un1_sdiv[23] (to L00/sclk)
                  --------
                   14.194   (42.7% logic, 57.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C13B.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15D.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.433ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[15]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[18]  (to L00/sclk +)

   Delay:              14.186ns  (40.6% logic, 59.4% route), 17 logic levels.

 Constraint Details:

     14.186ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.433ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q0 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         5     1.540     R12C15A.Q0 to     R11C14A.A1 L00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R11C14A.A1 to     R11C14A.F1 L00/D01/SLICE_78
ROUTE         1     0.885     R11C14A.F1 to     R11C14D.B1 L00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R11C14D.B1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R12C15B.FCI to     R12C15B.F1 L00/D01/SLICE_6
ROUTE         1     0.000     R12C15B.F1 to    R12C15B.DI1 L00/D01/un1_sdiv[19] (to L00/sclk)
                  --------
                   14.186   (40.6% logic, 59.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15B.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[1]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[21]  (to L00/sclk +)

   Delay:              14.142ns  (42.4% logic, 57.6% route), 19 logic levels.

 Constraint Details:

     14.142ns physical path delay L00/D01/SLICE_14 to L00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.477ns

 Physical Path Details:

      Data path L00/D01/SLICE_14 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C13B.CLK to     R12C13B.Q0 L00/D01/SLICE_14 (from L00/sclk)
ROUTE         2     1.261     R12C13B.Q0 to     R11C13D.B1 L00/D01/sdiv[1]
CTOF_DEL    ---     0.452     R11C13D.B1 to     R11C13D.F1 L00/D01/SLICE_70
ROUTE         4     0.880     R11C13D.F1 to     R11C14D.A1 L00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R11C14D.A1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO L00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI L00/D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R12C15C.FCI to    R12C15C.FCO L00/D01/SLICE_5
ROUTE         1     0.000    R12C15C.FCO to    R12C15D.FCI L00/D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R12C15D.FCI to     R12C15D.F0 L00/D01/SLICE_4
ROUTE         1     0.000     R12C15D.F0 to    R12C15D.DI0 L00/D01/un1_sdiv[22] (to L00/sclk)
                  --------
                   14.142   (42.4% logic, 57.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C13B.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15D.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.485ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[15]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[17]  (to L00/sclk +)

   Delay:              14.134ns  (40.4% logic, 59.6% route), 17 logic levels.

 Constraint Details:

     14.134ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.485ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q0 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         5     1.540     R12C15A.Q0 to     R11C14A.A1 L00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R11C14A.A1 to     R11C14A.F1 L00/D01/SLICE_78
ROUTE         1     0.885     R11C14A.F1 to     R11C14D.B1 L00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R11C14D.B1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R12C15B.FCI to     R12C15B.F0 L00/D01/SLICE_6
ROUTE         1     0.000     R12C15B.F0 to    R12C15B.DI0 L00/D01/un1_sdiv[18] (to L00/sclk)
                  --------
                   14.134   (40.4% logic, 59.6% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15B.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[1]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[20]  (to L00/sclk +)

   Delay:              14.048ns  (42.1% logic, 57.9% route), 18 logic levels.

 Constraint Details:

     14.048ns physical path delay L00/D01/SLICE_14 to L00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.571ns

 Physical Path Details:

      Data path L00/D01/SLICE_14 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C13B.CLK to     R12C13B.Q0 L00/D01/SLICE_14 (from L00/sclk)
ROUTE         2     1.261     R12C13B.Q0 to     R11C13D.B1 L00/D01/sdiv[1]
CTOF_DEL    ---     0.452     R11C13D.B1 to     R11C13D.F1 L00/D01/SLICE_70
ROUTE         4     0.880     R11C13D.F1 to     R11C14D.A1 L00/D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R11C14D.A1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C15A.FCI to    R12C15A.FCO L00/D01/SLICE_7
ROUTE         1     0.000    R12C15A.FCO to    R12C15B.FCI L00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C15B.FCI to    R12C15B.FCO L00/D01/SLICE_6
ROUTE         1     0.000    R12C15B.FCO to    R12C15C.FCI L00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C15C.FCI to     R12C15C.F1 L00/D01/SLICE_5
ROUTE         1     0.000     R12C15C.F1 to    R12C15C.DI1 L00/D01/un1_sdiv[21] (to L00/sclk)
                  --------
                   14.048   (42.1% logic, 57.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C13B.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15C.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[15]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[16]  (to L00/sclk +)

   Delay:              14.040ns  (40.0% logic, 60.0% route), 16 logic levels.

 Constraint Details:

     14.040ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.579ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C15A.CLK to     R12C15A.Q0 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         5     1.540     R12C15A.Q0 to     R11C14A.A1 L00/D01/sdiv[15]
CTOF_DEL    ---     0.452     R11C14A.A1 to     R11C14A.F1 L00/D01/SLICE_78
ROUTE         1     0.885     R11C14A.F1 to     R11C14D.B1 L00/D01/sdiv15lto19_i_a2_18_1
CTOF_DEL    ---     0.452     R11C14D.B1 to     R11C14D.F1 L00/D01/SLICE_65
ROUTE         6     2.089     R11C14D.F1 to     R10C15C.A1 L00/D01/N_3_20
CTOF_DEL    ---     0.452     R10C15C.A1 to     R10C15C.F1 L00/D01/SLICE_76
ROUTE         1     1.180     R10C15C.F1 to     R11C16B.B0 L00/D01/sdiv29lt22
CTOF_DEL    ---     0.452     R11C16B.B0 to     R11C16B.F0 L00/D01/SLICE_66
ROUTE         1     0.384     R11C16B.F0 to     R11C16D.C0 L00/D01/sdiv29
CTOF_DEL    ---     0.452     R11C16D.C0 to     R11C16D.F0 L00/D01/SLICE_58
ROUTE         3     0.671     R11C16D.F0 to     R10C16B.C0 L00/D01/un1_sdiv77_7_3
CTOF_DEL    ---     0.452     R10C16B.C0 to     R10C16B.F0 L00/D01/SLICE_56
ROUTE         1     1.674     R10C16B.F0 to     R12C13A.A0 L00/D01/un1_sdiv77_i
C0TOFCO_DE  ---     0.905     R12C13A.A0 to    R12C13A.FCO L00/D01/SLICE_15
ROUTE         1     0.000    R12C13A.FCO to    R12C13B.FCI L00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C13B.FCI to    R12C13B.FCO L00/D01/SLICE_14
ROUTE         1     0.000    R12C13B.FCO to    R12C13C.FCI L00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C13C.FCI to    R12C13C.FCO L00/D01/SLICE_13
ROUTE         1     0.000    R12C13C.FCO to    R12C13D.FCI L00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C13D.FCI to    R12C13D.FCO L00/D01/SLICE_12
ROUTE         1     0.000    R12C13D.FCO to    R12C14A.FCI L00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C14A.FCI to    R12C14A.FCO L00/D01/SLICE_11
ROUTE         1     0.000    R12C14A.FCO to    R12C14B.FCI L00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C14B.FCI to    R12C14B.FCO L00/D01/SLICE_10
ROUTE         1     0.000    R12C14B.FCO to    R12C14C.FCI L00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C14C.FCI to    R12C14C.FCO L00/D01/SLICE_9
ROUTE         1     0.000    R12C14C.FCO to    R12C14D.FCI L00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C14D.FCI to    R12C14D.FCO L00/D01/SLICE_8
ROUTE         1     0.000    R12C14D.FCO to    R12C15A.FCI L00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R12C15A.FCI to     R12C15A.F1 L00/D01/SLICE_7
ROUTE         1     0.000     R12C15A.F1 to    R12C15A.DI1 L00/D01/un1_sdiv[17] (to L00/sclk)
                  --------
                   14.040   (40.0% logic, 60.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   68.362MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "L00/sclk" 2.080000 MHz ; |    2.080 MHz|   68.362 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: sENd   Source: L03/SLICE_25.Q0   Loads: 11
   No transfer within this clock domain is found

Clock Domain: clk0_c   Source: L00/D01/SLICE_17.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: L00/sclk   Source: L00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "L00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7236 paths, 1 nets, and 556 connections (85.02% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Sun Oct 20 17:14:50 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lcd01_lcd1.twr -gui lcd01_lcd1.ncd lcd01_lcd1.prf 
Design file:     lcd01_lcd1.ncd
Preference file: lcd01_lcd1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "L00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "L00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[22]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[22]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_4 to L00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_4 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15D.CLK to     R12C15D.Q1 L00/D01/SLICE_4 (from L00/sclk)
ROUTE         7     0.132     R12C15D.Q1 to     R12C15D.A1 L00/D01/sdiv[22]
CTOF_DEL    ---     0.101     R12C15D.A1 to     R12C15D.F1 L00/D01/SLICE_4
ROUTE         1     0.000     R12C15D.F1 to    R12C15D.DI1 L00/D01/un1_sdiv[23] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15D.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15D.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[18]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[18]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_6 to L00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_6 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15B.CLK to     R12C15B.Q1 L00/D01/SLICE_6 (from L00/sclk)
ROUTE         8     0.132     R12C15B.Q1 to     R12C15B.A1 L00/D01/sdiv[18]
CTOF_DEL    ---     0.101     R12C15B.A1 to     R12C15B.F1 L00/D01/SLICE_6
ROUTE         1     0.000     R12C15B.F1 to    R12C15B.DI1 L00/D01/un1_sdiv[19] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[20]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[20]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_5 to L00/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_5 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15C.CLK to     R12C15C.Q1 L00/D01/SLICE_5 (from L00/sclk)
ROUTE         6     0.132     R12C15C.Q1 to     R12C15C.A1 L00/D01/sdiv[20]
CTOF_DEL    ---     0.101     R12C15C.A1 to     R12C15C.F1 L00/D01/SLICE_5
ROUTE         1     0.000     R12C15C.F1 to    R12C15C.DI1 L00/D01/un1_sdiv[21] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15C.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15C.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[3]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[3]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_13 to L00/D01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_13 to L00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13C.CLK to     R12C13C.Q0 L00/D01/SLICE_13 (from L00/sclk)
ROUTE         2     0.132     R12C13C.Q0 to     R12C13C.A0 L00/D01/sdiv[3]
CTOF_DEL    ---     0.101     R12C13C.A0 to     R12C13C.F0 L00/D01/SLICE_13
ROUTE         1     0.000     R12C13C.F0 to    R12C13C.DI0 L00/D01/un1_sdiv[4] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C13C.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C13C.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[2]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[2]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_14 to L00/D01/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_14 to L00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13B.CLK to     R12C13B.Q1 L00/D01/SLICE_14 (from L00/sclk)
ROUTE         2     0.132     R12C13B.Q1 to     R12C13B.A1 L00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R12C13B.A1 to     R12C13B.F1 L00/D01/SLICE_14
ROUTE         1     0.000     R12C13B.F1 to    R12C13B.DI1 L00/D01/un1_sdiv[3] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C13B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C13B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[16]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[16]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_7 to L00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_7 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15A.CLK to     R12C15A.Q1 L00/D01/SLICE_7 (from L00/sclk)
ROUTE         8     0.132     R12C15A.Q1 to     R12C15A.A1 L00/D01/sdiv[16]
CTOF_DEL    ---     0.101     R12C15A.A1 to     R12C15A.F1 L00/D01/SLICE_7
ROUTE         1     0.000     R12C15A.F1 to    R12C15A.DI1 L00/D01/un1_sdiv[17] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15A.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[9]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[9]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_10 to L00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_10 to L00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14B.CLK to     R12C14B.Q0 L00/D01/SLICE_10 (from L00/sclk)
ROUTE         3     0.132     R12C14B.Q0 to     R12C14B.A0 L00/D01/sdiv[9]
CTOF_DEL    ---     0.101     R12C14B.A0 to     R12C14B.F0 L00/D01/SLICE_10
ROUTE         1     0.000     R12C14B.F0 to    R12C14B.DI0 L00/D01/un1_sdiv[10] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C14B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C14B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[6]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[6]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_12 to L00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_12 to L00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C13D.CLK to     R12C13D.Q1 L00/D01/SLICE_12 (from L00/sclk)
ROUTE         2     0.132     R12C13D.Q1 to     R12C13D.A1 L00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R12C13D.A1 to     R12C13D.F1 L00/D01/SLICE_12
ROUTE         1     0.000     R12C13D.F1 to    R12C13D.DI1 L00/D01/un1_sdiv[7] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C13D.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C13D.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[17]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[17]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_6 to L00/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_6 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C15B.CLK to     R12C15B.Q0 L00/D01/SLICE_6 (from L00/sclk)
ROUTE         8     0.132     R12C15B.Q0 to     R12C15B.A0 L00/D01/sdiv[17]
CTOF_DEL    ---     0.101     R12C15B.A0 to     R12C15B.F0 L00/D01/SLICE_6
ROUTE         1     0.000     R12C15B.F0 to    R12C15B.DI0 L00/D01/un1_sdiv[18] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C15B.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              L00/D01/sdiv[8]  (from L00/sclk +)
   Destination:    FF         Data in        L00/D01/sdiv[8]  (to L00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay L00/D01/SLICE_11 to L00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path L00/D01/SLICE_11 to L00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14A.CLK to     R12C14A.Q1 L00/D01/SLICE_11 (from L00/sclk)
ROUTE         3     0.132     R12C14A.Q1 to     R12C14A.A1 L00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R12C14A.A1 to     R12C14A.F1 L00/D01/SLICE_11
ROUTE         1     0.000     R12C14A.F1 to    R12C14A.DI1 L00/D01/un1_sdiv[9] (to L00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C14A.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path L00/D00/OSCinst0 to L00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R12C14A.CLK L00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "L00/sclk" 2.080000 MHz ; |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: sENd   Source: L03/SLICE_25.Q0   Loads: 11
   No transfer within this clock domain is found

Clock Domain: clk0_c   Source: L00/D01/SLICE_17.Q0   Loads: 26
   No transfer within this clock domain is found

Clock Domain: L00/sclk   Source: L00/D00/OSCinst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "L00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7236 paths, 1 nets, and 556 connections (85.02% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
