@inproceedings{3t1d-cache,
author = {Xiaoyao Liang and Ramon Canal and Gu-yeon Wei and David Brooks},
title = {Process Variation Tolerant 3T1D-Based Cache Architectures},
booktitle = {MICRO},
year = {2007},
pages = {15--26},
doi = {10.1109/MICRO.2007.33},
masid = {4301148}
}


@INPROCEEDINGS{volatile-mram,
author={Smullen, C.W. and Mohan, V. and Nigam, A. and Gurumurthi, S. and Stan, M.R.},
booktitle={HPCA},
year={2011},
}

@article{M5,
author = {Nathan L. Binkert and Ronald G. Dreslinski and Lisa R. Hsu and Kevin T. Lim and Ali G. Saidi and Steven K. Reinhardt},
title = {The M5 Simulator: Modeling Networked Systems},
journal ={IEEE Micro},
volume = {26},
issn = {0272-1732},
year = {2006},
pages = {52-60},
}

@phdthesis{ bienia11benchmarking,
  author = {Christian Bienia},
  title = {Benchmarking Modern Multiprocessors},
  school = {Princeton University},
  year      = {2011},
  month     = {January}
}

@inproceedings{cache-decay-2001,
 author = {Kaxiras, Stefanos and Hu, Zhigang and Martonosi, Margaret},
 title = {Cache decay: exploiting generational behavior to reduce cache leakage power},
 booktitle = {Proceedings of the 28th annual international symposium on Computer architecture},
 series = {ISCA '01},
 year = {2001},
 pages = {240--251},
 numpages = {12},
 acmid = {379268},
 publisher = {ACM},
}
