Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Apr  2 20:56:46 2025
| Host         : LAPTOP-0ELO93SN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a200t-fbv676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
HPDR-2     Warning           Port pin INOUT inconsistency  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1084)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3399)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1084)
---------------------------
 There are 978 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: lcd_module/clk_2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3399)
---------------------------------------------------
 There are 3399 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3422          inf        0.000                      0                 3422           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3422 Endpoints
Min Delay          3422 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.902ns  (logic 1.646ns (11.045%)  route 13.256ns (88.955%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=626, routed)         9.132    10.568    cpu/timer/resetn_IBUF
    SLICE_X12Y156        LUT6 (Prop_lut6_I5_O)        0.105    10.673 r  cpu/timer/inst_memory_i_1/O
                         net (fo=33, routed)          3.479    14.152    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/ena
    SLICE_X38Y147        LUT5 (Prop_lut5_I0_O)        0.105    14.257 r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_95_LOPT_REMAP/O
                         net (fo=1, routed)           0.645    14.902    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_64
    RAMB36_X2Y30         RAMB36E1                                     r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.720ns  (logic 1.646ns (11.181%)  route 13.074ns (88.819%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=626, routed)         9.132    10.568    cpu/timer/resetn_IBUF
    SLICE_X12Y156        LUT6 (Prop_lut6_I5_O)        0.105    10.673 r  cpu/timer/inst_memory_i_1/O
                         net (fo=33, routed)          3.012    13.685    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    SLICE_X42Y139        LUT4 (Prop_lut4_I3_O)        0.105    13.790 r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_36/O
                         net (fo=1, routed)           0.930    14.720    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_34
    RAMB36_X3Y28         RAMB36E1                                     r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.607ns  (logic 1.646ns (11.268%)  route 12.961ns (88.732%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=626, routed)         9.132    10.568    cpu/timer/resetn_IBUF
    SLICE_X12Y156        LUT6 (Prop_lut6_I5_O)        0.105    10.673 r  cpu/timer/inst_memory_i_1/O
                         net (fo=33, routed)          3.471    14.144    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena
    SLICE_X38Y147        LUT5 (Prop_lut5_I0_O)        0.105    14.249 r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_102_LOPT_REMAP/O
                         net (fo=1, routed)           0.358    14.607    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_68
    RAMB36_X2Y29         RAMB36E1                                     r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.597ns  (logic 1.646ns (11.275%)  route 12.952ns (88.725%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=626, routed)         9.132    10.568    cpu/timer/resetn_IBUF
    SLICE_X12Y156        LUT6 (Prop_lut6_I5_O)        0.105    10.673 r  cpu/timer/inst_memory_i_1/O
                         net (fo=33, routed)          2.737    13.410    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena
    SLICE_X36Y138        LUT4 (Prop_lut4_I3_O)        0.105    13.515 r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_34/O
                         net (fo=1, routed)           1.082    14.597    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_33
    RAMB36_X1Y25         RAMB36E1                                     r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.457ns  (logic 1.646ns (11.385%)  route 12.811ns (88.615%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=626, routed)         9.132    10.568    cpu/timer/resetn_IBUF
    SLICE_X12Y156        LUT6 (Prop_lut6_I5_O)        0.105    10.673 r  cpu/timer/inst_memory_i_1/O
                         net (fo=33, routed)          2.882    13.556    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena
    SLICE_X42Y138        LUT4 (Prop_lut4_I3_O)        0.105    13.661 r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_40/O
                         net (fo=1, routed)           0.796    14.457    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_36
    RAMB36_X2Y25         RAMB36E1                                     r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/ifetch_inst/IF_ID_bus_reg[42]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.323ns  (logic 1.541ns (10.758%)  route 12.782ns (89.242%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=626, routed)        10.301    11.736    cpu/timer/resetn_IBUF
    SLICE_X10Y159        LUT6 (Prop_lut6_I2_O)        0.105    11.841 r  cpu/timer/IF_ID_bus[63]_i_1/O
                         net (fo=57, routed)          2.481    14.323    cpu/ifetch_inst/IF_ID_bus_reg[63]_0
    SLICE_X38Y161        FDRE                                         r  cpu/ifetch_inst/IF_ID_bus_reg[42]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/ifetch_inst/IF_ID_bus_reg[43]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.323ns  (logic 1.541ns (10.758%)  route 12.782ns (89.242%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=626, routed)        10.301    11.736    cpu/timer/resetn_IBUF
    SLICE_X10Y159        LUT6 (Prop_lut6_I2_O)        0.105    11.841 r  cpu/timer/IF_ID_bus[63]_i_1/O
                         net (fo=57, routed)          2.481    14.323    cpu/ifetch_inst/IF_ID_bus_reg[63]_0
    SLICE_X38Y161        FDRE                                         r  cpu/ifetch_inst/IF_ID_bus_reg[43]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/ifetch_inst/IF_ID_bus_reg[44]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.323ns  (logic 1.541ns (10.758%)  route 12.782ns (89.242%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=626, routed)        10.301    11.736    cpu/timer/resetn_IBUF
    SLICE_X10Y159        LUT6 (Prop_lut6_I2_O)        0.105    11.841 r  cpu/timer/IF_ID_bus[63]_i_1/O
                         net (fo=57, routed)          2.481    14.323    cpu/ifetch_inst/IF_ID_bus_reg[63]_0
    SLICE_X38Y161        FDRE                                         r  cpu/ifetch_inst/IF_ID_bus_reg[44]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/ifetch_inst/IF_ID_bus_reg[45]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.323ns  (logic 1.541ns (10.758%)  route 12.782ns (89.242%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  resetn_IBUF_inst/O
                         net (fo=626, routed)        10.301    11.736    cpu/timer/resetn_IBUF
    SLICE_X10Y159        LUT6 (Prop_lut6_I2_O)        0.105    11.841 r  cpu/timer/IF_ID_bus[63]_i_1/O
                         net (fo=57, routed)          2.481    14.323    cpu/ifetch_inst/IF_ID_bus_reg[63]_0
    SLICE_X38Y161        FDRE                                         r  cpu/ifetch_inst/IF_ID_bus_reg[45]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.227ns  (logic 1.646ns (11.568%)  route 12.581ns (88.432%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    Y3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 f  resetn_IBUF_inst/O
                         net (fo=626, routed)         9.132    10.568    cpu/timer/resetn_IBUF
    SLICE_X12Y156        LUT6 (Prop_lut6_I5_O)        0.105    10.673 r  cpu/timer/inst_memory_i_1/O
                         net (fo=33, routed)          2.881    13.555    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    SLICE_X42Y138        LUT4 (Prop_lut4_I3_O)        0.105    13.660 r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_32/O
                         net (fo=1, routed)           0.568    14.227    cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_32
    RAMB36_X2Y26         RAMB36E1                                     r  cpu/inst_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/decoder_inst/ID_EXE_bus_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ID_EXE_bus_r_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160        FDCE                         0.000     0.000 r  cpu/decoder_inst/ID_EXE_bus_reg[8]/C
    SLICE_X23Y160        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/decoder_inst/ID_EXE_bus_reg[8]/Q
                         net (fo=1, routed)           0.057     0.185    cpu/ID_EXE_bus[8]
    SLICE_X22Y160        FDCE                                         r  cpu/ID_EXE_bus_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/decoder_inst/pc_reg_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/decoder_inst/ID_EXE_bus_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y161        FDCE                         0.000     0.000 r  cpu/decoder_inst/pc_reg_reg[12]/C
    SLICE_X23Y161        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/decoder_inst/pc_reg_reg[12]/Q
                         net (fo=1, routed)           0.053     0.194    cpu/decoder_inst/pc_reg[12]
    SLICE_X22Y161        FDCE                                         r  cpu/decoder_inst/ID_EXE_bus_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ifetch_inst/IF_ID_bus_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_ID_bus_r_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDRE                         0.000     0.000 r  cpu/ifetch_inst/IF_ID_bus_reg[8]/C
    SLICE_X37Y151        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/ifetch_inst/IF_ID_bus_reg[8]/Q
                         net (fo=1, routed)           0.110     0.238    cpu/IF_ID_bus[8]
    SLICE_X36Y151        FDCE                                         r  cpu/IF_ID_bus_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/decoder_inst/ID_EXE_bus_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ID_EXE_bus_r_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y164        FDCE                         0.000     0.000 r  cpu/decoder_inst/ID_EXE_bus_reg[16]/C
    SLICE_X19Y164        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/decoder_inst/ID_EXE_bus_reg[16]/Q
                         net (fo=1, routed)           0.111     0.239    cpu/ID_EXE_bus[16]
    SLICE_X18Y165        FDCE                                         r  cpu/ID_EXE_bus_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/exe_inst/EX_WB_bus_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_WB_bus_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y159        FDRE                         0.000     0.000 r  cpu/exe_inst/EX_WB_bus_reg[2]/C
    SLICE_X11Y159        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/exe_inst/EX_WB_bus_reg[2]/Q
                         net (fo=1, routed)           0.113     0.241    cpu/EX_WB_bus[2]
    SLICE_X10Y159        FDCE                                         r  cpu/EX_WB_bus_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ifetch_inst/IF_ID_bus_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_ID_bus_r_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDRE                         0.000     0.000 r  cpu/ifetch_inst/IF_ID_bus_reg[7]/C
    SLICE_X37Y151        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/ifetch_inst/IF_ID_bus_reg[7]/Q
                         net (fo=1, routed)           0.113     0.241    cpu/IF_ID_bus[7]
    SLICE_X36Y151        FDCE                                         r  cpu/IF_ID_bus_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ifetch_inst/IF_ID_bus_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/IF_ID_bus_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y151        FDRE                         0.000     0.000 r  cpu/ifetch_inst/IF_ID_bus_reg[6]/C
    SLICE_X37Y151        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/ifetch_inst/IF_ID_bus_reg[6]/Q
                         net (fo=1, routed)           0.116     0.244    cpu/IF_ID_bus[6]
    SLICE_X36Y151        FDCE                                         r  cpu/IF_ID_bus_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/exe_inst/EX_WB_bus_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_WB_bus_r_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.164ns (66.817%)  route 0.081ns (33.183%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDRE                         0.000     0.000 r  cpu/exe_inst/EX_WB_bus_reg[20]/C
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/exe_inst/EX_WB_bus_reg[20]/Q
                         net (fo=1, routed)           0.081     0.245    cpu/EX_WB_bus[20]
    SLICE_X13Y161        FDCE                                         r  cpu/EX_WB_bus_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/exe_inst/EX_WB_bus_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/EX_WB_bus_r_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.164ns (66.817%)  route 0.081ns (33.183%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE                         0.000     0.000 r  cpu/exe_inst/EX_WB_bus_reg[22]/C
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cpu/exe_inst/EX_WB_bus_reg[22]/Q
                         net (fo=1, routed)           0.081     0.245    cpu/EX_WB_bus[22]
    SLICE_X13Y162        FDCE                                         r  cpu/EX_WB_bus_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/decoder_inst/ID_EXE_bus_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ID_EXE_bus_r_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.882%)  route 0.119ns (48.118%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y164        FDCE                         0.000     0.000 r  cpu/decoder_inst/ID_EXE_bus_reg[20]/C
    SLICE_X19Y164        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/decoder_inst/ID_EXE_bus_reg[20]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/ID_EXE_bus[20]
    SLICE_X14Y164        FDCE                                         r  cpu/ID_EXE_bus_r_reg[20]/D
  -------------------------------------------------------------------    -------------------





