Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 15 10:16:11 2025
| Host         : ArwenLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FullControllerBlockDesign_wrapper_timing_summary_routed.rpt -pb FullControllerBlockDesign_wrapper_timing_summary_routed.pb -rpx FullControllerBlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FullControllerBlockDesign_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check       30          
LUTAR-1    Warning   LUT drives async reset alert    19          
TIMING-16  Warning   Large setup violation           17          
TIMING-18  Warning   Missing input or output delay   6           
TIMING-20  Warning   Non-clocked latch               17          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.587     -244.370                     17                 3327        0.041        0.000                      0                 3327        9.020        0.000                       0                  1644  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -14.587     -244.370                     17                 3293        0.041        0.000                      0                 3293        9.020        0.000                       0                  1644  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.647        0.000                      0                   34        0.501        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           17  Failing Endpoints,  Worst Slack      -14.587ns,  Total Violation     -244.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.587ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.307ns  (logic 18.289ns (53.309%)  route 16.018ns (46.691%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          1.087    37.154    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    37.278 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[3]_i_1/O
                         net (fo=1, routed)           0.000    37.278    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[3]_i_1_n_0
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.506    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[3]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.031    22.692    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[3]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                         -37.278    
  -------------------------------------------------------------------
                         slack                                -14.587    

Slack (VIOLATED) :        -14.529ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.248ns  (logic 18.289ns (53.402%)  route 15.959ns (46.598%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          1.028    37.095    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    37.219 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[2]_i_1/O
                         net (fo=1, routed)           0.000    37.219    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[2]_i_1_n_0
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.506    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[2]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.029    22.690    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[2]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -37.219    
  -------------------------------------------------------------------
                         slack                                -14.529    

Slack (VIOLATED) :        -14.484ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.250ns  (logic 18.289ns (53.399%)  route 15.961ns (46.601%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          1.030    37.097    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.124    37.221 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[13]_i_1/O
                         net (fo=1, routed)           0.000    37.221    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[13]_i_1_n_0
    SLICE_X12Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.505    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X12Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[13]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)        0.077    22.737    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[13]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -37.221    
  -------------------------------------------------------------------
                         slack                                -14.484    

Slack (VIOLATED) :        -14.465ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.272ns  (logic 18.311ns (53.429%)  route 15.961ns (46.571%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          1.030    37.097    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.146    37.243 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[14]_i_1/O
                         net (fo=1, routed)           0.000    37.243    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[14]_i_1_n_0
    SLICE_X12Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.505    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X12Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[14]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)        0.118    22.778    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[14]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                         -37.243    
  -------------------------------------------------------------------
                         slack                                -14.465    

Slack (VIOLATED) :        -14.428ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.194ns  (logic 18.289ns (53.486%)  route 15.905ns (46.514%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          0.974    37.041    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.124    37.165 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[10]_i_1/O
                         net (fo=1, routed)           0.000    37.165    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[10]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.505    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[10]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.077    22.737    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[10]
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                         -37.165    
  -------------------------------------------------------------------
                         slack                                -14.428    

Slack (VIOLATED) :        -14.411ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.179ns  (logic 18.289ns (53.510%)  route 15.890ns (46.490%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          0.959    37.026    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124    37.150 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[15]_i_1/O
                         net (fo=1, routed)           0.000    37.150    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[15]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.505    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[15]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.079    22.739    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[15]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                         -37.150    
  -------------------------------------------------------------------
                         slack                                -14.411    

Slack (VIOLATED) :        -14.401ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.208ns  (logic 18.318ns (53.549%)  route 15.890ns (46.451%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          0.959    37.026    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.153    37.179 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[16]_i_1/O
                         net (fo=1, routed)           0.000    37.179    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[16]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.505    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.118    22.778    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]
  -------------------------------------------------------------------
                         required time                         22.778    
                         arrival time                         -37.179    
  -------------------------------------------------------------------
                         slack                                -14.401    

Slack (VIOLATED) :        -14.399ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.121ns  (logic 18.289ns (53.600%)  route 15.832ns (46.399%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          0.901    36.968    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    37.092 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[1]_i_1/O
                         net (fo=1, routed)           0.000    37.092    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[1]_i_1_n_0
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.506    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[1]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.032    22.693    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[1]
  -------------------------------------------------------------------
                         required time                         22.693    
                         arrival time                         -37.092    
  -------------------------------------------------------------------
                         slack                                -14.399    

Slack (VIOLATED) :        -14.395ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.116ns  (logic 18.289ns (53.608%)  route 15.827ns (46.392%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          0.896    36.963    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    37.087 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[6]_i_1/O
                         net (fo=1, routed)           0.000    37.087    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[6]_i_1_n_0
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.506    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X13Y41         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X13Y41         FDCE (Setup_fdce_C_D)        0.031    22.692    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                         -37.087    
  -------------------------------------------------------------------
                         slack                                -14.395    

Slack (VIOLATED) :        -14.388ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.156ns  (logic 18.289ns (53.546%)  route 15.867ns (46.454%))
  Logic Levels:           44  (CARRY4=28 DSP48E1=2 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.663     2.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X11Y26         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     3.427 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_replica/Q
                         net (fo=7, routed)           0.789     4.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Integral_reg[23]_repN
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[23]_P[18])
                                                      3.841     8.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10/P[18]
                         net (fo=2, routed)           1.049     9.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_n_87
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.124     9.231 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.231    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry_i_3__1_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.781 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.781    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.895 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.895    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.009 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.009    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.248 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_inferred__0/i__carry__2/O[2]
                         net (fo=17, routed)          1.022    11.270    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/C[31]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_C[38]_P[0])
                                                      1.998    13.268 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8/P[0]
                         net (fo=16, routed)          0.731    13.999    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8_n_105
    SLICE_X13Y29         LUT1 (Prop_lut1_I0_O)        0.124    14.123 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17/O
                         net (fo=1, routed)           0.480    14.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_17_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.183 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.183    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_8_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.297 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry_i_9_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.411 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.411    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_9_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.525 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.525    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__1_i_10_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.639 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.639    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__2_i_9_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.753 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.753    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__3_i_9_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.992 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_9/O[2]
                         net (fo=10, routed)          0.934    16.926    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER8__0[27]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.302    17.228 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11/O
                         net (fo=12, routed)          1.132    18.360    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__4_i_11_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I0_O)        0.124    18.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8/O
                         net (fo=1, routed)           0.000    18.484    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_i_8_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.997 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.997    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__5_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.114 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.114    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.343 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7/CO[2]
                         net (fo=13, routed)          0.427    19.770    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__0_carry__7_n_1
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.310    20.080 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9/O
                         net (fo=2, routed)           0.902    20.982    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_9_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I1_O)        0.124    21.106 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3/O
                         net (fo=2, routed)           0.714    21.820    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_3_n_0
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.124    21.944 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7/O
                         net (fo=1, routed)           0.000    21.944    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_i_7_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.587 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7/O[3]
                         net (fo=21, routed)          0.580    23.167    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__198_carry__7_n_4
    SLICE_X11Y35         LUT3 (Prop_lut3_I2_O)        0.307    23.474 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1/O
                         net (fo=2, routed)           0.844    24.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_i_1_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.703 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.703    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__1_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.037 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2/O[1]
                         net (fo=5, routed)           0.934    25.971    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__292_carry__2_n_6
    SLICE_X17Y34         LUT6 (Prop_lut6_I3_O)        0.303    26.274 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_comp_2/O
                         net (fo=1, routed)           0.747    27.021    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_i_4_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.547 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.547    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__2_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.881 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3/O[1]
                         net (fo=3, routed)           0.709    28.590    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__345_carry__3_n_6
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.303    28.893 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3/O
                         net (fo=1, routed)           0.486    29.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_i_3_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.886 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__4_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.157 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5/CO[0]
                         net (fo=16, routed)          0.490    30.646    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER6__408_carry__5_n_3
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.373    31.019 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3/O
                         net (fo=1, routed)           0.323    31.342    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[4]_i_3_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    31.937 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.937    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[4]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.054 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.054    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[6]_i_3_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.171 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    32.171    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/i__carry__0_i_9__0_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.400 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2/CO[2]
                         net (fo=58, routed)          0.808    33.208    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[16]_i_2_n_1
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.310    33.518 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13/O
                         net (fo=1, routed)           0.000    33.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_13_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.050 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    34.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__1_i_8_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.384 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.830    35.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER3[26]
    SLICE_X13Y40         LUT4 (Prop_lut4_I0_O)        0.303    35.517 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    35.517    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2_i_7_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.067 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER1_carry__2/CO[3]
                         net (fo=17, routed)          0.936    37.003    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10_in
    SLICE_X10Y40         LUT3 (Prop_lut3_I2_O)        0.124    37.127 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[7]_i_1/O
                         net (fo=1, routed)           0.000    37.127    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER[7]_i_1_n_0
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.505    22.698    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[7]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X10Y40         FDCE (Setup_fdce_C_D)        0.079    22.739    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[7]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                         -37.127    
  -------------------------------------------------------------------
                         slack                                -14.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.583     0.924    FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y38          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116     1.181    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X0Y38          SRLC32E                                      r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.849     1.219    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y38          SRLC32E                                      r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.957    
    SLICE_X0Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.140    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.556     0.896    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y31         FDRE                                         r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.262     1.299    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/p_3_in6_in
    SLICE_X23Y28         FDRE                                         r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.816     1.186    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X23Y28         FDRE                                         r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y28         FDRE (Hold_fdre_C_D)         0.070     1.222    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.583     0.924    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y53          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.164     1.088 r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.204    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y52          SRL16E                                       r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.853     1.223    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y52          SRL16E                                       r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.941    
    SLICE_X4Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.124    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.083%)  route 0.250ns (63.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.584     0.925    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.250     1.315    FullControllerBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.893     1.263    FullControllerBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.922%)  route 0.252ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.584     0.925    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.252     1.317    FullControllerBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.893     1.263    FullControllerBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.820%)  route 0.259ns (58.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.567     0.908    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y47          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/Q
                         net (fo=5, routed)           0.259     1.307    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[0]
    SLICE_X9Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.352 r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.352    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[0]
    SLICE_X9Y50          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.834     1.204    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y50          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.585     0.926    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y44          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.120     1.173    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y44          SRLC32E                                      r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.851     1.221    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y44          SRLC32E                                      r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.088    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.504%)  route 0.227ns (60.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.564     0.905    FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=1, routed)           0.227     1.279    FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[25]
    SLICE_X18Y50         FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.831     1.201    FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y50         FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.019     1.191    FullControllerBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.583     0.924    FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y38          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  FullControllerBlockDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.106     1.157    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X4Y38          SRLC32E                                      r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.851     1.221    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y38          SRLC32E                                      r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.069    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.584     0.925    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.271    FullControllerBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.893     1.263    FullControllerBlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y22    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y22    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AA_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y22    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y22    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BB_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X7Y30    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X7Y30    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X5Y32    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X5Y32    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X5Y32    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y38    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y38    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y38    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y38    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y41    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    FullControllerBlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.647ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 2.020ns (37.230%)  route 3.406ns (62.770%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.449 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.813     7.262    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[11]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.337     7.599 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.803     8.403    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC_i_2_n_0
    SLICE_X1Y31          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.537    22.729    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X1Y31          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_C/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X1Y31          FDCE (Recov_fdce_C_CLR)     -0.608    22.050    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_C
  -------------------------------------------------------------------
                         required time                         22.050    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                 13.647    

Slack (MET) :             13.758ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.142ns (40.310%)  route 3.172ns (59.690%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.251    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.848     7.422    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[13]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.334     7.756 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.535     8.291    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2_n_0
    SLICE_X3Y31          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.541    22.734    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X3Y31          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C/C
                         clock pessimism              0.230    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.613    22.049    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C
  -------------------------------------------------------------------
                         required time                         22.049    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                 13.758    

Slack (MET) :             13.761ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.880ns (34.092%)  route 3.634ns (65.908%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.340 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[1]
                         net (fo=1, routed)           1.156     7.497    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[5]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.306     7.803 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.689     8.491    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_i_2_n_0
    SLICE_X3Y27          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.537    22.729    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X3Y27          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_C/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X3Y27          FDCE (Recov_fdce_C_CLR)     -0.405    22.253    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_C
  -------------------------------------------------------------------
                         required time                         22.253    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                 13.761    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.023ns (38.198%)  route 3.273ns (61.802%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.457 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.975     7.433    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[9]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.332     7.765 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.508     8.273    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_2_n_0
    SLICE_X1Y30          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.536    22.729    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X1Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_C/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X1Y30          FDCE (Recov_fdce_C_CLR)     -0.613    22.044    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_C
  -------------------------------------------------------------------
                         required time                         22.044    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             14.040ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.765ns (33.188%)  route 3.553ns (66.812%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.236 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     7.101    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     7.396 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.899     8.295    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X6Y32          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.498    22.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X6Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_C/C
                         clock pessimism              0.265    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X6Y32          FDCE (Recov_fdce_C_CLR)     -0.319    22.335    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_C
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                          -8.295    
  -------------------------------------------------------------------
                         slack                                 14.040    

Slack (MET) :             14.054ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 1.908ns (36.518%)  route 3.317ns (63.482%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.373 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.828     7.201    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[10]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.301     7.502 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.700     8.202    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2_n_0
    SLICE_X3Y30          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.540    22.733    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X3Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_C/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    22.256    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_C
  -------------------------------------------------------------------
                         required time                         22.256    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 14.054    

Slack (MET) :             14.079ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.999ns (37.852%)  route 3.282ns (62.149%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.251    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.470 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.661     7.132    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[12]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.295     7.427 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.832     8.258    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC_i_2_n_0
    SLICE_X6Y34          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.500    22.693    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X6Y34          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_C/C
                         clock pessimism              0.265    22.958    
                         clock uncertainty           -0.302    22.656    
    SLICE_X6Y34          FDCE (Recov_fdce_C_CLR)     -0.319    22.337    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_C
  -------------------------------------------------------------------
                         required time                         22.337    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 14.079    

Slack (MET) :             14.194ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.668ns (32.829%)  route 3.413ns (67.171%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.127 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.974     7.101    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[3]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.307     7.408 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.650     8.058    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_2_n_0
    SLICE_X2Y23          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.536    22.729    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X2Y23          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_C/C
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    SLICE_X2Y23          FDCE (Recov_fdce_C_CLR)     -0.405    22.252    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_C
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                          -8.058    
  -------------------------------------------------------------------
                         slack                                 14.194    

Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.025ns (39.523%)  route 3.099ns (60.477%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.251    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.490 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.667     7.157    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[14]
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.301     7.458 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.642     8.101    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2_n_0
    SLICE_X4Y33          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.544    22.736    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X4Y33          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C/C
                         clock pessimism              0.230    22.967    
                         clock uncertainty           -0.302    22.665    
    SLICE_X4Y33          FDCE (Recov_fdce_C_CLR)     -0.319    22.346    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C
  -------------------------------------------------------------------
                         required time                         22.346    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                 14.245    

Slack (MET) :             14.270ns  (required time - arrival time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 1.898ns (39.593%)  route 2.896ns (60.407%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.332 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.739     7.071    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[7]
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.332     7.403 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.368     7.771    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_2_n_0
    SLICE_X1Y27          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.533    22.726    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X1Y27          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_C/C
                         clock pessimism              0.230    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X1Y27          FDCE (Recov_fdce_C_CLR)     -0.613    22.041    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_C
  -------------------------------------------------------------------
                         required time                         22.041    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 14.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.400%)  route 0.233ns (55.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.575     0.916    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y22          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/Q
                         net (fo=7, routed)           0.117     1.173    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.045     1.218 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.116     1.334    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_1_n_0
    SLICE_X3Y22          FDPE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.840     1.210    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X3Y22          FDPE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_P/C
                         clock pessimism             -0.281     0.929    
    SLICE_X3Y22          FDPE (Remov_fdpe_C_PRE)     -0.095     0.834    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.189ns (34.806%)  route 0.354ns (65.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.575     0.916    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y22          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/Q
                         net (fo=7, routed)           0.113     1.169    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.048     1.217 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.241     1.459    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X4Y22          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.840     1.210    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X4Y22          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_C/C
                         clock pessimism             -0.281     0.929    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.133     0.796    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.189ns (29.481%)  route 0.452ns (70.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.575     0.916    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y22          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/Q
                         net (fo=13, routed)          0.257     1.313    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/p_0_in[1]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.048     1.361 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.196     1.557    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_1_n_0
    SLICE_X4Y23          FDPE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.838     1.208    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X4Y23          FDPE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_P/C
                         clock pessimism             -0.281     0.927    
    SLICE_X4Y23          FDPE (Remov_fdpe_C_PRE)     -0.144     0.783    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.419%)  route 0.644ns (77.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.575     0.916    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y22          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/Q
                         net (fo=13, routed)          0.257     1.313    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/p_0_in[1]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.358 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.387     1.745    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_2_n_0
    SLICE_X6Y23          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.819     1.189    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X6Y23          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_C/C
                         clock pessimism             -0.262     0.927    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.067     0.860    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.401ns (38.417%)  route 0.643ns (61.583%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.561     0.901    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y33          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=6, routed)           0.169     1.198    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[8]
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.098     1.296 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Error_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.296    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER9_1[0]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.366 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__1/O[0]
                         net (fo=6, routed)           0.267     1.634    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__1_n_7
    SLICE_X3Y32          LUT2 (Prop_lut2_I1_O)        0.105     1.739 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.207     1.945    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC_i_1_n_0
    SLICE_X3Y32          FDPE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.845     1.215    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X3Y32          FDPE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_P/C
                         clock pessimism             -0.262     0.953    
    SLICE_X3Y32          FDPE (Remov_fdpe_C_PRE)     -0.095     0.858    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.359ns (32.796%)  route 0.736ns (67.204%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.559     0.900    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=4, routed)           0.270     1.311    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[14]
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.356 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.356    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_6_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.421 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.227     1.648    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[14]
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.108     1.756 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.238     1.994    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2_n_0
    SLICE_X4Y33          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.846     1.216    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X4Y33          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C/C
                         clock pessimism             -0.262     0.954    
    SLICE_X4Y33          FDCE (Remov_fdce_C_CLR)     -0.067     0.887    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.402ns (37.745%)  route 0.663ns (62.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.560     0.901    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.128     1.029 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=6, routed)           0.158     1.186    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[4]
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.099     1.285 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Error_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.285    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER9_0[0]
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.355 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__0/O[0]
                         net (fo=6, routed)           0.193     1.549    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__0_n_7
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.105     1.654 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.312     1.966    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_1_n_0
    SLICE_X5Y28          FDPE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.841     1.211    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X5Y28          FDPE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_P/C
                         clock pessimism             -0.262     0.949    
    SLICE_X5Y28          FDPE (Remov_fdpe_C_PRE)     -0.095     0.854    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.360ns (33.798%)  route 0.705ns (66.202%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.560     0.901    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=6, routed)           0.159     1.201    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[9]
    SLICE_X6Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.246 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Error_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.246    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER9_1[1]
    SLICE_X6Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.312 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__1/O[1]
                         net (fo=6, routed)           0.415     1.727    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__1_n_6
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.108     1.835 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.966    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_1_n_0
    SLICE_X1Y28          FDPE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.839     1.209    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X1Y28          FDPE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_P/C
                         clock pessimism             -0.262     0.947    
    SLICE_X1Y28          FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.358ns (33.794%)  route 0.701ns (66.206%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/Q
                         net (fo=12, routed)          0.242     1.302    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[13]
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.347 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_7/O
                         net (fo=1, routed)           0.000     1.347    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_7_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.413 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.283     1.696    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[13]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.106     1.802 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.177     1.979    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2_n_0
    SLICE_X3Y31          FDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.844     1.214    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X3Y31          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C/C
                         clock pessimism             -0.281     0.933    
    SLICE_X3Y31          FDCE (Remov_fdce_C_CLR)     -0.159     0.774    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_C
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.361ns (31.248%)  route 0.794ns (68.752%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.560     0.901    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.146     1.188    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[7]
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.045     1.233 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Error_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.233    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER9_0[3]
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.297 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__0/O[3]
                         net (fo=6, routed)           0.464     1.761    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Error_carry__0_n_4
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.111     1.872 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.056    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_1_n_0
    SLICE_X1Y24          FDPE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.835     1.205    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X1Y24          FDPE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_P/C
                         clock pessimism             -0.262     0.943    
    SLICE_X1Y24          FDPE (Remov_fdpe_C_PRE)     -0.095     0.848    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  1.208    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.292ns  (logic 0.124ns (5.411%)  route 2.168ns (94.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.724     1.724    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.848 r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     2.292    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y31         FDRE                                         r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.490     2.682    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y31         FDRE                                         r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.045ns (4.709%)  route 0.911ns (95.291%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.765     0.765    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.810 r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.146     0.956    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y31         FDRE                                         r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.822     1.192    FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y31         FDRE                                         r  FullControllerBlockDesign_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.888ns  (logic 0.419ns (22.196%)  route 1.469ns (77.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[9]/Q
                         net (fo=11, routed)          1.469     4.865    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X1Y33          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.540     2.733    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y33          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.864ns  (logic 0.456ns (24.468%)  route 1.408ns (75.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.456     3.433 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/Q
                         net (fo=11, routed)          1.408     4.841    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X0Y36          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.542     2.734    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y36          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.971%)  route 1.300ns (74.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.719     3.027    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[4]/Q
                         net (fo=11, routed)          1.300     4.783    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X0Y35          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.542     2.734    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y35          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.783ns  (logic 0.419ns (23.496%)  route 1.364ns (76.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[3]/Q
                         net (fo=11, routed)          1.364     4.760    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X0Y24          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.530     2.722    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y24          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.456ns (26.435%)  route 1.269ns (73.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.719     3.027    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[6]/Q
                         net (fo=13, routed)          1.269     4.752    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X0Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.532     2.724    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.558ns  (logic 0.419ns (26.889%)  route 1.139ns (73.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.719     3.027    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.419     3.446 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[5]/Q
                         net (fo=12, routed)          1.139     4.585    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y33          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.540     2.733    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y33          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.600ns  (logic 0.456ns (28.504%)  route 1.144ns (71.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.456     3.433 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[0]/Q
                         net (fo=9, routed)           1.144     4.577    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X1Y25          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.530     2.722    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y25          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.292%)  route 0.800ns (63.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.719     3.027    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.456     3.483 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/Q
                         net (fo=13, routed)          0.800     4.283    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X0Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.541     2.734    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.274%)  route 0.676ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.719     3.027    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.419     3.446 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/Q
                         net (fo=13, routed)          0.676     4.122    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X1Y35          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.542     2.734    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y35          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.419ns (38.771%)  route 0.662ns (61.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           0.662     4.058    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X1Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.532     2.724    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.455%)  route 0.167ns (56.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[7]/Q
                         net (fo=13, routed)          0.167     1.214    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X0Y32          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.843     1.213    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y32          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.982%)  route 0.203ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.558     0.899    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[2]/Q
                         net (fo=10, routed)          0.203     1.243    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X7Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.819     1.189    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X7Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.138%)  route 0.236ns (64.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[14]/Q
                         net (fo=7, routed)           0.236     1.284    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X4Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.847     1.217    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.067%)  route 0.229ns (61.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/Q
                         net (fo=12, routed)          0.229     1.290    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X4Y37          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.849     1.219    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y37          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.679%)  route 0.304ns (68.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.558     0.899    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[8]/Q
                         net (fo=11, routed)          0.304     1.344    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X1Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.845     1.215    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.994%)  route 0.299ns (70.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[12]/Q
                         net (fo=13, routed)          0.299     1.346    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X1Y35          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.846     1.216    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y35          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.463%)  route 0.356ns (73.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.558     0.899    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.128     1.026 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           0.356     1.382    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X1Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.836     1.206    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.227%)  route 0.325ns (69.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/Q
                         net (fo=13, routed)          0.325     1.386    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X0Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.845     1.215    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y34          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.430%)  route 0.469ns (78.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[5]/Q
                         net (fo=12, routed)          0.469     1.517    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y33          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.844     1.214    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y33          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.428%)  route 0.517ns (78.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[6]/Q
                         net (fo=13, routed)          0.517     1.578    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X0Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.836     1.206    FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y26          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            PWM_ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.548ns  (logic 5.123ns (40.824%)  route 7.425ns (59.176%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  RST_IBUF_inst/O
                         net (fo=117, routed)         3.392     4.881    FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/RST
    SLICE_X13Y50         LUT2 (Prop_lut2_I1_O)        0.124     5.005 r  FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_ERROR_INST_0/O
                         net (fo=1, routed)           4.033     9.038    PWM_ERROR_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510    12.548 r  PWM_ERROR_OBUF_inst/O
                         net (fo=0)                   0.000    12.548    PWM_ERROR
    D18                                                               r  PWM_ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            PWM_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.572ns  (logic 5.377ns (46.466%)  route 6.195ns (53.534%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  RST_IBUF_inst/O
                         net (fo=117, routed)         3.421     4.910    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/RST
    SLICE_X18Y45         LUT2 (Prop_lut2_I1_O)        0.149     5.059 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT_INST_0/O
                         net (fo=1, routed)           2.774     7.833    PWM_OUT_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.739    11.572 r  PWM_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.572    PWM_OUT
    M14                                                               r  PWM_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.950ns  (logic 2.713ns (24.774%)  route 8.238ns (75.226%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.548 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[1]
                         net (fo=1, routed)           1.156     9.704    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[5]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.306    10.010 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.940    10.950    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_i_2_n_0
    SLICE_X3Y28          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            PWM_DIRECTION
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.659ns  (logic 5.348ns (50.173%)  route 5.311ns (49.827%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.659     4.147    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/RST
    SLICE_X22Y41         LUT2 (Prop_lut2_I1_O)        0.118     4.265 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_DIRECTION_INST_0/O
                         net (fo=1, routed)           2.652     6.918    PWM_DIRECTION_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.741    10.659 r  PWM_DIRECTION_OBUF_inst/O
                         net (fo=0)                   0.000    10.659    PWM_DIRECTION
    M15                                                               r  PWM_DIRECTION (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.658ns  (logic 2.856ns (26.795%)  route 7.802ns (73.205%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.342    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.665 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.975     9.641    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[9]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.332     9.973 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.686    10.658    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_2_n_0
    SLICE_X1Y29          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.644ns  (logic 2.853ns (26.802%)  route 7.791ns (73.198%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.342    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.657 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.813     9.470    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[11]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.337     9.807 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.837    10.644    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC_i_2_n_0
    SLICE_X4Y30          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.503ns  (logic 2.975ns (28.324%)  route 7.528ns (71.676%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.342    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.459    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.782 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.848     9.630    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[13]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.334     9.964 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.539    10.503    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2_n_0
    SLICE_X2Y31          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.414ns  (logic 2.741ns (26.319%)  route 7.673ns (73.681%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.342    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.581 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.828     9.409    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[10]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.301     9.710 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.704    10.414    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2_n_0
    SLICE_X2Y30          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.371ns  (logic 2.858ns (27.557%)  route 7.513ns (72.443%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.342 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.342    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.459    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.698 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.667     9.365    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[14]
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.301     9.666 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.705    10.371    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2_n_0
    SLICE_X2Y33          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.363ns  (logic 2.458ns (23.719%)  route 7.905ns (76.281%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.662     8.292 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.974     9.266    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[3]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.307     9.573 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.790    10.363    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_2_n_0
    SLICE_X0Y23          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 0.302ns (11.360%)  route 2.353ns (88.640%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.237     2.494    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y23          LUT2 (Prop_lut2_I0_O)        0.045     2.539 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.116     2.655    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_2_n_0
    SLICE_X3Y23          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 0.301ns (10.498%)  route 2.563ns (89.502%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.375     2.632    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.044     2.676 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.864    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X4Y21          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.175ns  (logic 0.477ns (15.011%)  route 2.699ns (84.989%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.319     2.576    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y30          LUT3 (Prop_lut3_I1_O)        0.045     2.621 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_11/O
                         net (fo=1, routed)           0.000     2.621    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_11_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.202     2.892    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[8]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.105     2.997 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.178     3.175    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC_i_2_n_0
    SLICE_X2Y32          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 0.478ns (14.893%)  route 2.729ns (85.107%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.222     2.479    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.524 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_11/O
                         net (fo=1, routed)           0.000     2.524    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_11_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.594 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.248     2.841    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[0]
    SLICE_X4Y27          LUT1 (Prop_lut1_I0_O)        0.106     2.947 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.260     3.207    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[0]_LDC_i_2_n_0
    SLICE_X2Y28          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 0.654ns (20.197%)  route 2.583ns (79.803%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RST_IBUF_inst/O
                         net (fo=117, routed)         2.226     2.483    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/RST
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.048     2.531 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_6/O
                         net (fo=1, routed)           0.000     2.531    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/DI[1]
    SLICE_X4Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     2.642 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.642    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.682 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.682    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.722 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.722    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.775 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.223     2.998    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[12]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.105     3.103 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.133     3.236    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC_i_2_n_0
    SLICE_X4Y31          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.241ns  (logic 0.476ns (14.674%)  route 2.766ns (85.326%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.226     2.483    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.528 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     2.528    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.594 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.327     2.920    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.108     3.028 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.213     3.241    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC_i_2_n_0
    SLICE_X2Y25          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.243ns  (logic 0.476ns (14.666%)  route 2.768ns (85.334%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.312     2.569    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.045     2.614 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_8/O
                         net (fo=1, routed)           0.000     2.614    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_8_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.678 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.260     2.938    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[7]
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.110     3.048 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.196     3.243    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_2_n_0
    SLICE_X0Y25          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.297ns  (logic 0.475ns (14.397%)  route 2.822ns (85.603%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  RST_IBUF_inst/O
                         net (fo=117, routed)         2.321     2.578    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.045     2.623 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_9/O
                         net (fo=1, routed)           0.000     2.623    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_9_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.688 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.370     3.058    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[6]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.108     3.166 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.131     3.297    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC_i_2_n_0
    SLICE_X3Y25          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.318ns  (logic 0.524ns (15.781%)  route 2.794ns (84.219%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RST_IBUF_inst/O
                         net (fo=117, routed)         2.226     2.483    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/RST
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.048     2.531 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_6/O
                         net (fo=1, routed)           0.000     2.531    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/DI[1]
    SLICE_X4Y28          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     2.642 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.386     3.028    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[2]
    SLICE_X5Y24          LUT1 (Prop_lut1_I0_O)        0.108     3.136 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.182     3.318    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[2]_LDC_i_2_n_0
    SLICE_X4Y24          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.380ns  (logic 0.670ns (19.810%)  route 2.711ns (80.190%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  RST_IBUF_inst/O
                         net (fo=117, routed)         2.226     2.483    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/RST
    SLICE_X4Y28          LUT2 (Prop_lut2_I0_O)        0.048     2.531 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_6/O
                         net (fo=1, routed)           0.000     2.531    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/DI[1]
    SLICE_X4Y28          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     2.642 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.642    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.682 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.682    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.722 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.722    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.788 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.227     3.015    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[14]
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.108     3.123 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.258     3.380    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2_n_0
    SLICE_X2Y33          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_ERROR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.142ns  (logic 6.890ns (45.501%)  route 8.252ns (54.499%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.679     2.987    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X12Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[0]/Q
                         net (fo=4, routed)           0.874     4.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg_n_0_[0]
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.150     4.529 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_18/O
                         net (fo=1, routed)           0.486     5.015    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_18_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     5.819 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.819    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_12_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.933 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.933    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_10_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.047 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.047    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_11_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.161 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.161    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_9_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.383 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__1_i_4/O[0]
                         net (fo=3, routed)           1.565     7.948    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT3[17]
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.299     8.247 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_ERROR1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.247    FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_ERROR1_carry__1_1[3]
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.648 r  FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_ERROR1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.648    FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_ERROR1_carry__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.919 r  FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_ERROR1_carry__1/CO[0]
                         net (fo=1, routed)           1.294    10.213    FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_ERROR1
    SLICE_X13Y50         LUT2 (Prop_lut2_I0_O)        0.373    10.586 r  FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_ERROR_INST_0/O
                         net (fo=1, routed)           4.033    14.619    PWM_ERROR_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510    18.129 r  PWM_ERROR_OBUF_inst/O
                         net (fo=0)                   0.000    18.129    PWM_ERROR
    D18                                                               r  PWM_ERROR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.542ns  (logic 7.203ns (49.532%)  route 7.339ns (50.468%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.679     2.987    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X12Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[0]/Q
                         net (fo=4, routed)           0.874     4.379    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg_n_0_[0]
    SLICE_X16Y40         LUT1 (Prop_lut1_I0_O)        0.150     4.529 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_18/O
                         net (fo=1, routed)           0.486     5.015    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_18_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     5.819 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.819    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_12_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.933 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.933    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry_i_10_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.155 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_11/O[0]
                         net (fo=3, routed)           0.731     6.886    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT3[9]
    SLICE_X15Y43         LUT3 (Prop_lut3_I0_O)        0.293     7.179 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_13/O
                         net (fo=2, routed)           1.272     8.451    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_13_n_0
    SLICE_X20Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT1_carry__0_i_4/O
                         net (fo=1, routed)           0.556     9.333    FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_OUT1_carry__1_0[0]
    SLICE_X18Y42         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.859 r  FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_OUT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.859    FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_OUT1_carry__0_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.016 r  FullControllerBlockDesign_i/TopLevel_0/U0/PWMT/PWM_OUT1_carry__1/CO[1]
                         net (fo=1, routed)           0.647    10.663    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CO[0]
    SLICE_X18Y45         LUT2 (Prop_lut2_I0_O)        0.354    11.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_OUT_INST_0/O
                         net (fo=1, routed)           2.774    13.790    PWM_OUT_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.739    17.529 r  PWM_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    17.529    PWM_OUT
    M14                                                               r  PWM_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWM_DIRECTION
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.666ns  (logic 4.411ns (45.637%)  route 5.255ns (54.363%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.679     2.987    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X10Y40         FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518     3.505 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg[15]/Q
                         net (fo=44, routed)          2.602     6.107    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER_reg_n_0_[15]
    SLICE_X22Y41         LUT2 (Prop_lut2_I0_O)        0.152     6.259 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PWM_DIRECTION_INST_0/O
                         net (fo=1, routed)           2.652     8.912    PWM_DIRECTION_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.741    12.653 r  PWM_DIRECTION_OBUF_inst/O
                         net (fo=0)                   0.000    12.653    PWM_DIRECTION
    M15                                                               r  PWM_DIRECTION (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 1.880ns (32.608%)  route 3.886ns (67.392%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.340 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[1]
                         net (fo=1, routed)           1.156     7.497    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[5]
    SLICE_X5Y26          LUT1 (Prop_lut1_I0_O)        0.306     7.803 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.940     8.743    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_i_2_n_0
    SLICE_X3Y28          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.473ns  (logic 2.023ns (36.962%)  route 3.450ns (63.038%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.457 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.975     7.433    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[9]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.332     7.765 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.686     8.450    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_i_2_n_0
    SLICE_X1Y29          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.459ns  (logic 2.020ns (37.000%)  route 3.439ns (63.000%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.449 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.813     7.262    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[11]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.337     7.599 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.837     8.436    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC_i_2_n_0
    SLICE_X4Y30          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.318ns  (logic 2.142ns (40.277%)  route 3.176ns (59.723%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.251    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.574 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.848     7.422    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[13]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.334     7.756 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.539     8.295    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2_n_0
    SLICE_X2Y31          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.229ns  (logic 1.908ns (36.488%)  route 3.321ns (63.512%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.373 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.828     7.201    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[10]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.301     7.502 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.704     8.206    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2_n_0
    SLICE_X2Y30          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.221ns  (logic 1.668ns (31.949%)  route 3.553ns (68.050%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.127 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.974     7.101    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[3]
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.307     7.408 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.790     8.198    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC_i_2_n_0
    SLICE_X0Y23          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.186ns  (logic 2.025ns (39.048%)  route 3.161ns (60.952%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.669     2.977    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.419     3.396 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[1]/Q
                         net (fo=9, routed)           1.789     5.185    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.299     5.484 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     5.484    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.017 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.017    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.134    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.251    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.490 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.667     7.157    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[14]
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.301     7.458 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.705     8.163    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2_n_0
    SLICE_X2Y33          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.189ns (38.603%)  route 0.301ns (61.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.575     0.916    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y22          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA_reg/Q
                         net (fo=7, routed)           0.113     1.169    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/AAA
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.048     1.217 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.188     1.405    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC_i_2_n_0
    SLICE_X4Y21          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.186ns (33.277%)  route 0.373ns (66.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.575     0.916    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y22          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.057 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/BBB_reg/Q
                         net (fo=13, routed)          0.257     1.313    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/p_0_in[1]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.358 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.116     1.474    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC_i_2_n_0
    SLICE_X3Y23          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Prevstate_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 0.358ns (33.655%)  route 0.706ns (66.345%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[13]/Q
                         net (fo=12, routed)          0.242     1.302    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[13]
    SLICE_X4Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.347 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_7/O
                         net (fo=1, routed)           0.000     1.347    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_7_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.413 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.283     1.696    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[13]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.106     1.802 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.181     1.983    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_i_2_n_0
    SLICE_X2Y31          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.114ns  (logic 0.359ns (32.226%)  route 0.755ns (67.774%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.559     0.900    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=4, routed)           0.270     1.311    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[14]
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.356 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_6/O
                         net (fo=1, routed)           0.000     1.356    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_6_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.421 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.227     1.648    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[14]
    SLICE_X4Y33          LUT1 (Prop_lut1_I0_O)        0.108     1.756 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.258     2.013    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC_i_2_n_0
    SLICE_X2Y33          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.361ns (32.224%)  route 0.759ns (67.776%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.558     0.899    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[8]/Q
                         net (fo=11, routed)          0.380     1.419    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[8]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.464 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_11/O
                         net (fo=1, routed)           0.000     1.464    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_11_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.534 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.202     1.736    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[8]
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.105     1.841 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.178     2.019    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC_i_2_n_0
    SLICE_X2Y32          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 0.453ns (39.426%)  route 0.696ns (60.574%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.579     0.920    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X5Y32          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[11]/Q
                         net (fo=13, routed)          0.339     1.400    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[11]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.445 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_8/O
                         net (fo=1, routed)           0.000     1.445    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_8_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.554 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.554    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.607 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[14]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.223     1.830    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[12]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.105     1.935 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.133     2.068    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC_i_2_n_0
    SLICE_X4Y31          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.229ns  (logic 0.360ns (29.298%)  route 0.869ns (70.702%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.560     0.901    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=6, routed)           0.413     1.455    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[7]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.045     1.500 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_8/O
                         net (fo=1, routed)           0.000     1.500    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_8_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.564 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[3]
                         net (fo=1, routed)           0.260     1.824    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[7]
    SLICE_X1Y28          LUT1 (Prop_lut1_I0_O)        0.110     1.934 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.196     2.129    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC_i_2_n_0
    SLICE_X0Y25          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.254ns  (logic 0.359ns (28.634%)  route 0.895ns (71.366%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.560     0.901    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y32          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=6, routed)           0.394     1.435    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[6]
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.045     1.480 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_9/O
                         net (fo=1, routed)           0.000     1.480    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_9_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.545 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.370     1.915    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[6]
    SLICE_X3Y25          LUT1 (Prop_lut1_I0_O)        0.108     2.023 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.154    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC_i_2_n_0
    SLICE_X3Y25          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.359ns (28.063%)  route 0.920ns (71.937%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.558     0.899    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/CLK
    SLICE_X7Y30          FDCE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.039 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Poss_reg[10]/Q
                         net (fo=11, routed)          0.384     1.424    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Q[10]
    SLICE_X4Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.469 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_9/O
                         net (fo=1, routed)           0.000     1.469    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_9_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.534 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[11]_LDC_i_3/O[2]
                         net (fo=1, routed)           0.289     1.823    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[10]
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.108     1.931 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.247     2.178    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC_i_2_n_0
    SLICE_X2Y30          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 0.360ns (26.978%)  route 0.974ns (73.022%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.559     0.900    FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y31          FDRE                                         r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.041 r  FullControllerBlockDesign_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=6, routed)           0.435     1.475    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/Set_point[1]
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.520 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10/O
                         net (fo=1, routed)           0.000     1.520    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_10_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.586 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/O[1]
                         net (fo=1, routed)           0.327     1.913    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.108     2.021 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.213     2.234    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC_i_2_n_0
    SLICE_X2Y25          LDCE                                         f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           199 Endpoints
Min Delay           199 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.666ns  (logic 4.718ns (30.114%)  route 10.949ns (69.886%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.341 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.341    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.678 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[1]
                         net (fo=2, routed)           0.988    15.666    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_6
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.603ns  (logic 4.637ns (29.718%)  route 10.966ns (70.282%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.341 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.341    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.597 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[2]
                         net (fo=5, routed)           1.006    15.603    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_5
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.575ns  (logic 4.520ns (29.021%)  route 11.055ns (70.979%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.480 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[2]
                         net (fo=2, routed)           1.094    15.575    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_5
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.563ns  (logic 4.637ns (29.795%)  route 10.926ns (70.205%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.341 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.341    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.597 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[2]
                         net (fo=5, routed)           0.965    15.563    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_5
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.563ns  (logic 4.637ns (29.795%)  route 10.926ns (70.205%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.341 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.341    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.597 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[2]
                         net (fo=5, routed)           0.965    15.563    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_5
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.533ns  (logic 4.613ns (29.697%)  route 10.920ns (70.303%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.341 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.341    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.573 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[0]
                         net (fo=2, routed)           0.960    15.533    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_7
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.520ns  (logic 4.601ns (29.645%)  route 10.919ns (70.355%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.561 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[1]
                         net (fo=2, routed)           0.958    15.520    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_6
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.518ns  (logic 4.595ns (29.609%)  route 10.923ns (70.391%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.555 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[3]
                         net (fo=2, routed)           0.963    15.518    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_4
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.422ns  (logic 4.496ns (29.152%)  route 10.926ns (70.848%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.456 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[0]
                         net (fo=2, routed)           0.966    15.422    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_7
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.413ns  (logic 4.637ns (30.083%)  route 10.777ns (69.917%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LDCE=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  RST_IBUF_inst/O
                         net (fo=117, routed)         6.141     7.630    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/RST
    SLICE_X4Y28          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.225 r  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.225    FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[3]_LDC_i_3_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.444 f  FullControllerBlockDesign_i/TopLevel_0/U0/EncoderT/PError_reg[7]_LDC_i_3/O[0]
                         net (fo=1, routed)           0.865     9.309    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[14]_C_0[4]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.295     9.604 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.570    10.173    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_i_2_n_0
    SLICE_X5Y29          LDCE (SetClr_ldce_CLR_Q)     0.885    11.058 f  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC/Q
                         net (fo=2, routed)           1.122    12.181    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[4]_LDC_n_0
    SLICE_X1Y29          LUT5 (Prop_lut5_I2_O)        0.124    12.305 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3/O
                         net (fo=2, routed)           1.263    13.567    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_3_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.124    13.691 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    13.691    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.224 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.224    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.341 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.341    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.597 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[2]
                         net (fo=5, routed)           0.816    15.413    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_5
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        1.585     2.777    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    DSP48_X0Y11          DSP48E1                                      r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10__0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111098]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.269ns (62.403%)  route 0.162ns (37.597%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/G
    SLICE_X2Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/Q
                         net (fo=2, routed)           0.162     0.320    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.365    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_i_4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.431 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[1]
                         net (fo=2, routed)           0.000     0.431    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_6
    SLICE_X0Y31          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111098]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.842     1.212    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y31          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111098]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.269ns (61.008%)  route 0.172ns (38.992%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/G
    SLICE_X1Y29          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/Q
                         net (fo=2, routed)           0.172     0.330    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.375 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.375    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_7_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.441 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[1]
                         net (fo=2, routed)           0.000     0.441    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_6
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.841     1.211    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111102]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111100]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.287ns (60.674%)  route 0.186ns (39.326%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC/G
    SLICE_X4Y30          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC/Q
                         net (fo=2, routed)           0.186     0.364    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[11]_LDC_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.409 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     0.409    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_5_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.473 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[3]
                         net (fo=2, routed)           0.000     0.473    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_4
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.841     1.211    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111100]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.269ns (55.275%)  route 0.218ns (44.725%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/G
    SLICE_X3Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/Q
                         net (fo=2, routed)           0.218     0.376    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.421 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.421    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.487 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/O[1]
                         net (fo=2, routed)           0.000     0.487    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_6
    SLICE_X0Y29          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.840     1.210    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y29          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111106]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111103]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.273ns (55.961%)  route 0.215ns (44.039%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC/G
    SLICE_X2Y32          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC/Q
                         net (fo=2, routed)           0.215     0.373    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[8]_LDC_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.418 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     0.418    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_8_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.488 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[0]
                         net (fo=2, routed)           0.000     0.488    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_7
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.841     1.211    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111103]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111099]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.293ns (57.233%)  route 0.219ns (42.767%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC/G
    SLICE_X4Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC/Q
                         net (fo=2, routed)           0.219     0.397    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[12]_LDC_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.442 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     0.442    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_i_5_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.512 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[0]
                         net (fo=2, routed)           0.000     0.512    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_7
    SLICE_X0Y31          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111099]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.842     1.212    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y31          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111099]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111097]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.354ns (68.596%)  route 0.162ns (31.404%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/G
    SLICE_X2Y31          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC/Q
                         net (fo=2, routed)           0.162     0.320    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[13]_LDC_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.365    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_i_4_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.516 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2/O[2]
                         net (fo=5, routed)           0.000     0.516    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__2_n_5
    SLICE_X0Y31          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111097]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.842     1.212    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y31          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111097]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.354ns (67.310%)  route 0.172ns (32.690%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/G
    SLICE_X1Y29          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC/Q
                         net (fo=2, routed)           0.172     0.330    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[9]_LDC_n_0
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045     0.375 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.375    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_i_7_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     0.526 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1/O[2]
                         net (fo=2, routed)           0.000     0.526    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__1_n_5
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.841     1.211    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y30          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111101]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.268ns (48.010%)  route 0.290ns (51.990%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC/G
    SLICE_X3Y25          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC/Q
                         net (fo=2, routed)           0.290     0.448    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[6]_LDC_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.493 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.493    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_6_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.558 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/O[2]
                         net (fo=2, routed)           0.000     0.558    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_5
    SLICE_X0Y29          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.840     1.210    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y29          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111105]/C

Slack:                    inf
  Source:                 FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111104]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.375ns (63.275%)  route 0.218ns (36.725%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          LDCE                         0.000     0.000 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/G
    SLICE_X3Y28          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC/Q
                         net (fo=2, routed)           0.218     0.376    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/PError_reg[5]_LDC_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.421 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.421    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_i_7_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.593 r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0/O[3]
                         net (fo=2, routed)           0.000     0.593    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/Derivative0__0_carry__0_n_4
    SLICE_X0Y29          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullControllerBlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullControllerBlockDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullControllerBlockDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1645, routed)        0.840     1.210    FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/CLK
    SLICE_X0Y29          FDRE                                         r  FullControllerBlockDesign_i/TopLevel_0/U0/PIDT/POWER10[-1111111104]/C





