	component SistemaEmbarcadoRansac is
		port (
			clk_clk                 : in  std_logic                     := 'X';             -- clk
			parallel_data_in_export : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			reset_reset_n           : in  std_logic                     := 'X';             -- reset_n
			sender_conduit_readdata : out std_logic_vector(31 downto 0)                     -- readdata
		);
	end component SistemaEmbarcadoRansac;

