{"version":"1.1.0","info":[["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/alu.sv",[[[[[["alu",[[7,0],[12,2]],[[7,7],[7,10]],[],["module"]],[18,9]],[[["alu_sr1",[[8,4],[8,30]],[[8,23],[8,30]],["alu"],["port","logic"]],["alu_src2",[[8,32],[8,40]],[[8,32],[8,40]],["alu"],["port","alu_sr1"]],["ADD",[[9,4],[9,19]],[[9,16],[9,19]],["alu"],["port","logic"]],["NAND",[[9,21],[9,25]],[[9,21],[9,25]],["alu"],["port","ADD"]],["PASS1",[[9,27],[9,32]],[[9,27],[9,32]],["alu"],["port","NAND"]],["EQ",[[9,34],[9,36]],[[9,34],[9,36]],["alu"],["port","PASS1"]],["alu_out",[[10,4],[10,31]],[[10,24],[10,31]],["alu"],["port","logic"]],["eq_out",[[11,4],[11,23]],[[11,17],[11,23]],["alu"],["port","logic"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/control.sv",[[[[[["control",[[7,0],[11,2]],[[7,7],[7,14]],[],["module"]],[24,9]],[[["opcode",[[8,4],[8,27]],[[8,21],[8,27]],["control"],["port","wire"]],["eq_out",[[9,4],[9,21]],[[9,15],[9,21]],["control"],["port","wire"]],["we_reg",[[10,4],[10,21]],[[10,15],[10,21]],["control"],["port","reg"]],["ADD",[[10,23],[10,26]],[[10,23],[10,26]],["control"],["port","we_reg"]],["NAND",[[10,28],[10,32]],[[10,28],[10,32]],["control"],["port","ADD"]],["PASS1",[[10,34],[10,39]],[[10,34],[10,39]],["control"],["port","NAND"]],["we_mem",[[10,41],[10,47]],[[10,41],[10,47]],["control"],["port","PASS1"]],["EQ",[[10,49],[10,51]],[[10,49],[10,51]],["control"],["port","we_mem"]],["BR",[[10,53],[10,55]],[[10,53],[10,55]],["control"],["port","EQ"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/data_memory.sv",[[[[[["data_memory",[[7,0],[13,2]],[[7,7],[7,18]],[],["module"]],[21,10]],[[["clk",[[8,4],[8,19]],[[8,16],[8,19]],["data_memory"],["port","logic"]],["we_mem",[[9,4],[9,22]],[[9,16],[9,22]],["data_memory"],["port","logic"]],["addr",[[10,4],[10,27]],[[10,23],[10,27]],["data_memory"],["port","logic"]],["data_in",[[11,4],[11,30]],[[11,23],[11,30]],["data_memory"],["port","logic"]],["data_out",[[12,4],[12,32]],[[12,24],[12,32]],["data_memory"],["port","logic"]],["memory",[[14,4],[14,28]],[[14,15],[14,21]],["data_memory"],["variable","reg"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/instr_memory.sv",[[[[[["instr_memory",[[7,0],[10,2]],[[7,7],[7,19]],[],["module"]],[15,9]],[[["pc",[[8,4],[8,25]],[[8,23],[8,25]],["instr_memory"],["port","logic"]],["instr",[[9,4],[9,29]],[[9,24],[9,29]],["instr_memory"],["port","logic"]],["memory",[[11,4],[11,28]],[[11,15],[11,21]],["instr_memory"],["variable","reg"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/pc.sv",[[[[[["pc",[[2,0],[7,2]],[[2,7],[2,9]],[],["module"]],[13,9]],[[["pc",[[3,4],[6,27]],[[6,24],[6,26]],["pc"],["port","logic"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/regfile.sv",[[[[[["regfile",[[4,0],[10,2]],[[4,7],[4,14]],[],["module"]],[21,10]],[[["clk",[[5,4],[5,19]],[[5,16],[5,19]],["regfile"],["port","logic"]],["we_reg",[[6,4],[6,22]],[[6,16],[6,22]],["regfile"],["port","logic"]],["src1",[[7,4],[7,26]],[[7,22],[7,26]],["regfile"],["port","logic"]],["src2",[[7,28],[7,32]],[[7,28],[7,32]],["regfile"],["port","src1"]],["tgt",[[7,34],[7,37]],[[7,34],[7,37]],["regfile"],["port","src2"]],["write_data",[[8,4],[8,33]],[[8,23],[8,33]],["regfile"],["port","logic"]],["src1_val",[[9,4],[9,32]],[[9,24],[9,32]],["regfile"],["port","logic"]],["src2_val",[[9,34],[9,42]],[[9,34],[9,42]],["regfile"],["port","src1_val"]],["registers",[[12,3],[12,28]],[[12,14],[12,23]],["regfile"],["variable","reg"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/src/risc16_top.sv",[[[[[["top",[[7,0],[12,2]],[[7,7],[7,10]],[],["module"]],[51,8]],[[["clk",[[8,4],[8,18]],[[8,15],[8,18]],["top"],["port","wire"]],["reset",[[9,4],[9,20]],[[9,15],[9,20]],["top"],["port","wire"]],["curr_pc",[[10,4],[10,30]],[[10,23],[10,30]],["top"],["port","wire"]],["curr_instr",[[11,4],[11,33]],[[11,23],[11,33]],["top"],["port","wire"]],["nextpc",[[13,4],[13,22]],[[13,16],[13,22]],["top"],["variable","wire"]],["alu_out",[[13,4],[13,31]],[[13,24],[13,31]],["top"],["variable","nextpc"]],["data_out",[[13,4],[13,41]],[[13,33],[13,41]],["top"],["variable","alu_out"]],["src1_val",[[14,4],[14,24]],[[14,16],[14,24]],["top"],["variable","wire"]],["src2_val",[[14,4],[14,34]],[[14,26],[14,34]],["top"],["variable","src1_val"]],["opcode",[[15,4],[15,41]],[[15,15],[15,21]],["top"],["variable","wire"]],["regA",[[16,4],[16,39]],[[16,15],[16,19]],["top"],["variable","wire"]],["regB",[[17,4],[17,37]],[[17,15],[17,19]],["top"],["variable","wire"]],["imm",[[18,4],[18,36]],[[18,15],[18,18]],["top"],["variable","wire"]],["imm_ext",[[19,4],[19,44]],[[19,16],[19,23]],["top"],["variable","wire"]],["we_reg",[[21,4],[21,15]],[[21,9],[21,15]],["top"],["variable","wire"]],["ADD",[[21,4],[21,20]],[[21,17],[21,20]],["top"],["variable","we_reg"]],["NAND",[[21,4],[21,26]],[[21,22],[21,26]],["top"],["variable","ADD"]],["PASS1",[[21,4],[21,33]],[[21,28],[21,33]],["top"],["variable","NAND"]],["we_mem",[[21,4],[21,41]],[[21,35],[21,41]],["top"],["variable","PASS1"]],["EQ",[[21,4],[21,45]],[[21,43],[21,45]],["top"],["variable","we_mem"]],["BR",[[21,4],[21,49]],[[21,47],[21,49]],["top"],["variable","EQ"]],["eq_out",[[22,4],[22,15]],[[22,9],[22,15]],["top"],["variable","wire"]],["pc_inst",[[24,4],[24,69]],[[24,7],[24,14]],["top"],["instance","pc"]],["imem",[[25,4],[25,52]],[[25,14],[25,18]],["top"],["instance","instr_mem"]],["rf",[[26,4],[31,5]],[[26,12],[26,14]],["top"],["instance","regfile"]],["alu_inst",[[32,4],[37,5]],[[32,8],[32,16]],["top"],["instance","alu"]],["dmem",[[38,4],[43,5]],[[38,13],[38,17]],["top"],["instance","data_mem"]],["ctrl",[[44,4],[48,5]],[[44,12],[44,16]],["top"],["instance","control"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/tb/alu_tb.sv",[[[[[["alu_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[29,9]],[[["op1",[[4,4],[4,20]],[[4,17],[4,20]],["alu_tb"],["variable","logic"]],["op2",[[4,4],[4,25]],[[4,22],[4,25]],["alu_tb"],["variable","op1"]],["alu_op",[[5,4],[5,23]],[[5,17],[5,23]],["alu_tb"],["variable","logic"]],["result",[[6,4],[6,23]],[[6,17],[6,23]],["alu_tb"],["variable","logic"]],["uut",[[8,4],[13,5]],[[8,8],[8,11]],["alu_tb"],["instance","alu"]]]]]]],null,0]],["/Users/rougeboy/Documents/NYU/04_Summer25/vip-processor/riscv16/tb/risc16_tb.sv",[[[[[["top_tb",[[2,0],[2,14]],[[2,7],[2,13]],[],["module"]],[41,8]],[[["clk",[[3,4],[3,11]],[[3,8],[3,11]],["top_tb"],["variable","reg"]],["reset",[[4,4],[4,13]],[[4,8],[4,13]],["top_tb"],["variable","reg"]],["curr_pc",[[5,4],[5,23]],[[5,16],[5,23]],["top_tb"],["variable","wire"]],["curr_instr",[[6,4],[6,26]],[[6,16],[6,26]],["top_tb"],["variable","wire"]],["uut",[[9,4],[14,5]],[[9,8],[9,11]],["top_tb"],["instance","top"]]]]]]],null,0]]]}