
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003507                       # Number of seconds simulated
sim_ticks                                  3507122205                       # Number of ticks simulated
final_tick                               531555582876                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172635                       # Simulator instruction rate (inst/s)
host_op_rate                                   218181                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 299214                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913456                       # Number of bytes of host memory used
host_seconds                                 11721.11                       # Real time elapsed on the host
sim_insts                                  2023469597                       # Number of instructions simulated
sim_ops                                    2557323572                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        26880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        17536                       # Number of bytes read from this memory
system.physmem.bytes_read::total                48128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        48128                       # Number of bytes written to this memory
system.physmem.bytes_written::total             48128                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          210                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          137                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   376                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             376                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  376                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       510960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7664404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       547457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5000111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13722932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       510960                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       547457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1058418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13722932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13722932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13722932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       510960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7664404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       547457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5000111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               27445864                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8410366                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123531                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2547997                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210593                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1310579                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1217884                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          336089                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9352                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3126076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17170162                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123531                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553973                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3812625                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1117755                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        506133                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1542465                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8349483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.550499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4536858     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251846      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          471502      5.65%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466185      5.58%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          290600      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230751      2.76%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145828      1.75%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136481      1.63%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1819432     21.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8349483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371391                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.041548                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3261195                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       499962                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3661339                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22601                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904378                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526667                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20607250                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904378                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3498677                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          97782                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79374                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3441979                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       327285                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19865923                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        134809                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101335                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27887403                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92686220                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92686220                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168645                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10718716                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3517                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           918740                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1844553                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936587                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11852                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       326687                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18711151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14876308                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29412                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6373485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19498189                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8349483                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781704                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2859491     34.25%     34.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1811281     21.69%     55.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1202152     14.40%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       787419      9.43%     79.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       826702      9.90%     89.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401709      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       315484      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71751      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73494      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8349483                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92707     72.15%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18296     14.24%     86.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17484     13.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12443307     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199572      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1439941      9.68%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791797      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14876308                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768806                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128487                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008637                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38259992                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25088050                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14532522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15004795                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46177                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       724923                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227219                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904378                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          50740                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8942                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18714536                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        37105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1844553                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936587                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248540                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14675438                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1373137                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       200864                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145966                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078952                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772829                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744923                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14536897                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14532522                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9260297                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26587513                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727930                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348295                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6401114                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212906                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7445105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.653902                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2822177     37.91%     37.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2087317     28.04%     65.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       868334     11.66%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431004      5.79%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       431735      5.80%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       173502      2.33%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       176057      2.36%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94149      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       360830      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7445105                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       360830                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25798861                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38334158                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3069                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  60883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841037                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841037                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189009                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189009                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65927923                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20185322                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18919300                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8410366                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3188260                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2602614                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213023                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1311090                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1251248                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327783                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9429                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3293899                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17314666                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3188260                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1579031                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3753048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1113562                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        435854                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1603053                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81661                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8381645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.555955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.344906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4628597     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          307500      3.67%     58.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          460680      5.50%     64.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          317642      3.79%     68.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          225164      2.69%     70.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217775      2.60%     73.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          130424      1.56%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          281656      3.36%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1812207     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8381645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.379087                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.058729                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3389466                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       458713                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3582658                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52190                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898616                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535731                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20741625                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898616                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3579352                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49832                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       136180                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3441201                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276457                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20115794                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        115160                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94958                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28205076                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93633626                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93633626                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17328845                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10876229                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3632                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           828419                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1851200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       942792                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11156                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       281796                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18747450                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14954555                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30041                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6282202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19227648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8381645                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918464                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2970130     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1682561     20.07%     55.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1219701     14.55%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808699      9.65%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813493      9.71%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394762      4.71%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       347040      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65599      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79660      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8381645                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81507     70.72%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16712     14.50%     85.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17040     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12509202     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188715      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1721      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468737      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       786180      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14954555                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.778110                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115259                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007707                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38436055                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25033137                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14540809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15069814                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47102                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725096                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          568                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226688                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898616                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25687                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4993                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18750906                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63946                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1851200                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       942792                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1728                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4247                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117842                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245983                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14679746                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1372964                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274809                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2139900                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2087102                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            766936                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.745435                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14547176                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14540809                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9422218                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26776044                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728915                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351890                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10075721                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12419766                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6331162                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214579                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7483029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659724                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.178773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2836029     37.90%     37.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2156015     28.81%     66.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       814265     10.88%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454838      6.08%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385926      5.16%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171667      2.29%     91.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166391      2.22%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       112862      1.51%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       385036      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7483029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10075721                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12419766                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1842208                       # Number of memory references committed
system.switch_cpus1.commit.loads              1126104                       # Number of loads committed
system.switch_cpus1.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1802076                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11180853                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256848                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       385036                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25848921                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38401091                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10075721                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12419766                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10075721                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834716                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834716                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198012                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198012                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65924285                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20223059                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19058156                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3444                       # number of misc regfile writes
system.l2.replacements                            376                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           795125                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131448                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.048970                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         86968.735130                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.963788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    103.465323                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.961632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     70.915464                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                    67                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          28699.958663                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data                 14942                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.663519                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.000789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000541                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000511                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.218963                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.113998                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3763                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3227                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6991                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2340                       # number of Writeback hits
system.l2.Writeback_hits::total                  2340                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3227                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6991                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3763                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3227                       # number of overall hits
system.l2.overall_hits::total                    6991                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          210                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          137                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   376                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          137                       # number of demand (read+write) misses
system.l2.demand_misses::total                    376                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          210                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          137                       # number of overall misses
system.l2.overall_misses::total                   376                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       715308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     10441193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       704280                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      6324157                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        18184938                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       715308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     10441193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       704280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      6324157                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         18184938                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       715308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     10441193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       704280                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      6324157                       # number of overall miss cycles
system.l2.overall_miss_latency::total        18184938                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7367                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2340                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2340                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3364                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7367                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3364                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7367                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.052857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.040725                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051038                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.052857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.040725                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051038                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.052857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.040725                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051038                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51093.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49719.966667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        46952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46161.729927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 48364.196809                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51093.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49719.966667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        46952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46161.729927                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 48364.196809                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51093.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49719.966667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        46952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46161.729927                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 48364.196809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  376                       # number of writebacks
system.l2.writebacks::total                       376                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          210                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              376                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               376                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              376                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       634637                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      9230914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       616059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      5529752                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     16011362                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       634637                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      9230914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       616059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      5529752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16011362                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       634637                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      9230914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       616059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      5529752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16011362                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.040725                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051038                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.052857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.040725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.052857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.040725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051038                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45331.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43956.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41070.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40363.153285                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42583.409574                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45331.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43956.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41070.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40363.153285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42583.409574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45331.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43956.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41070.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40363.153285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42583.409574                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963758                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001550098                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163175.157667                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963758                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1542449                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1542449                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1542449                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1542449                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1542449                       # number of overall hits
system.cpu0.icache.overall_hits::total        1542449                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       871811                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       871811                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       871811                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       871811                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       871811                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       871811                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1542465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1542465                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1542465                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1542465                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1542465                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1542465                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54488.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54488.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54488.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54488.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54488.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54488.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       754070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       754070                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       754070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       754070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       754070                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       754070                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53862.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53862.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53862.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153407991                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.240246                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.022137                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.977863                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855555                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144445                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1048283                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1048283                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1754324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1754324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1754324                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1754324                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10289                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10289                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10289                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10289                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10289                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10289                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    262597941                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    262597941                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    262597941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    262597941                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    262597941                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    262597941                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1058572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1058572                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1764613                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1764613                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1764613                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1764613                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009720                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005831                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25522.202449                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25522.202449                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25522.202449                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25522.202449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25522.202449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25522.202449                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1124                       # number of writebacks
system.cpu0.dcache.writebacks::total             1124                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6316                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6316                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6316                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6316                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6316                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     36946307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     36946307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     36946307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     36946307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     36946307                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     36946307                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002251                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002251                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002251                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002251                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data  9299.347345                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9299.347345                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data  9299.347345                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9299.347345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data  9299.347345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9299.347345                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.960733                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005004560                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2175334.545455                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.960733                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025578                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740322                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1603034                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1603034                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1603034                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1603034                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1603034                       # number of overall hits
system.cpu1.icache.overall_hits::total        1603034                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       855398                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       855398                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       855398                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       855398                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       855398                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       855398                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1603053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1603053                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1603053                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1603053                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1603053                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1603053                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 45020.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45020.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 45020.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45020.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 45020.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45020.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       724742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       724742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       724742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       724742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       724742                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       724742                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45296.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45296.375000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45296.375000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3364                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148451444                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3620                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41008.686188                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.631056                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.368944                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830590                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169410                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1044863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044863                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       712660                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712660                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1727                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1722                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1722                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1757523                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1757523                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1757523                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1757523                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6813                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6813                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6813                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6813                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6813                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6813                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    146050401                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    146050401                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    146050401                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    146050401                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    146050401                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    146050401                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       712660                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       712660                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1722                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1764336                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1764336                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1764336                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1764336                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006478                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003862                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 21437.017613                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21437.017613                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 21437.017613                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21437.017613                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 21437.017613                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21437.017613                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1216                       # number of writebacks
system.cpu1.dcache.writebacks::total             1216                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3449                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3364                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3364                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3364                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3364                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3364                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     34203700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     34203700                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     34203700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     34203700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     34203700                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     34203700                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003199                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10167.568371                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10167.568371                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10167.568371                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10167.568371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10167.568371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10167.568371                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
