Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6e4592b08f0345f3baa019ec78e4afa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testPushbuttonLED_tb_behav xil_defaultlib.testPushbuttonLED_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'LED' [C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/Prac4 Vivado/Prac4FPGAIntro/testPushbuttonLED/testPushbuttonLED.srcs/sim_2/new/testPushbuttonLED_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testPushbuttonLED
Compiling module xil_defaultlib.testPushbuttonLED_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testPushbuttonLED_tb_behav
