vhdtdtfi -lib work E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/SR.v -lang verilog -prj APCPU -o SR.spl -module SR -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 SR.spl E:/Adam/GitHubLocallReopsitory/EngineerSoftCPU/APCPU/SR.sym 
