#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 14 13:58:13 2024
# Process ID: 7282
# Current directory: /home/olt/ADL5960_RFSoC_VNA
# Command line: vivado
# Log file: /home/olt/ADL5960_RFSoC_VNA/vivado.log
# Journal file: /home/olt/ADL5960_RFSoC_VNA/vivado.jou
# Running On        :eecs-digital-27
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :801.324 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40292 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/ip_repo/tlast_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 11520000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 11520000
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- user.org:user:tlast:1.0 - tlast_0
Adding component instance block -- user.org:user:tlast:1.0 - tlast_1
Adding component instance block -- user.org:user:tlast:1.0 - tlast_2
Adding component instance block -- user.org:user:tlast:1.0 - tlast_3
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_2
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_3
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_147M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_3/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_3/Data_S2MM.
Successfully read diagram <design_1> from block design file </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd>
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_3/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_3/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Common 17-14] Message 'BD 41-1625' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/m0_axis_aresetn (associated clock /usp_rf_data_converter_0/m0_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/m2_axis_aresetn (associated clock /usp_rf_data_converter_0/m2_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_0/s00_axis_aresetn (associated clock /tlast_0/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_1/s00_axis_aresetn (associated clock /tlast_1/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_2/s00_axis_aresetn (associated clock /tlast_2/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /tlast_0/S01_AXIS(99999985) and /usp_rf_data_converter_0/m01_axis(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tlast_0/S01_AXIS(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /usp_rf_data_converter_0/m01_axis(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /tlast_1/S01_AXIS(99999985) and /usp_rf_data_converter_0/m03_axis(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tlast_1/S01_AXIS(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /usp_rf_data_converter_0/m03_axis(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /tlast_2/S01_AXIS(99999985) and /usp_rf_data_converter_0/m21_axis(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tlast_2/S01_AXIS(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /usp_rf_data_converter_0/m21_axis(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /tlast_3/S01_AXIS(99999985) and /usp_rf_data_converter_0/m23_axis(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /tlast_3/S01_AXIS(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /usp_rf_data_converter_0/m23_axis(design_1_clk_wiz_0_0_clk_out1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list \
  CONFIG.ADC0_Multi_Tile_Sync {true} \
  CONFIG.ADC2_Multi_Tile_Sync {true} \
] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 11520000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 11520000
endgroup
save_bd_design
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ipx::edit_ip_in_project -upgrade true -name tlast_v1_0_project -directory /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.tmp/tlast_v1_0_project /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/ip_repo/tlast_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/ip_repo/tlast_1_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_0/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_0/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_0/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_1/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_1/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_1/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_1/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_3/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_3/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_3/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_2/s01_axis_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins tlast_2/m00_axis_aclk]
connect_bd_net [get_bd_pins tlast_2/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_net [get_bd_pins tlast_3/s00_axis_aresetn] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
save_bd_design
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_1/s_axi_lite_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_2/s_axi_lite_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_3/s_axi_lite_aclk]
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_dma_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dma_1/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_2/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_3/s_axi_lite_aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M00_ACLK' (interface '/ps8_0_axi_periph/M00_AXI') and '/axi_dma_0/s_axi_lite_aclk' (interface '/axi_dma_0/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M01_ACLK' (interface '/ps8_0_axi_periph/M01_AXI') and '/axi_dma_1/s_axi_lite_aclk' (interface '/axi_dma_1/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M02_ACLK' (interface '/ps8_0_axi_periph/M02_AXI') and '/axi_dma_2/s_axi_lite_aclk' (interface '/axi_dma_2/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M03_ACLK' (interface '/ps8_0_axi_periph/M03_AXI') and '/axi_dma_3/s_axi_lite_aclk' (interface '/axi_dma_3/S_AXI_LITE') must be connected to the same source 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_3/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_3/Data_S2MM.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/m0_axis_aresetn (associated clock /usp_rf_data_converter_0/m0_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/m2_axis_aresetn (associated clock /usp_rf_data_converter_0/m2_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_0/axi_resetn (associated clock /axi_dma_0/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_0/s00_axis_aresetn (associated clock /tlast_0/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_0/s01_axis_aresetn (associated clock /tlast_0/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_0/m00_axis_aresetn (associated clock /tlast_0/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_1/s00_axis_aresetn (associated clock /tlast_1/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_1/s01_axis_aresetn (associated clock /tlast_1/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_1/m00_axis_aresetn (associated clock /tlast_1/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_2/s00_axis_aresetn (associated clock /tlast_2/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_2/s01_axis_aresetn (associated clock /tlast_2/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_2/m00_axis_aresetn (associated clock /tlast_2/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_3/s00_axis_aresetn (associated clock /tlast_3/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_3/s01_axis_aresetn (associated clock /tlast_3/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_3/m00_axis_aresetn (associated clock /tlast_3/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_1/axi_resetn (associated clock /axi_dma_1/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_2/axi_resetn (associated clock /axi_dma_2/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_3/axi_resetn (associated clock /axi_dma_3/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_2
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_3
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_0
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_1
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(99999985) and /tlast_0/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_0/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_1/S_AXIS_S2MM(99999985) and /tlast_1/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_1/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_1/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_2/S_AXIS_S2MM(99999985) and /tlast_2/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_2/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_2/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_3/S_AXIS_S2MM(99999985) and /tlast_3/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_3/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_3/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M00_AXI(99999985)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M00_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_1/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M01_AXI(99999985)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_1/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M01_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_2/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M02_AXI(99999985)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_2/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M02_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_3/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M03_AXI(99999985)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_3/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M03_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
startgroup
set_property -dict [list \
  CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {150} \
  CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ {200} \
] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
endgroup
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M00_ACLK' (interface '/ps8_0_axi_periph/M00_AXI') and '/axi_dma_0/s_axi_lite_aclk' (interface '/axi_dma_0/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M01_ACLK' (interface '/ps8_0_axi_periph/M01_AXI') and '/axi_dma_1/s_axi_lite_aclk' (interface '/axi_dma_1/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M02_ACLK' (interface '/ps8_0_axi_periph/M02_AXI') and '/axi_dma_2/s_axi_lite_aclk' (interface '/axi_dma_2/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M03_ACLK' (interface '/ps8_0_axi_periph/M03_AXI') and '/axi_dma_3/s_axi_lite_aclk' (interface '/axi_dma_3/S_AXI_LITE') must be connected to the same source 
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /axi_dma_3/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_1/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_2/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /axi_dma_3/Data_S2MM.
INFO: [Common 17-14] Message 'BD 41-1625' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/m0_axis_aresetn (associated clock /usp_rf_data_converter_0/m0_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /usp_rf_data_converter_0/m2_axis_aresetn (associated clock /usp_rf_data_converter_0/m2_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_0/axi_resetn (associated clock /axi_dma_0/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_0/s00_axis_aresetn (associated clock /tlast_0/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_0/s01_axis_aresetn (associated clock /tlast_0/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_0/m00_axis_aresetn (associated clock /tlast_0/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_1/s00_axis_aresetn (associated clock /tlast_1/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_1/s01_axis_aresetn (associated clock /tlast_1/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_1/m00_axis_aresetn (associated clock /tlast_1/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_2/s00_axis_aresetn (associated clock /tlast_2/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_2/s01_axis_aresetn (associated clock /tlast_2/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_2/m00_axis_aresetn (associated clock /tlast_2/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_3/s00_axis_aresetn (associated clock /tlast_3/s00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_3/s01_axis_aresetn (associated clock /tlast_3/s01_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /tlast_3/m00_axis_aresetn (associated clock /tlast_3/m00_axis_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_1/axi_resetn (associated clock /axi_dma_1/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_2/axi_resetn (associated clock /axi_dma_2/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
CRITICAL WARNING: [BD 41-1343] Reset pin /axi_dma_3/axi_resetn (associated clock /axi_dma_3/s_axi_lite_aclk) is connected to reset source /rst_ps8_0_99M/peripheral_aresetn (synchronous to clock source /zynq_ultra_ps_e_0/pl_clk0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_2 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_3 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_1 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(149999969) and /tlast_0/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_0/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_1/S_AXIS_S2MM(149999969) and /tlast_1/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_1/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_1/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_2/S_AXIS_S2MM(149999969) and /tlast_2/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_2/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_2/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_3/S_AXIS_S2MM(149999969) and /tlast_3/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_3/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_3/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M00_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M00_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_1/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M01_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_1/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M01_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_2/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M02_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_2/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M02_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_3/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M03_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_3/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M03_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
disconnect_bd_net /zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_clk_wiz_0_147M_peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M00_ACLK' (interface '/ps8_0_axi_periph/M00_AXI') and '/axi_dma_0/s_axi_lite_aclk' (interface '/axi_dma_0/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M01_ACLK' (interface '/ps8_0_axi_periph/M01_AXI') and '/axi_dma_1/s_axi_lite_aclk' (interface '/axi_dma_1/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M02_ACLK' (interface '/ps8_0_axi_periph/M02_AXI') and '/axi_dma_2/s_axi_lite_aclk' (interface '/axi_dma_2/S_AXI_LITE') must be connected to the same source 
CRITICAL WARNING: [BD 41-1363] The clock pins '/ps8_0_axi_periph/M03_ACLK' (interface '/ps8_0_axi_periph/M03_AXI') and '/axi_dma_3/s_axi_lite_aclk' (interface '/axi_dma_3/S_AXI_LITE') must be connected to the same source 
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_2 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_3 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_1 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(149999969) and /tlast_0/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_0/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_1/S_AXIS_S2MM(149999969) and /tlast_1/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_1/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_1/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_2/S_AXIS_S2MM(149999969) and /tlast_2/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_2/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_2/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_3/S_AXIS_S2MM(149999969) and /tlast_3/M00_AXIS(147456000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_3/S_AXIS_S2MM(design_1_zynq_ultra_ps_e_0_0_pl_clk0) and /tlast_3/M00_AXIS(design_1_clk_wiz_0_0_clk_out1)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M00_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_0/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M00_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_1/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M01_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_1/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M01_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_2/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M02_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_2/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M02_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_3/S_AXI_LITE(147456000) and /ps8_0_axi_periph/xbar/M03_AXI(149999969)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi_dma_3/S_AXI_LITE(design_1_clk_wiz_0_0_clk_out1) and /ps8_0_axi_periph/xbar/M03_AXI(design_1_zynq_ultra_ps_e_0_0_pl_clk0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk] [get_bd_pins axi_dma_3/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins rst_ps8_0_99M/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_2/m_axi_s2mm_aclk] [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dma_1/m_axi_s2mm_aclk] [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins rst_clk_wiz_0_147M/slowest_sync_clk]
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_dma_1_M_AXI_S2MM] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_dma_2_M_AXI_S2MM] [get_bd_intf_nets axi_dma_3_M_AXI_S2MM] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_intf_nets ps8_0_axi_periph_M02_AXI] [get_bd_intf_nets ps8_0_axi_periph_M03_AXI] [get_bd_intf_nets ps8_0_axi_periph_M04_AXI] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD] [get_bd_cells ps8_0_axi_periph]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins axi_dma_0/s_axi_lite_aclk]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins usp_rf_data_converter_0/m2_axis_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/m0_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/s00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_3/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/s00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_0/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/s00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/s01_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins tlast_2/m00_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_dma_3/s_axi_lite_aclk] [get_bd_pins rst_ps8_0_99M/slowest_sync_clk]
connect_bd_net [get_bd_pins axi_dma_2/s_axi_lite_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dma_1/s_axi_lite_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s_axi_aclk] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_dma_3/s_axi_lite_aclk]
set_property location {8 2769 84} [get_bd_cells axi_dma_0]
set_property location {1 129 961} [get_bd_cells rst_clk_wiz_0_147M]
set_property location {4 2074 1012} [get_bd_cells rst_ps8_0_99M]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_1/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_1/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_2/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_2/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_3/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_3/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (147 MHz)} Freq {147} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins tlast_1/m00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (147 MHz)} Freq {147} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins tlast_1/s00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (147 MHz)} Freq {147} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins tlast_1/s01_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/usp_rf_data_converter_0/s_axi} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins usp_rf_data_converter_0/s_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (147 MHz)} Master {/axi_dma_1/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_1/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (147 MHz)} Master {/axi_dma_2/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_2/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (147 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/clk_wiz_0/clk_out1 (147 MHz)} Master {/axi_dma_3/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_3/M_AXI_S2MM]
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (149 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
WARNING: [xilinx.com:ip:zynq_ultra_ps_e:3.5-1] /zynq_ultra_ps_e_0</axi_smc/M00_AXI> of </axi_smc> is connected to </zynq_ultra_ps_e_0>. To avoid loops, any interface from </zynq_ultra_ps_e_0> should not be connected to </zynq_ultra_ps_e_0> using </axi_smc>
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
endgroup
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_2
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_3
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_0
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [xilinx.com:ip:axi_dma:7.1-6] /axi_dma_1
                   #################################################################################################### 
                   Clocks have different frequencies. Ensure 's_axi_lite_aclk' is less than equal to 'm_axi_s2mm_aclk'
                   ####################################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
startgroup
set_property CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [PSU-2]  DP_VIDEO clock source: DPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_VIDEO PLL source to support runtime resolution change 
CRITICAL WARNING: [PSU-3]  Setting of DDR Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) to 17 is not valid when the value of Device Capacity (Parameter PSU__DDRC__DEVICE_CAPACITY) is set to 8192. The valid value for Row Address Count (Parameter PSU__DDRC__ROW_ADDR_COUNT) is 16. 
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_2 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_3 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_1 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/tlast_0/s00_axis_aresetn
/tlast_0/s01_axis_aresetn
/tlast_0/m00_axis_aresetn
/tlast_2/s00_axis_aresetn
/tlast_2/s01_axis_aresetn
/tlast_2/m00_axis_aresetn
/tlast_3/s00_axis_aresetn
/tlast_3/s01_axis_aresetn
/tlast_3/m00_axis_aresetn

connect_bd_net [get_bd_pins tlast_3/m00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_3/s01_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_3/s00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_0/s00_axis_aresetn] [get_bd_pins tlast_0/s01_axis_aresetn]
connect_bd_net [get_bd_pins tlast_0/m00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins tlast_0/s00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_0/s01_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_2/s00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_2/s01_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
connect_bd_net [get_bd_pins tlast_2/m00_axis_aresetn] [get_bd_pins rst_clk_wiz_0_147M/peripheral_aresetn]
validate_bd_design
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressing paths.
WARNING: [BD 41-1629] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is excluded from all addressing paths.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S01_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S02_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 2G ]> from slave interface '/axi_smc/S03_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_2 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_3 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_0 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:axi_dma:7.1-16] /axi_dma_1 
                    ##########################################################################################
                    Clocks connected to AXI DMA are not same. Configuring AXI DMA in ASYNC mode ..........
                    ##########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
save_bd_design
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Amd's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Amd's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tlast_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_147M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Hardware Definition File /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_ds_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_clk_wiz_0_147M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tlast_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tlast_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tlast_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_tlast_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_usp_rf_data_converter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_0_147M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tlast_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_ds_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tlast_3_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tlast_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_usp_rf_data_converter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tlast_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_zynq_ultra_ps_e_0_0
[Thu Nov 14 14:44:45 2024] Launched design_1_tlast_2_0_synth_1, design_1_usp_rf_data_converter_0_0_synth_1, design_1_axi_dma_3_0_synth_1, design_1_tlast_1_0_synth_1, design_1_rst_ps8_0_99M_0_synth_1, design_1_rst_clk_wiz_0_147M_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_tlast_0_1_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_axi_dma_1_0_synth_1, design_1_axi_dma_2_0_synth_1, design_1_tlast_3_0_synth_1, design_1_axi_smc_1_synth_1, design_1_auto_ds_2_synth_1, design_1_auto_ds_3_synth_1, design_1_xbar_1_synth_1, design_1_auto_pc_3_synth_1, design_1_auto_pc_2_synth_1, synth_1...
Run output will be captured here:
design_1_tlast_2_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_tlast_2_0_synth_1/runme.log
design_1_usp_rf_data_converter_0_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_axi_dma_3_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_axi_dma_3_0_synth_1/runme.log
design_1_tlast_1_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_tlast_1_0_synth_1/runme.log
design_1_rst_ps8_0_99M_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_rst_ps8_0_99M_0_synth_1/runme.log
design_1_rst_clk_wiz_0_147M_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_rst_clk_wiz_0_147M_0_synth_1/runme.log
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_tlast_0_1_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_tlast_0_1_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_axi_dma_0_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_axi_dma_0_0_synth_1/runme.log
design_1_axi_dma_1_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_axi_dma_1_0_synth_1/runme.log
design_1_axi_dma_2_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_axi_dma_2_0_synth_1/runme.log
design_1_tlast_3_0_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_tlast_3_0_synth_1/runme.log
design_1_axi_smc_1_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_axi_smc_1_synth_1/runme.log
design_1_auto_ds_2_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_auto_ds_2_synth_1/runme.log
design_1_auto_ds_3_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_auto_ds_3_synth_1/runme.log
design_1_xbar_1_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_xbar_1_synth_1/runme.log
design_1_auto_pc_3_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_auto_pc_3_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_auto_pc_2_synth_1/runme.log
synth_1: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/synth_1/runme.log
[Thu Nov 14 14:44:45 2024] Launched impl_1...
Run output will be captured here: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 9922.234 ; gain = 460.941 ; free physical = 23744 ; free virtual = 35718
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/synth_1/design_1_wrapper.dcp to /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov 14 15:01:02 2024] Launched synth_1...
Run output will be captured here: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/synth_1/runme.log
[Thu Nov 14 15:01:02 2024] Launched impl_1...
Run output will be captured here: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/impl_1/runme.log
open_bd_design {/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.srcs/sources_1/bd/design_1/design_1.bd}
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 15:21:36 2024...
