Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr 28 19:12:57 2019
| Host         : A203-27 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1120 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.386        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.386        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.386ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 1.153ns (34.684%)  route 2.171ns (65.316%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.812     5.415    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  U_7SEG/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  U_7SEG/i_data_store_reg[2]/Q
                         net (fo=1, routed)           1.324     7.257    U_7SEG/i_data_store[2]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.381    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     7.593 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.847     8.440    U_7SEG/sel0[2]
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.299     8.739 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.739    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.187   105.132    
                         clock uncertainty           -0.035   105.096    
    SLICE_X29Y51         FDPE (Setup_fdpe_C_D)        0.029   105.125    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.125    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                 96.386    

Slack (MET) :             96.386ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.153ns (34.663%)  route 2.173ns (65.337%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.812     5.415    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  U_7SEG/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  U_7SEG/i_data_store_reg[2]/Q
                         net (fo=1, routed)           1.324     7.257    U_7SEG/i_data_store[2]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.381    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     7.593 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.849     8.442    U_7SEG/sel0[2]
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.299     8.741 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.741    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.187   105.132    
                         clock uncertainty           -0.035   105.096    
    SLICE_X29Y51         FDPE (Setup_fdpe_C_D)        0.031   105.127    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.127    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                 96.386    

Slack (MET) :             96.402ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.181ns (35.208%)  route 2.173ns (64.792%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.812     5.415    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  U_7SEG/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  U_7SEG/i_data_store_reg[2]/Q
                         net (fo=1, routed)           1.324     7.257    U_7SEG/i_data_store[2]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.381    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     7.593 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.849     8.442    U_7SEG/sel0[2]
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.327     8.769 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.769    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.187   105.132    
                         clock uncertainty           -0.035   105.096    
    SLICE_X29Y51         FDPE (Setup_fdpe_C_D)        0.075   105.171    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 96.402    

Slack (MET) :             96.404ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.181ns (35.229%)  route 2.171ns (64.771%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.812     5.415    U_7SEG/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  U_7SEG/i_data_store_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  U_7SEG/i_data_store_reg[2]/Q
                         net (fo=1, routed)           1.324     7.257    U_7SEG/i_data_store[2]
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  U_7SEG/o_seg_r[6]_i_10/O
                         net (fo=1, routed)           0.000     7.381    U_7SEG/o_seg_r[6]_i_10_n_0
    SLICE_X31Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     7.593 r  U_7SEG/o_seg_r_reg[6]_i_4/O
                         net (fo=7, routed)           0.847     8.440    U_7SEG/sel0[2]
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.327     8.767 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.767    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.187   105.132    
                         clock uncertainty           -0.035   105.096    
    SLICE_X29Y51         FDPE (Setup_fdpe_C_D)        0.075   105.171    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 96.404    

Slack (MET) :             96.463ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 1.091ns (33.587%)  route 2.157ns (66.413%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.813     5.416    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.872 f  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           0.940     6.811    U_7SEG/i_data_store[8]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.935 f  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.935    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     7.147 f  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.218     8.365    U_7SEG/sel0[0]
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.299     8.664 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.664    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.187   105.132    
                         clock uncertainty           -0.035   105.096    
    SLICE_X29Y51         FDPE (Setup_fdpe_C_D)        0.031   105.127    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.127    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                 96.463    

Slack (MET) :             96.478ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.120ns (34.175%)  route 2.157ns (65.825%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.813     5.416    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           0.940     6.811    U_7SEG/i_data_store[8]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.935    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     7.147 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.218     8.365    U_7SEG/sel0[0]
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.328     8.693 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.693    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.187   105.132    
                         clock uncertainty           -0.035   105.096    
    SLICE_X29Y51         FDPE (Setup_fdpe_C_D)        0.075   105.171    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 96.478    

Slack (MET) :             96.531ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.091ns (34.295%)  route 2.090ns (65.705%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.813     5.416    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.456     5.872 r  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           0.940     6.811    U_7SEG/i_data_store[8]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.935    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     7.147 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.151     8.298    U_7SEG/sel0[0]
    SLICE_X29Y51         LUT4 (Prop_lut4_I3_O)        0.299     8.597 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.597    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y51         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.187   105.132    
                         clock uncertainty           -0.035   105.096    
    SLICE_X29Y51         FDPE (Setup_fdpe_C_D)        0.032   105.128    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.128    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                 96.531    

Slack (MET) :             96.897ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.091ns (35.532%)  route 1.979ns (64.468%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 105.109 - 100.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.816     5.419    U_Multi/CLK
    SLICE_X29Y47         FDCE                                         r  U_Multi/disp_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.456     5.875 r  U_Multi/disp_data_reg[11]/Q
                         net (fo=1, routed)           0.856     6.731    U_SCPU/U_PC/disp_data_reg[31]_0[11]
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.855 r  U_SCPU/U_PC/i_data_store[11]_i_8/O
                         net (fo=1, routed)           0.000     6.855    U_SCPU/U_PC/i_data_store[11]_i_8_n_0
    SLICE_X29Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     7.067 r  U_SCPU/U_PC/i_data_store_reg[11]_i_3/O
                         net (fo=1, routed)           1.123     8.190    U_SCPU/U_RF/PC_reg[11]
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.299     8.489 r  U_SCPU/U_RF/i_data_store[11]_i_1/O
                         net (fo=1, routed)           0.000     8.489    U_7SEG/D[11]
    SLICE_X29Y46         FDCE                                         r  U_7SEG/i_data_store_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.687   105.109    U_7SEG/clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  U_7SEG/i_data_store_reg[11]/C
                         clock pessimism              0.283   105.393    
                         clock uncertainty           -0.035   105.357    
    SLICE_X29Y46         FDCE (Setup_fdce_C_D)        0.029   105.386    U_7SEG/i_data_store_reg[11]
  -------------------------------------------------------------------
                         required time                        105.386    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                 96.897    

Slack (MET) :             97.142ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 1.091ns (38.599%)  route 1.736ns (61.401%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.640     5.243    U_Multi/CLK
    SLICE_X35Y55         FDPE                                         r  U_Multi/disp_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.699 r  U_Multi/disp_data_reg[20]/Q
                         net (fo=1, routed)           0.934     6.632    U_SCPU/U_PC/disp_data_reg[31]_0[20]
    SLICE_X36Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.756 r  U_SCPU/U_PC/i_data_store[20]_i_8/O
                         net (fo=1, routed)           0.000     6.756    U_SCPU/U_PC/i_data_store[20]_i_8_n_0
    SLICE_X36Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     6.968 r  U_SCPU/U_PC/i_data_store_reg[20]_i_3/O
                         net (fo=1, routed)           0.802     7.770    U_SCPU/U_RF/PC_reg[20]
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.299     8.069 r  U_SCPU/U_RF/i_data_store[20]_i_1/O
                         net (fo=1, routed)           0.000     8.069    U_7SEG/D[20]
    SLICE_X35Y54         FDCE                                         r  U_7SEG/i_data_store_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.519   104.942    U_7SEG/clk_IBUF_BUFG
    SLICE_X35Y54         FDCE                                         r  U_7SEG/i_data_store_reg[20]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X35Y54         FDCE (Setup_fdce_C_D)        0.029   105.211    U_7SEG/i_data_store_reg[20]
  -------------------------------------------------------------------
                         required time                        105.211    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                 97.142    

Slack (MET) :             97.184ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.091ns (39.409%)  route 1.677ns (60.591%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.640     5.243    U_Multi/CLK
    SLICE_X35Y53         FDCE                                         r  U_Multi/disp_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  U_Multi/disp_data_reg[26]/Q
                         net (fo=1, routed)           0.856     6.555    U_SCPU/U_PC/disp_data_reg[31]_0[26]
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.679 r  U_SCPU/U_PC/i_data_store[26]_i_8/O
                         net (fo=1, routed)           0.000     6.679    U_SCPU/U_PC/i_data_store[26]_i_8_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     6.891 r  U_SCPU/U_PC/i_data_store_reg[26]_i_3/O
                         net (fo=1, routed)           0.821     7.712    U_SCPU/U_RF/PC_reg[26]
    SLICE_X31Y53         LUT6 (Prop_lut6_I5_O)        0.299     8.011 r  U_SCPU/U_RF/i_data_store[26]_i_1/O
                         net (fo=1, routed)           0.000     8.011    U_7SEG/D[26]
    SLICE_X31Y53         FDCE                                         r  U_7SEG/i_data_store_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.520   104.943    U_7SEG/clk_IBUF_BUFG
    SLICE_X31Y53         FDCE                                         r  U_7SEG/i_data_store_reg[26]/C
                         clock pessimism              0.259   105.202    
                         clock uncertainty           -0.035   105.166    
    SLICE_X31Y53         FDCE (Setup_fdce_C_D)        0.029   105.195    U_7SEG/i_data_store_reg[26]
  -------------------------------------------------------------------
                         required time                        105.195    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 97.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_CLKDIV/CLK
    SLICE_X43Y55         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.737    U_CLKDIV/clkdiv_reg_n_0_[11]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    U_CLKDIV/clkdiv_reg[8]_i_1_n_4
    SLICE_X43Y55         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_CLKDIV/CLK
    SLICE_X43Y55         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y55         FDCE (Hold_fdce_C_D)         0.105     1.592    U_CLKDIV/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_CLKDIV/CLK
    SLICE_X43Y56         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.737    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    U_CLKDIV/clkdiv_reg[12]_i_1_n_4
    SLICE_X43Y56         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_CLKDIV/CLK
    SLICE_X43Y56         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y56         FDCE (Hold_fdce_C_D)         0.105     1.592    U_CLKDIV/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_CLKDIV/CLK
    SLICE_X43Y57         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_CLKDIV/clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.736    U_CLKDIV/clkdiv_reg_n_0_[19]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    U_CLKDIV/clkdiv_reg[16]_i_1_n_4
    SLICE_X43Y57         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X43Y57         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.105     1.591    U_CLKDIV/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_CLKDIV/CLK
    SLICE_X43Y58         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_CLKDIV/clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.736    U_CLKDIV/clkdiv_reg_n_0_[23]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    U_CLKDIV/clkdiv_reg[20]_i_1_n_4
    SLICE_X43Y58         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X43Y58         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.105     1.591    U_CLKDIV/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_CLKDIV/CLK
    SLICE_X43Y53         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_CLKDIV/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.737    U_CLKDIV/clkdiv_reg_n_0_[3]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  U_CLKDIV/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    U_CLKDIV/clkdiv_reg[0]_i_1_n_4
    SLICE_X43Y53         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_CLKDIV/CLK
    SLICE_X43Y53         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y53         FDCE (Hold_fdce_C_D)         0.105     1.592    U_CLKDIV/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_CLKDIV/CLK
    SLICE_X43Y54         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U_CLKDIV/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.737    U_CLKDIV/clkdiv_reg_n_0_[7]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    U_CLKDIV/clkdiv_reg[4]_i_1_n_4
    SLICE_X43Y54         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.838     2.003    U_CLKDIV/CLK
    SLICE_X43Y54         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.105     1.592    U_CLKDIV/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  U_7SEG/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  U_7SEG/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.765    U_7SEG/cnt_reg_n_0_[10]
    SLICE_X34Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  U_7SEG/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    U_7SEG/cnt_reg[8]_i_1_n_5
    SLICE_X34Y62         FDCE                                         r  U_7SEG/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y62         FDCE                                         r  U_7SEG/cnt_reg[10]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.134     1.620    U_7SEG/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.568     1.487    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y61         FDCE                                         r  U_7SEG/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  U_7SEG/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.766    U_7SEG/cnt_reg_n_0_[6]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  U_7SEG/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    U_7SEG/cnt_reg[4]_i_1_n_5
    SLICE_X34Y61         FDCE                                         r  U_7SEG/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.839     2.004    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y61         FDCE                                         r  U_7SEG/cnt_reg[6]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X34Y61         FDCE (Hold_fdce_C_D)         0.134     1.621    U_7SEG/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_CLKDIV/CLK
    SLICE_X43Y57         FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_CLKDIV/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.733    U_CLKDIV/clkdiv_reg_n_0_[16]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    U_CLKDIV/clkdiv_reg[16]_i_1_n_7
    SLICE_X43Y57         FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X43Y57         FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.105     1.591    U_CLKDIV/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.567     1.486    U_CLKDIV/CLK
    SLICE_X43Y58         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U_CLKDIV/clkdiv_reg[20]/Q
                         net (fo=1, routed)           0.105     1.733    U_CLKDIV/clkdiv_reg_n_0_[20]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    U_CLKDIV/clkdiv_reg[20]_i_1_n_7
    SLICE_X43Y58         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.837     2.002    U_CLKDIV/CLK
    SLICE_X43Y58         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.105     1.591    U_CLKDIV/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y60    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y62    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y62    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y63    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y63    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y63    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y60    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y60    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X34Y60    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y50    U_Multi/disp_data_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y50    U_Multi/disp_data_reg[19]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51    U_7SEG/o_seg_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51    U_7SEG/o_seg_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51    U_7SEG/o_seg_r_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51    U_7SEG/o_seg_r_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51    U_7SEG/o_seg_r_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51    U_7SEG/o_seg_r_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51    U_7SEG/o_seg_r_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y62    U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y63    U_7SEG/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y63    U_7SEG/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y63    U_7SEG/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X31Y52    U_Multi/disp_data_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X30Y50    U_7SEG/i_data_store_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y60    U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y62    U_7SEG/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y62    U_7SEG/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y63    U_7SEG/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X34Y63    U_7SEG/cnt_reg[13]/C



