Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 21:22:42 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file scopeToHdmi_control_sets_placed.rpt
| Design       : scopeToHdmi
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           38 |
| No           | No                    | Yes                    |              42 |           25 |
| No           | Yes                   | No                     |              23 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal   |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------+---------------------------+------------------+----------------+--------------+
|  sysClk_IBUF      |                           | vsg/SR[0]                 |                1 |              3 |         3.00 |
|  sysClk_IBUF      | triggerTime[10]_i_1_n_0   | vsg/SR[0]                 |                4 |              7 |         1.75 |
|  sysClk_IBUF      | triggerVolt[10]_i_1_n_0   | vsg/SR[0]                 |                5 |              7 |         1.40 |
|  vc/inst/clk_out1 |                           | vsg/SR[0]                 |                7 |              9 |         1.29 |
|  vc/inst/clk_out1 |                           | vsg/h_cnt[10]_i_1_n_0     |                3 |             11 |         3.67 |
|  vc/inst/clk_out1 | vsg/geqOp                 | vsg/SR[0]                 |                3 |             11 |         3.67 |
|  vc/inst/clk_out1 | vsg/eqOp3_in              | vsg/v_cnt[10]_i_1_n_0     |                3 |             11 |         3.67 |
|  vc/inst/clk_out1 | vsg/pixelVert[10]_i_1_n_0 | vsg/SR[0]                 |                4 |             11 |         2.75 |
|  vc/inst/clk_out1 |                           | hdmi_inst/inst/encr/AR[0] |               25 |             42 |         1.68 |
|  vc/inst/clk_out1 |                           |                           |               41 |            119 |         2.90 |
+-------------------+---------------------------+---------------------------+------------------+----------------+--------------+


