/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  reg [7:0] _02_;
  wire [18:0] _03_;
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [13:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_0z ? celloutsig_0_5z : celloutsig_0_4z;
  assign celloutsig_0_9z = ~(celloutsig_0_5z | celloutsig_0_7z[6]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[2] | in_data[36]);
  assign celloutsig_0_55z = celloutsig_0_35z[1] ^ celloutsig_0_24z;
  assign celloutsig_0_33z = ~(celloutsig_0_2z ^ in_data[52]);
  assign celloutsig_0_59z = ~(celloutsig_0_26z[2] ^ celloutsig_0_7z[3]);
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_1_2z[17:12], celloutsig_1_1z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 8'h00;
    else _02_ <= celloutsig_0_7z[7:0];
  reg [18:0] _12_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 19'h00000;
    else _12_ <= { celloutsig_0_1z[0], 1'h1, _02_, 1'h1, _02_ };
  assign { _03_[18:16], _00_, _03_[14:0] } = _12_;
  assign celloutsig_0_35z = { celloutsig_0_17z[7], celloutsig_0_6z[5], celloutsig_0_17z[5], celloutsig_0_9z } & { celloutsig_0_19z[5:4], celloutsig_0_13z, celloutsig_0_25z };
  assign celloutsig_1_4z = { celloutsig_1_2z[6:3], celloutsig_1_0z } & celloutsig_1_3z[8:4];
  assign celloutsig_1_15z = celloutsig_1_4z[3:0] & _01_[3:0];
  assign celloutsig_1_19z = { celloutsig_1_18z[4:1], celloutsig_1_0z, celloutsig_1_3z } & in_data[130:115];
  assign celloutsig_0_6z = { in_data[34], celloutsig_0_4z, 1'h1, celloutsig_0_0z, 2'h3, celloutsig_0_5z, celloutsig_0_4z, 1'h1, celloutsig_0_1z } / { 1'h1, in_data[76:69], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_11z = { in_data[125:123], celloutsig_1_7z } / { 1'h1, celloutsig_1_4z[3:1] };
  assign celloutsig_0_26z = celloutsig_0_10z[5:3] / { 1'h1, celloutsig_0_16z[4:3] };
  assign celloutsig_1_7z = { celloutsig_1_3z[10:5], celloutsig_1_5z } > { celloutsig_1_4z[1:0], celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_0_30z = celloutsig_0_18z & ~(celloutsig_0_0z);
  assign celloutsig_1_18z = { celloutsig_1_17z[8:4], celloutsig_1_13z } % { 1'h1, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_23z = { _03_[10:1], celloutsig_0_4z, 1'h1 } % { 1'h1, _03_[11:1] };
  assign celloutsig_1_1z = { in_data[150:145], celloutsig_1_0z } * in_data[141:135];
  assign celloutsig_1_17z = { in_data[188:180], celloutsig_1_15z } * _01_;
  assign celloutsig_0_12z = { celloutsig_0_11z, 1'h1, _02_ } * celloutsig_0_10z[10:1];
  assign celloutsig_0_19z = celloutsig_0_10z[15:1] * { celloutsig_0_12z[7:4], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } !== { in_data[73:61], celloutsig_0_0z };
  assign celloutsig_1_3z = ~ in_data[138:128];
  assign celloutsig_1_16z = ~ { _01_[5], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_24z = & celloutsig_0_19z[6:0];
  assign celloutsig_1_0z = | in_data[123:116];
  assign celloutsig_0_25z = | { celloutsig_0_17z[3:2], celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z[4:1], celloutsig_0_0z };
  assign celloutsig_0_60z = ~^ celloutsig_0_12z[5:0];
  assign celloutsig_0_61z = ~^ { 1'h1, celloutsig_0_36z, celloutsig_0_55z, celloutsig_0_59z };
  assign celloutsig_0_13z = ~^ { in_data[37:34], celloutsig_0_7z, _02_, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_16z[5:2], celloutsig_0_33z } << { celloutsig_0_23z[6:5], celloutsig_0_31z };
  assign celloutsig_1_2z = in_data[146:127] << { in_data[190:178], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[29:25] << in_data[15:11];
  assign celloutsig_0_31z = celloutsig_0_27z[4:2] >> { celloutsig_0_27z[2:1], celloutsig_0_30z };
  assign celloutsig_0_7z = celloutsig_0_6z[11:2] - { in_data[26:22], celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[47:41], celloutsig_0_7z, 1'h1 } - { in_data[53:38], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_16z = { _03_[7:3], celloutsig_0_0z } - celloutsig_0_6z[5:0];
  assign celloutsig_0_27z = { celloutsig_0_23z[6:3], celloutsig_0_11z } - { celloutsig_0_10z[6], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_1_13z = ~((celloutsig_1_3z[0] & celloutsig_1_1z[5]) | celloutsig_1_11z[2]);
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_10z[8]) | celloutsig_0_6z[5]);
  assign celloutsig_0_0z = ~((in_data[10] & in_data[59]) | (in_data[26] & in_data[78]));
  assign celloutsig_1_5z = ~((celloutsig_1_2z[0] & celloutsig_1_2z[13]) | (celloutsig_1_4z[1] & celloutsig_1_1z[4]));
  assign { celloutsig_0_17z[7], celloutsig_0_17z[5:0] } = { celloutsig_0_6z[6], celloutsig_0_6z[4:0], celloutsig_0_5z } & { celloutsig_0_10z[8], celloutsig_0_16z };
  assign _03_[15] = _00_;
  assign celloutsig_0_17z[6] = celloutsig_0_6z[5];
  assign { out_data[133:128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
