* CIP: NDA is required as of 08/29/2019
*****************************************************************************
*LM27761
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.                                             
** TI and its licensors and suppliers make no warranties, either expressed                                           
** or implied, with respect to this model, including the warranties of                                                    
** merchantability or fitness for a particular purpose. The model is                                                      
** provided solely on an "as is" basis. The entire risk as to its quality                                                    
** and performance is with the customer.                                                                                         
*****************************************************************************
*
* Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LM27761
* Date: 1/27/2016
* Model Type: Transient 
* Simulator:  PSPICE
* Simulator Version: 16.2
* EVM Order Number: LM2775EVM
* EVM Users Guide: SNVU469
* Datasheet: SNVSA85A –OCTOBER 2015–REVISED DECEMBER 2015

* Model Version: Final 1.0
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
*
*Model Usage Notes:
*
*1.The following features have been modeled
*   a. Startup.
*   b. PFM Operation.
*   c. Input current limit.
*   d. Load and Line transient response. 
*   e. PSRR response(LDO Only).
*   f. Dropout vs Iout variation(LDO Only).
*   g. Quiescent and Shutdown current.
*2. Temperature effects are not been modeled.
*   
****************************************************************************
.SUBCKT LM27761_TRANS  Cn Cp EN FB CPOUT VIN OUT PAD GND
R_R9         PAD 0  1m  
C_C2         0 N17015088  1u  TC=0,0 
R_R5         E N17015088  {120/0.693} TC=0,0 
E_ABM4         EN_OK 0 VALUE { IF(V(N16871772)>0.5,1,0)    }
C_u3_C1         u3_VXX u3_N353011  {1/(6.28*RINP*POLE)}  
E_u3_ABM2         u3_N353389 0 VALUE { V(OUT)-V(FB)    }
X_u3_F1    u3_N353205 u3_VZZ u3_N353083 u3_N353011 LDO_u3_F1 
R_u3_R2         u3_N353095 u3_VXX  {PSRR*RINP}  
X_u3_S2    EN_OK 0 CPOUT u3_N353011 LDO_u3_S2 
C_u3_C2         u3_VXX u3_N353095  {1/(6.28*PSRR*RINP*ZERO)}  
V_u3_Vload         u3_N353205 OUT 0Vdc
E_u3_u1_E1         u3_u1_VDROP 0 TABLE { V(u3_ILOAD, 0) } 
+ ( (-250m,62.5m)(-0.1m,0)(0,0m) )
E_u3_u1_ABM6         u3_u1_N592202 0 VALUE { IF(V(u3_VEN)> 0.6 &
+  V(u3_u1_N592536) > 0.6, {VREF}, 0)    }
R_u3_u1_R3         u3_u1_N592202 u3_u1_N591968  {3.333e5*SQRT(TTRN)} TC=0,0 
R_u3_u1_R5         u3_u1_N592506 u3_N353095  10 TC=0,0 
C_u3_u1_C1         0 u3_u1_N591968  {1e-6*SQRT(TTRN)}  
C_u3_u1_C3         0 u3_N353095  1n  
E_u3_u1_ABM4         u3_u1_N592434 0 VALUE { V(u3_u1_N591968)  
+ * (V(OUT) + 1e-6)  
+ / ((V(OUT)-V(u3_N353389)) + 1e-6)  }
V_u3_u1_V4         u3_u1_N592046 0 {UVLO}
R_u3_u1_R4         u3_u1_N592434 u3_u1_N591984  10 TC=0,0 
E_u3_u1_ABM5         u3_u1_N592506 0 VALUE { MAX(V(u3_u1_N591984),  
+ MIN(V(CPOUT) +V(u3_u1_VDROP), 0))   }
V_u3_u1_V5         u3_u1_N592536 0 1
X_u3_u1_U2         u3_u1_N592046 CPOUT u3_u1_N591938 u3_VEN COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_u3_u1_C2         0 u3_u1_N591984  1n  
R_u3_u1_R2         0 u3_u1_N591984  1G  
V_u3_u1_V3         u3_u1_N591938 0 {UHYS}
R_u3_u1_R1         0 u3_u1_N591968  1G  
R_u3_R6         u3_VYY u3_N353083  10 TC=0,0 
C_u3_C6         0 u3_N353011  0.1u  
X_u3_H1    u3_N353473 u3_N353083 0 u3_ILOAD LDO_u3_H1 
E_u3_ABM1         u3_VYY 0 VALUE { {MAX(V(u3_VXX), (V(u3_VZZ)+(ILIM*ROUT)))}   
+  }
R_u3_R1         u3_VXX u3_N353011  {RINP}  
R_u3_R5         u3_VZZ u3_N353473  {ROUT}  
C_u3_C5         0 u3_N353083  1n  
V_V16         CN N16760001 0
M_M1         VIN IN+ IN- IN- NMOS_SIMPLE           
X_U24         N17015088 E d_d PARAMS:
E_ABM2         PHI1 0 VALUE { IF(V(PHI2)<0.5 & V(EN_OK)>0.5,1,0)    }
G_ABMII4         VIN 0 VALUE { IF(V(EN)<0.5,V(ISHDN),V(QUIES))    }
E_E4         IN+ IN- VALUE {
+  IF(V(ILIM_COMP)>0.5,SQRT(1.7*V(N17362909)/(-1000000)),1m) }
E_ABM3         PHI2 0 VALUE { IF(V(PHI)>0.5 & V(EN_OK)>0.5,1,0)    }
X_U2         EN N16760455 N16760389 E COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM13         N17362909 0 VALUE { (V(CPOUT)/(((0.75*V(CPOUT))/(-0.5))-0.7))  
+   }
X_U11_U22         U11_N13898 U11_N14056 CLK_INT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_U13         U11_N13760 U11_N13882 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=0
X_U11_U23         U11_N14056 U11_N13874 N16759671 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_U9         U11_N13882 U11_N13898 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U11         U11_N13792 U11_N13874 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U14         U11_N13868 U11_N13792 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=0
X_U11_U10         SHDN U11_N14056 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U24         PHI U11_N13874 U11_N13760 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U25         U11_N13898 U11_N13948 U11_N13868 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U11_U12         PHI U11_N13948 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R6         N17221946 VIN  1.37meg  
E_U2_CTRL_ABM4         U2_CTRL_N16847936 0 VALUE {
+  IF(V(U2_CTRL_N16846230)>0.5,1,0)    }
R_U2_CTRL_R1         U2_CTRL_RDIV U2_CTRL_N16844013  5k  
R_U2_CTRL_R5         U2_CTRL_N16842721 U2_CTRL_N16846230  {5/0.693} TC=0,0 
X_U2_CTRL_U22         U2_CTRL_N16847936 U2_CTRL_N16841164 PFM AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_CTRL_R2         VIN U2_CTRL_RDIV  5k  
C_U2_CTRL_C2         0 U2_CTRL_N16846230  1n  TC=0,0 
E_U2_CTRL_E1         U2_CTRL_N16844013 0 CPOUT 0 1
X_U2_CTRL_U10         U2_CTRL_UVLO U2_CTRL_N16785976 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U2_CTRL_V12         U2_CTRL_N16842955 0 7.5m
X_U2_CTRL_U3         U2_CTRL_THRES_OFFSET U2_CTRL_RDIV U2_CTRL_N16842955
+  U2_CTRL_N16842721 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_CTRL_U24         U2_CTRL_N16846230 U2_CTRL_N16842721 d_d PARAMS:
X_U2_CTRL_U18         U2_CTRL_N16785492 U2_CTRL_N16785976 SHDN OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U2_CTRL_V11         U2_CTRL_THRES_OFFSET 0 13m
X_U2_CTRL_U9         EN_OK U2_CTRL_N16785492 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_CTRL_U2         VIN U2_CTRL_N16786076 U2_CTRL_N16786106 U2_CTRL_UVLO
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_CTRL_V9         U2_CTRL_N16786106 0 0.2
V_U2_CTRL_V13         U2_CTRL_N16841164 0 1
V_U2_CTRL_V10         U2_CTRL_N16786076 0 2.6
E_ABM7         PRECH_PULSE 0 VALUE { IF(V(Pi)>0.5 & V(EN_OK)<0.5,1,0)    }
R_R7         CPOUT N17221946  1meg  
V_V9         N16760389 0 0.8
X_U21         N16759705 PFM N16759819 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4         N17221946 0 N17345547 N17324527 COMPHYS_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_R4         E N16871772  {240/0.693} TC=0,0 
E_ABM11         QUIES 0 VALUE {
+  ((2.5456*V(VIN)*V(VIN)*V(VIN))-(18.891*V(VIN)*V(VIN))+(83.109*V(VIN))+79.152)/1000000
+     }
X_U22         N16759799 N16759819 PHI N16759875 SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_V15         N16899260 CN 0
E_ABM12         ISHDN 0 VALUE { (1.6u*V(VIN))+3u    }
X_S12    PHI2 0 CP 0 LM27761_TOP_S12 
V_V14         N17365724 N16896781 0
V_V12         N16760455 0 1.2
X_U15         N16759799 N16759705 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_S11    PHI1 0 N16896781 CP LM27761_TOP_S11 
X_S13    PHI2 0 N16760001 CPOUT LM27761_TOP_S13 
E_ABM8         CPUMP 0 VALUE {
+  IF(V(Cp)<(V(VIN)*0.73),85m,IF(V(Cp)>(V(VIN)*0.73) &
+  V(Cp)<(V(VIN)*0.87),30m,IF(V(Cp)>(V(VIN)*0.87) & V(Cp)<(V(VIN)*0.99),2m,0)))  
+   }
C_C3         0 ILIM_COMP  1n  
X_S14    PHI1 0 N16899260 0 LM27761_TOP_S14 
X_S15    PRECH_PULSE 0 CN 0 LM27761_TOP_S15 
R_R3         GND 0  1m  
V_V22         N17345547 0 0Vdc
M_M2         IN- N17365711 N17365724 N17365724 NMOS_SIMPLE           
G_ABMII2         N16978607 CP VALUE { IF(V(PRECH_PULSE)>0.5,V(CPUMP),0)    }
V_V21         N17365711 N17365724 1.55m
X_U23         N16871772 E d_d PARAMS:
E_ABM6         PI 0 VALUE { IF(V(N17015088)>0.5,1,0)    }
X_U_osc_U131         U_osc_N16690266 U_osc_N16690364 U_osc_MUXCLK
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_osc_U134         SHDN U_osc_N16690380 U_osc_N16690352 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U_osc_V46         U_osc_N16690364 0 2.5
X_U_osc_U135         VIN U_osc_N16690808 freq_Current 
G_U_osc_G1         U_osc_N16690502 U_osc_N16690266 U_osc_N16690808 0 1
X_U_osc_S26    U_osc_N16690352 0 U_osc_N16690266 0 Oscilator_U_osc_S26 
V_U_osc_V45         U_osc_N16690502 0 5
X_U_osc_U136         N16759799 U_osc_N16690232 U_osc_MUXCLK U_osc_N16690232 0 0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U_osc_D11         U_osc_N16690266 U_osc_N16690502 D_D1 
X_U_osc_U132         U_osc_N16690334 U_osc_N16690380 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
C_U_osc_C79         U_osc_N16690266 0  0.9134p  
X_U_osc_U133         U_osc_MUXCLK U_osc_N16690334 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=5n
R_R8         N17324527 ILIM_COMP  1k  
V_V18         N16978607 0 1
C_C1         0 N16871772  1u  TC=0,0 
.IC         V(U_osc_N16690266 )=0
.IC         V(U_osc_MUXCLK )=0
.IC         V(U_osc_N16690334 )=1
.PARAM  psrr=1.25m uvlo=-2 venb=0 ilim=-1.2 pole=3k rinp=1e7 zero=300k rout=10m
+  ttrn=260u ehys=0 vref=-1.216 uhys=2 drop=0
.ENDS LM27761_TRANS
*$
.subckt LDO_u3_F1 1 2 3 4  
F_u3_F1         3 4 VF_u3_F1 1
VF_u3_F1         1 2 0V
.ends LDO_u3_F1
*$
.subckt LDO_u3_S2 1 2 3 4  
S_u3_S2         3 4 1 2 _u3_S2
RS_u3_S2         1 2 1G
.MODEL         _u3_S2 VSWITCH Roff=2 Ron=30 Voff=0.1V Von=0.5V
.ends LDO_u3_S2
*$
.subckt LDO_u3_H1 1 2 3 4  
H_u3_H1         3 4 VH_u3_H1 1
VH_u3_H1         1 2 0V
.ends LDO_u3_H1
*$
.subckt LM27761_TOP_S12 1 2 3 4  
S_S12         3 4 1 2 _S12
RS_S12         1 2 1G
.MODEL         _S12 VSWITCH Roff=1e12 Ron=300m Voff=0.2V Von=0.8V
.ends LM27761_TOP_S12
*$
.subckt LM27761_TOP_S11 1 2 3 4  
S_S11         3 4 1 2 _S11
RS_S11         1 2 1G
.MODEL         _S11 VSWITCH Roff=1e12 Ron=300m Voff=0.2V Von=0.8V
.ends LM27761_TOP_S11
*$
.subckt LM27761_TOP_S13 1 2 3 4  
S_S13         3 4 1 2 _S13
RS_S13         1 2 1G
.MODEL         _S13 VSWITCH Roff=1e12 Ron=300m Voff=0.2V Von=0.8V
.ends LM27761_TOP_S13
*$
.subckt LM27761_TOP_S14 1 2 3 4  
S_S14         3 4 1 2 _S14
RS_S14         1 2 1G
.MODEL         _S14 VSWITCH Roff=1e12 Ron=215m Voff=0.2V Von=0.8V
.ends LM27761_TOP_S14
*$
.subckt LM27761_TOP_S15 1 2 3 4  
S_S15         3 4 1 2 _S15
RS_S15         1 2 1G
.MODEL         _S15 VSWITCH Roff=1e9 Ron=10m Voff=0.0V Von=1.0V
.ends LM27761_TOP_S15
*$
.subckt Oscilator_U_osc_S26 1 2 3 4  
S_U_osc_S26         3 4 1 2 _U_osc_S26
RS_U_osc_S26         1 2 1G
.MODEL         _U_osc_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscilator_U_osc_S26
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5.0n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.subckt rvar 101 102 201 202 Params: Rref=1
* nodes : 101 102 : nodes between which variable resistance is placed
* 201 202 : nodes to whose voltage the resistance is proportional
* parameters : rref : reference value of the resistance
rin 201 202 1G; input resistance
r 301 0 {rref}
fcopy 0 301 vsense 1; copy output current thru Z
eout 101 106 poly(2) 201 202 301 0 0 0 0 0 1; multiply VoverZ with Vctrl
vsense 106 102 0; sense iout
.ends
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT freq_Current  Vin  Vo             
E_Current  Vo 0 VALUE = {IF (V(Vin) < 2.7, 10u ,
+ IF (V(Vin) < 5.1 & V(Vin) > 2.7, (-(70e-9)*V(Vin)+10e-6),
+ IF (V(Vin) > 5.1 ,((166.66e-9)*V(Vin)+9.875e-6) , 9.875u ) ) ) }
.ENDS freq_Current
*$

.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
*$
.model NMOS_SIMPLE NMOS
+ VTO     = 0
+ KP      = 1e6
+ LAMBDA  = 0.001
*$

.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$