0.4
2016.2
D:/FPGA/MiniSys/MiniSys.sim/sim_1/synth/func/line_sim_func_synth.v,1515045545,verilog,,,,,,,,,,,
D:/FPGA/MiniSys/MiniSys.srcs/sim_1/new/line_sim.v,1514976151,verilog,,,,,,,,,,,
