import ctypes
import json
import os
import re
import shutil
import subprocess
import sys
from collections.abc import Sequence
from pathlib import Path
from uuid import uuid4

import numpy as np
from numpy.typing import NDArray

from ...cmvm.types import CombLogic, Pipeline, _minimal_kif
from ...trace.pipeline import to_pipeline
from .. import rtl


def get_io_kifs(sol: CombLogic | Pipeline):
    inp_kifs = tuple(zip(*map(_minimal_kif, sol.inp_qint)))
    out_kifs = tuple(zip(*map(_minimal_kif, sol.out_qint)))
    return np.array(inp_kifs, np.int8), np.array(out_kifs, np.int8)


class at_path:
    def __init__(self, path: str | Path):
        self._path = Path(path)
        self._orig_cwd = None

    def __enter__(self):
        self._orig_cwd = Path.cwd()
        os.chdir(self._path)

    def __exit__(self, exc_type, exc_value, traceback):
        os.chdir(self._orig_cwd)  # type: ignore


class RTLModel:
    def __init__(
        self,
        solution: CombLogic | Pipeline,
        prj_name: str,
        path: str | Path,
        flavor: str = 'verilog',
        latency_cutoff: float = -1,
        print_latency: bool = True,
        part_name: str = 'xcvu13p-flga2577-2-e',
        clock_period: float = 5,
        clock_uncertainty: float = 0.1,
        io_delay_minmax: tuple[float, float] = (0.2, 0.4),
        register_layers: int = 1,
    ):
        self._flavor = flavor.lower()
        self._solution = solution
        self._path = Path(path)
        self._prj_name = prj_name
        self._latency_cutoff = latency_cutoff
        self._print_latency = print_latency
        self.__src_root = Path(rtl.__file__).parent
        self._part_name = part_name
        self._clock_period = clock_period
        self._clock_uncertainty = clock_uncertainty
        self._io_delay_minmax = io_delay_minmax
        self._register_layers = register_layers

        assert self._flavor in ('vhdl', 'verilog'), f'Unsupported flavor {flavor}, only vhdl and verilog are supported.'

        self._pipe = solution if isinstance(solution, Pipeline) else None
        if latency_cutoff > 0 and self._pipe is None:
            assert isinstance(solution, CombLogic)
            self._pipe = to_pipeline(solution, latency_cutoff, verbose=False)

        if self._pipe is not None:
            # get actual latency cutoff
            latency_cutoff = int(max(max(st.latency) / (i + 1) for i, st in enumerate(self._pipe.solutions)))
            self._latency_cutoff = latency_cutoff

        self._lib = None
        self._uuid = None

    def write(self):
        flavor = self._flavor
        suffix = 'v' if flavor == 'verilog' else 'vhd'
        if flavor == 'vhdl':
            from .vhdl import binder_gen, comb_logic_gen, generate_io_wrapper, pipeline_logic_gen
        else:  # verilog
            from .verilog import binder_gen, comb_logic_gen, generate_io_wrapper, pipeline_logic_gen

        from .verilog.comb import table_mem_gen

        (self._path / 'src/static').mkdir(parents=True, exist_ok=True)
        (self._path / 'sim').mkdir(exist_ok=True)
        (self._path / 'model').mkdir(exist_ok=True)
        (self._path / 'src/memfiles').mkdir(exist_ok=True)
        if self._pipe is not None:  # Pipeline
            # Main logic
            codes = pipeline_logic_gen(self._pipe, self._prj_name, self._print_latency, register_layers=self._register_layers)

            # Table memory files
            memfiles: dict[str, str] = {}
            for comb in self._pipe.solutions:
                memfiles.update(table_mem_gen(comb))

            for k, v in codes.items():
                with open(self._path / f'src/{k}.{suffix}', 'w') as f:
                    f.write(v)

            # Build scripts
            for path in (self.__src_root).glob('common_source/build_*_prj.tcl'):
                with open(path) as f:
                    tcl = f.read()
                tcl = tcl.replace('$::env(DEVICE)', self._part_name)
                tcl = tcl.replace('$::env(PROJECT_NAME)', self._prj_name)
                tcl = tcl.replace('$::env(SOURCE_TYPE)', flavor)
                with open(self._path / path.name, 'w') as f:
                    f.write(tcl)

            # Timing constraint
            for fmt in ('xdc', 'sdc'):
                with open(self.__src_root / f'common_source/template.{fmt}') as f:
                    constraint = f.read()
                constraint = constraint.replace('$::env(CLOCK_PERIOD)', str(self._clock_period))
                constraint = constraint.replace('$::env(UNCERTAINITY_SETUP)', str(self._clock_uncertainty))
                constraint = constraint.replace('$::env(UNCERTAINITY_HOLD)', str(self._clock_uncertainty))
                constraint = constraint.replace('$::env(DELAY_MAX)', str(self._io_delay_minmax[1]))
                constraint = constraint.replace('$::env(DELAY_MIN)', str(self._io_delay_minmax[0]))
                with open(self._path / f'src/{self._prj_name}.{fmt}', 'w') as f:
                    f.write(constraint)

            # C++ binder w/ HDL wrapper for uniform bw
            binder = binder_gen(self._pipe, f'{self._prj_name}_wrapper', 1, self._register_layers)

            # Verilog IO wrapper (non-uniform bw to uniform one, clk passthrough)
            io_wrapper = generate_io_wrapper(self._pipe, self._prj_name, True)

            self._pipe.save(self._path / 'model/pipeline.json')
        else:  # Comb
            assert isinstance(self._solution, CombLogic)

            # Table memory files
            memfiles = table_mem_gen(self._solution)

            # Main logic
            code = comb_logic_gen(self._solution, self._prj_name, self._print_latency, '`timescale 1ns/1ps')
            with open(self._path / f'src/{self._prj_name}.{suffix}', 'w') as f:
                f.write(code)

            # Verilog IO wrapper (non-uniform bw to uniform one, no clk)
            io_wrapper = generate_io_wrapper(self._solution, self._prj_name, False)
            binder = binder_gen(self._solution, f'{self._prj_name}_wrapper')

        # Write table memory files
        for name, mem in memfiles.items():
            with open(self._path / 'src/memfiles' / name, 'w') as f:
                f.write(mem)

        with open(self._path / f'src/{self._prj_name}_wrapper.{suffix}', 'w') as f:
            f.write(io_wrapper)
        with open(self._path / f'sim/{self._prj_name}_wrapper_binder.cc', 'w') as f:
            f.write(binder)

        # Common resource copy
        for path in self.__src_root.glob(f'{flavor}/source/*.{suffix}'):
            shutil.copy(path, self._path / 'src/static')

        shutil.copy(self.__src_root / 'common_source/build_binder.mk', self._path / 'sim')
        shutil.copy(self.__src_root / 'common_source/ioutil.hh', self._path / 'sim')
        shutil.copy(self.__src_root / 'common_source/binder_util.hh', self._path / 'sim')
        self._solution.save(self._path / 'model/comb.json')
        with open(self._path / 'metadata.json', 'w') as f:
            misc = {'cost': self._solution.cost}
            if self._pipe is not None:
                misc['latency'] = len(self._pipe[0])
                misc['reg_bits'] = self._pipe.reg_bits
            f.write(json.dumps(misc))

    def _compile(self, verbose=False, openmp=True, nproc=None, o3: bool = False, clean=True):
        """Same as compile, but will not write to the library

        Parameters
        ----------
        verbose : bool, optional
            Verbose output, by default False
        openmp : bool, optional
            Enable openmp, by default True
        nproc : int | None, optional
            Number of processes to use for compilation, by default None
            If None, will use the number of CPU cores, but not more than 32.
        o3 : bool | None, optional
            Turn on -O3 flag, by default False
        clean : bool, optional
            Remove obsolete shared object files and `obj_dir`, by default True

        Raises
        ------
        RuntimeError
            If compilation fails
        """

        self._uuid = str(uuid4())
        args = ['make', '-f', 'build_binder.mk']
        env = os.environ.copy()
        env['VM_PREFIX'] = f'{self._prj_name}_wrapper'
        env['STAMP'] = self._uuid
        env['EXTRA_CXXFLAGS'] = '-fopenmp' if openmp else ''
        env['VERILATOR_FLAGS'] = '-Wall' if self._flavor == 'verilog' else ''
        if nproc is not None:
            env['N_JOBS'] = str(nproc)
        if o3:
            args.append('fast')

        if clean:
            m = re.compile(r'^lib.*[0-9a-f]{8}-[0-9a-f]{4}-[0-9a-f]{4}-[0-9a-f]{4}-[0-9a-f]{12}\.so$')
            for p in (self._path / 'sim').iterdir():
                if not p.is_dir() and m.match(p.name):
                    p.unlink()
            subprocess.run(
                ['make', '-f', 'build_binder.mk', 'clean'],
                env=env,
                cwd=self._path / 'sim',
                check=True,
                capture_output=not verbose,
            )

        try:
            r = subprocess.run(args, env=env, check=True, cwd=self._path / 'sim', capture_output=not verbose)
        except subprocess.CalledProcessError as e:
            print(e.stderr.decode(), file=sys.stderr)
            print(e.stdout.decode(), file=sys.stdout)
            raise RuntimeError('Compilation failed!!') from e
        if r.returncode != 0:
            print(r.stderr.decode(), file=sys.stderr)
            print(r.stdout.decode(), file=sys.stderr)
            raise RuntimeError('Compilation failed!!')

        if clean:
            subprocess.run(['rm', '-rf', 'obj_dir'], cwd=self._path / 'sim', check=True, capture_output=not verbose)

        self._load_lib(self._uuid)

    def _load_lib(self, uuid: str | None = None):
        uuid = uuid if uuid is not None else self._uuid
        if uuid is None:
            # load .so if there is only one, otherwise raise an error
            libs = list(self._path.glob(f'sim/lib{self._prj_name}_wrapper_*.so'))
            if len(libs) == 0:
                raise RuntimeError(f'Cannot load library, found {len(libs)} libraries in {self._path}')
            uuid = libs[0].name.split('_')[-1].split('.', 1)[0]
        self._uuid = uuid
        lib_path = self._path / f'sim/lib{self._prj_name}_wrapper_{uuid}.so'
        if not lib_path.exists():
            raise RuntimeError(f'Library {lib_path} does not exist')
        self._lib = ctypes.CDLL(str(lib_path))

    def compile(self, verbose=False, openmp=True, nproc: int | None = None, o3: bool = False, clean=True):
        """Compile the generated code to a emulator for logic simulation.

        Parameters
        ----------
        verbose : bool, optional
            Verbose output, by default False
        openmp : bool, optional
            Enable openmp, by default True
        nproc : int | None, optional
            Number of processes to use for compilation, by default None
            If None, will use the number of CPU cores, but not more than 32.
        o3 : bool | None, optional
            Turn on -O3 flag, by default False
        clean : bool, optional
            Remove obsolete shared object files and `obj_dir`, by default True

        Raises
        ------
        RuntimeError
            If compilation fails
        """
        self.write()
        self._compile(verbose=verbose, openmp=openmp, nproc=nproc, o3=o3, clean=clean)

    def predict(self, data: NDArray[np.floating] | Sequence[NDArray[np.floating]]) -> NDArray[np.float32]:
        """Run the model on the input data.

        Parameters
        ----------
        data : NDArray[np.floating]|Sequence[NDArray[np.floating]]
            Input data to the model. The shape is ignored, and the number of samples is
            determined by the size of the data.

        Returns
        -------
        NDArray[np.float64]
            Output of the model in shape (n_samples, output_size).
        """

        if isinstance(data, Sequence):
            data = np.concatenate([a.reshape(a.shape[0], -1) for a in data], axis=-1)

        assert self._lib is not None, 'Library not loaded, call .compile() first.'
        inp_size, out_size = self._solution.shape

        assert data.size % inp_size == 0, f'Input size {data.size} is not divisible by {inp_size}'
        n_sample = data.size // inp_size

        kifs_in, kifs_out = get_io_kifs(self._solution)
        k_in, i_in, f_in = map(np.max, kifs_in)
        k_out, i_out, f_out = map(np.max, kifs_out)
        assert k_in + i_in + f_in <= 32, "Padded inp bw doesn't fit in int32. Emulation not supported"
        assert k_out + i_out + f_out <= 32, "Padded out bw doesn't fit in int32. Emulation not supported"

        inp_data = np.empty(n_sample * inp_size, dtype=np.int32)
        out_data = np.empty(n_sample * out_size, dtype=np.int32)

        # Convert to int32 matching the LSB position
        inp_data[:] = np.floor(data.ravel() * 2.0**f_in)

        inp_buf = inp_data.ctypes.data_as(ctypes.POINTER(ctypes.c_int32))
        out_buf = out_data.ctypes.data_as(ctypes.POINTER(ctypes.c_int32))

        with at_path(self._path / 'src/memfiles'):
            self._lib.inference(inp_buf, out_buf, n_sample)

        # Unscale the output int32 to recover fp values
        k, i, f = np.max(k_out), np.max(i_out), np.max(f_out)
        a, b, c = 2.0 ** (k + i + f), k * 2.0 ** (i + f), 2.0**-f
        return ((out_data.reshape(n_sample, out_size) + b) % a - b) * c.astype(np.float32)

    def __repr__(self):
        inp_size, out_size = self._solution.shape
        cost = round(self._solution.cost)
        kifs_in, kifs_out = get_io_kifs(self._solution)
        in_bits, out_bits = np.sum(kifs_in), np.sum(kifs_out)
        if self._pipe is not None:
            n_stage = len(self._pipe[0])
            delay_suffix = '' if self._register_layers == 1 else f'x {self._register_layers} '
            lat_cutoff = self._latency_cutoff
            reg_bits = self._pipe.reg_bits
            spec = f"""Top Module: {self._prj_name}\n====================
{inp_size} ({in_bits} bits) -> {out_size} ({out_bits} bits)
{n_stage} {delay_suffix}stages @ max_delay={lat_cutoff}
Estimated cost: {cost} LUTs, {reg_bits} FFs"""

        else:
            spec = f"""Top Module: {self._prj_name}\n====================
{inp_size} ({in_bits} bits) -> {out_size} ({out_bits} bits)
combinational @ delay={self._solution.latency}
Estimated cost: {cost} LUTs"""

        is_compiled = self._lib is not None
        if is_compiled:
            assert self._uuid is not None
            openmp = 'with OpenMP' if self._lib.openmp_enabled() else ''  # type: ignore
            spec += f'\nEmulator is compiled {openmp} ({self._uuid[-12:]})'
        else:
            spec += '\nEmulator is **not compiled**'
        return spec


class VerilogModel(RTLModel):
    def __init__(
        self,
        solution: CombLogic | Pipeline,
        prj_name: str,
        path: str | Path,
        latency_cutoff: float = -1,
        print_latency: bool = True,
        part_name: str = 'xcvu13p-flga2577-2-e',
        clock_period: float = 5,
        clock_uncertainty: float = 0.1,
        io_delay_minmax: tuple[float, float] = (0.2, 0.4),
        register_layers: int = 1,
    ):
        self._hdl_model = super().__init__(
            solution,
            prj_name,
            path,
            'verilog',
            latency_cutoff,
            print_latency,
            part_name,
            clock_period,
            clock_uncertainty,
            io_delay_minmax,
            register_layers,
        )


class VHDLModel(RTLModel):
    def __init__(
        self,
        solution: CombLogic | Pipeline,
        prj_name: str,
        path: str | Path,
        latency_cutoff: float = -1,
        print_latency: bool = True,
        part_name: str = 'xcvu13p-flga2577-2-e',
        clock_period: float = 5,
        clock_uncertainty: float = 0.1,
        io_delay_minmax: tuple[float, float] = (0.2, 0.4),
        register_layers: int = 1,
    ):
        self._hdl_model = super().__init__(
            solution,
            prj_name,
            path,
            'vhdl',
            latency_cutoff,
            print_latency,
            part_name,
            clock_period,
            clock_uncertainty,
            io_delay_minmax,
            register_layers,
        )
