$date
	Mon Mar 04 19:41:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cy4 $end
$var reg 1 # cy_in $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module DUT $end
$var wire 1 # cy_in $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 3 ) cy_out [2:0] $end
$var wire 1 " cy4 $end
$scope module B0 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 # cy_in $end
$var wire 1 , sum $end
$var wire 1 - cy_out $end
$scope module c1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 # cy_in $end
$var wire 1 - cy_out $end
$var wire 1 . t1 $end
$var wire 1 / t2 $end
$var wire 1 0 t3 $end
$upscope $end
$scope module s1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 # cy_in $end
$var wire 1 , sum $end
$var wire 1 1 t $end
$upscope $end
$upscope $end
$scope module B1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cy_in $end
$var wire 1 5 sum $end
$var wire 1 6 cy_out $end
$scope module c1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cy_in $end
$var wire 1 6 cy_out $end
$var wire 1 7 t1 $end
$var wire 1 8 t2 $end
$var wire 1 9 t3 $end
$upscope $end
$scope module s1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 4 cy_in $end
$var wire 1 5 sum $end
$var wire 1 : t $end
$upscope $end
$upscope $end
$scope module B2 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = cy_in $end
$var wire 1 > sum $end
$var wire 1 ? cy_out $end
$scope module c1 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = cy_in $end
$var wire 1 ? cy_out $end
$var wire 1 @ t1 $end
$var wire 1 A t2 $end
$var wire 1 B t3 $end
$upscope $end
$scope module s1 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = cy_in $end
$var wire 1 > sum $end
$var wire 1 C t $end
$upscope $end
$upscope $end
$scope module B3 $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 F cy_in $end
$var wire 1 G sum $end
$var wire 1 " cy_out $end
$scope module c1 $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 F cy_in $end
$var wire 1 " cy_out $end
$var wire 1 H t1 $end
$var wire 1 I t2 $end
$var wire 1 J t3 $end
$upscope $end
$scope module s1 $end
$var wire 1 D a $end
$var wire 1 E b $end
$var wire 1 F cy_in $end
$var wire 1 G sum $end
$var wire 1 K t $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
bx (
bx '
bx &
bx %
bx $
x#
x"
bx !
$end
#5
1I
1J
1G
1A
1B
1>
18
19
15
1F
1=
14
1"
1?
16
b1111 !
b1111 (
1,
b111 )
1-
1H
0K
1@
0C
17
0:
1.
01
1/
10
1E
1<
13
1+
1D
1;
12
1*
1#
b1111 %
b1111 '
b1111 $
b1111 &
#10
0G
0>
05
0F
0=
04
0"
0?
06
b0 )
0-
0J
0B
09
0H
0I
0@
0A
07
08
0.
0/
00
b0 !
b0 (
0,
0E
0<
03
0+
0D
0;
02
0*
0#
b0 %
b0 '
b0 $
b0 &
#15
b1000 !
b1000 (
1G
1K
1D
b1000 $
b1000 &
#20
1"
b0 !
b0 (
0G
1H
0K
1E
b1000 %
b1000 '
#25
0"
1>
15
b111 !
b111 (
1,
0H
1C
1:
11
0E
0D
1;
12
1*
b0 %
b0 '
b111 $
b111 &
#30
1G
1F
1?
1A
0>
1=
16
18
05
14
b111 )
1-
1/
b1000 !
b1000 (
0,
1#
#35
