$date
	Sun Oct 23 01:51:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#619761
b10101 !
1"
#619762
b10101 &
b10101 %
1$
#619763
0"
#619766
b1000000 &
b1000000 %
#619770
b100000 &
b100000 %
#619774
b10000 &
b10000 %
#619778
b1000 &
b1000 %
#619782
b100 &
b100 %
#619786
b10 &
b10 %
#619790
b1 &
1#
b1 %
#619794
b0 &
b0 %
0#
0$
#1565050
b100 &
b100 %
1$
b100 !
1"
#1565051
0"
#1565054
b10 &
b10 %
#1565058
b1 &
b1 %
1#
#1565062
b0 &
0#
b0 %
0$
#2614477
b1100 !
1"
#2614478
b1100 &
b1100 %
1$
#2614479
0"
#2614482
b110 &
b110 %
#2614486
b11 &
b11 %
#2614490
b1010 &
b1010 %
#2614494
b101 &
b101 %
#2614498
b10000 &
b10000 %
#2614502
b1000 &
b1000 %
#2614506
b100 &
b100 %
#2614510
b10 &
b10 %
#2614514
b1 &
b1 %
1#
#2614518
b0 &
0#
b0 %
0$
#4500012
