Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ExecutionStage_tb_behav xil_defaultlib.ExecutionStage_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/Execute_Stage.v" Line 1. Module ExecutionStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v" Line 1. Module ForwardingUnitWithMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/Branch_Unit.v" Line 2. Module Branch_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/Execute_Stage.v" Line 1. Module ExecutionStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/Forwarding_Unit.v" Line 1. Module ForwardingUnitWithMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v" Line 1. Module ALU_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "M:/College/BTP/Vivado_Simulations/EX_Stage/Branch_Unit.v" Line 2. Module Branch_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ForwardingUnitWithMUX
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Unit
Compiling module xil_defaultlib.ExecutionStage
Compiling module xil_defaultlib.ExecutionStage_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ExecutionStage_tb_behav
