##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (CyHFCLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_intClock       | N/A                   | Target: 16.00 MHz  | 
Clock: ADC_intClock(FFB)  | N/A                   | Target: 16.00 MHz  | 
Clock: Clock_1            | Frequency: 81.81 MHz  | Target: 0.00 MHz   | 
Clock: CyHFCLK            | Frequency: 68.07 MHz  | Target: 48.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO              | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK            | N/A                   | Target: 0.03 MHz   | 
Clock: CySYSCLK           | N/A                   | Target: 48.00 MHz  | 
Clock: RTC_SCBCLK         | N/A                   | Target: 1.60 MHz   | 
Clock: RTC_SCBCLK(FFB)    | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        6.66667e+009     -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       Clock_1        20833.3          8610         N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          6142         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
P0_0_B1(0)_PAD    23491         CyHFCLK:R         
P0_6_OE(0)_PAD    24125         CyHFCLK:R         
P0_7_R1(0)_PAD    23517         CyHFCLK:R         
P1_0_G2(0)_PAD    23155         CyHFCLK:R         
P1_1_B(0)_PAD     23981         CyHFCLK:R         
P1_2_A(0)_PAD     24848         CyHFCLK:R         
P1_3_done(0)_PAD  24970         CyHFCLK:R         
P1_4_LAT(0)_PAD   22527         CyHFCLK:R         
P1_5_C(0)_PAD     25519         CyHFCLK:R         
P3_0_B2(0)_PAD    22773         CyHFCLK:R         
P3_1_CLK(0)_PAD   22593         CyHFCLK:R         
P3_5_R2(0)_PAD    22846         CyHFCLK:R         
P3_7_G1(0)_PAD    23422         CyHFCLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 81.81 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P0_2(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8610p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#320000 vs. Clock_1:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
P0_2(0)/in_clock                                      iocell10                0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
P0_2(0)/fb                                  iocell10      4047   4047   8610  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell10   4666   8713   8610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell10                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 68.07 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : Net_7639/main_8
Capture Clock  : Net_7639/clock_0
Path slack     : 6142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11181
-------------------------------------   ----- 
End-of-path arrival time (ps)           11181
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   6142  RISE       1
Net_7639/main_8                                macrocell8      3841  11181   6142  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : Net_7639/main_8
Capture Clock  : Net_7639/clock_0
Path slack     : 6142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11181
-------------------------------------   ----- 
End-of-path arrival time (ps)           11181
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   6142  RISE       1
Net_7639/main_8                                macrocell8      3841  11181   6142  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1


5.2::Critical Path Report for (CyHFCLK:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P0_2(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8610p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#320000 vs. Clock_1:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
P0_2(0)/in_clock                                      iocell10                0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
P0_2(0)/fb                                  iocell10      4047   4047   8610  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell10   4666   8713   8610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell10                0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_8141/main_0
Capture Clock  : Net_8141/clock_0
Path slack     : 6666659589p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell10                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell10   1250   1250  6666659589  RISE       1
Net_8141/main_0                        macrocell9    2318   3568  6666659589  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_8141/clock_0                                          macrocell9                 0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : Net_7639/main_8
Capture Clock  : Net_7639/clock_0
Path slack     : 6142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11181
-------------------------------------   ----- 
End-of-path arrival time (ps)           11181
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   6142  RISE       1
Net_7639/main_8                                macrocell8      3841  11181   6142  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : lat/main_7
Capture Clock  : lat/clock_0
Path slack     : 6154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11170
-------------------------------------   ----- 
End-of-path arrival time (ps)           11170
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   6142  RISE       1
lat/main_7                                     macrocell18     3830  11170   6154  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb
Path End       : Net_7639/main_4
Capture Clock  : Net_7639/clock_0
Path slack     : 6612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb  datapathcell1   7210   7210   6612  RISE       1
Net_7639/main_4                                macrocell8      3501  10711   6612  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : \LED_Matrix_1:State_1\/main_7
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 7189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   6142  RISE       1
\LED_Matrix_1:State_1\/main_7                  macrocell13     2795  10135   7189  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb
Path End       : \LED_Matrix_1:State_0\/main_7
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 7205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_blk_stat_comb  datapathcell1   7340   7340   6142  RISE       1
\LED_Matrix_1:State_0\/main_7                  macrocell12     2779  10119   7205  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb
Path End       : \LED_Matrix_1:State_0\/main_3
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 7501p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9822
-------------------------------------   ---- 
End-of-path arrival time (ps)           9822
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb  datapathcell1   7210   7210   6612  RISE       1
\LED_Matrix_1:State_0\/main_3                  macrocell12     2612   9822   7501  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb
Path End       : \LED_Matrix_1:State_1\/main_3
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 7512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9811
-------------------------------------   ---- 
End-of-path arrival time (ps)           9811
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/busclk                   datapathcell1           0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/f1_bus_stat_comb  datapathcell1   7210   7210   6612  RISE       1
\LED_Matrix_1:State_1\/main_3                  macrocell13     2601   9811   7512  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_1
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 7986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q                macrocell13     1250   1250   7986  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_1  datapathcell2   5298   6548   7986  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:datapath_2:u0\/cs_addr_1
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 7988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q                macrocell13     1250   1250   7986  RISE       1
\LED_Matrix_1:datapath_2:u0\/cs_addr_1  datapathcell3   5295   6545   7988  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P0_2(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 8610p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyHFCLK:R#320000 vs. Clock_1:R#2)   20833
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
P0_2(0)/in_clock                                      iocell10                0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
P0_2(0)/fb                                  iocell10      4047   4047   8610  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell10   4666   8713   8610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell10                0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_2:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 8689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell12     1250   1250   8689  RISE       1
\LED_Matrix_1:datapath_2:u0\/cs_addr_0  datapathcell3   4594   5844   8689  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 8689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5844
-------------------------------------   ---- 
End-of-path arrival time (ps)           5844
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell12     1250   1250   8689  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_0  datapathcell2   4594   5844   8689  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:datapath_0:u0\/cs_addr_2
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 8726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q                macrocell14     1250   1250   8726  RISE       1
\LED_Matrix_1:datapath_0:u0\/cs_addr_2  datapathcell1   4558   5808   8726  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:datapath_0:u0\/cs_addr_1
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 9200p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q                macrocell13     1250   1250   7986  RISE       1
\LED_Matrix_1:datapath_0:u0\/cs_addr_1  datapathcell1   4083   5333   9200  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_1:u0\/so_comb
Path End       : Net_7606/main_4
Capture Clock  : Net_7606/clock_0
Path slack     : 9547p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_1:u0\/so_comb  datapathcell2   4490   4490   9547  RISE       1
Net_7606/main_4                       macrocell4      3286   7776   9547  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/so_comb
Path End       : Net_7609/main_4
Capture Clock  : Net_7609/clock_0
Path slack     : 9640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/so_comb  datapathcell1   4490   4490   9640  RISE       1
Net_7609/main_4                       macrocell7      3194   7684   9640  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:datapath_0:u0\/cs_addr_0
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 9892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q                macrocell12     1250   1250   8689  RISE       1
\LED_Matrix_1:datapath_0:u0\/cs_addr_0  datapathcell1   3391   4641   9892  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:datapath_2:u0\/cs_addr_2
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 9975p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q                macrocell14     1250   1250   8726  RISE       1
\LED_Matrix_1:datapath_2:u0\/cs_addr_2  datapathcell3   3308   4558   9975  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:datapath_1:u0\/cs_addr_2
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 9977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -6300
--------------------------------------------   ----- 
End-of-path required time (ps)                 14533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q                macrocell14     1250   1250   8726  RISE       1
\LED_Matrix_1:datapath_1:u0\/cs_addr_2  datapathcell2   3307   4557   9977  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_1:u0\/so_comb
Path End       : Net_7607/main_4
Capture Clock  : Net_7607/clock_0
Path slack     : 10289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_1:u0\/so_comb  datapathcell2   4490   4490   9547  RISE       1
Net_7607/main_4                       macrocell5      2544   7034  10289  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7548/main_2
Capture Clock  : Net_7548/clock_0
Path slack     : 10416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7548/main_2           macrocell2    5657   6907  10416  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7608/main_2
Capture Clock  : Net_7608/clock_0
Path slack     : 10416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7608/main_2           macrocell6    5657   6907  10416  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7639/main_2
Capture Clock  : Net_7639/clock_0
Path slack     : 10416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7639/main_2           macrocell8    5657   6907  10416  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:State_2\/main_1
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 10416p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q       macrocell13   1250   1250   7986  RISE       1
\LED_Matrix_1:State_2\/main_1  macrocell14   5657   6907  10416  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_0:u0\/so_comb
Path End       : Net_7605/main_4
Capture Clock  : Net_7605/clock_0
Path slack     : 10524p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_0:u0\/so_comb  datapathcell1   4490   4490   9640  RISE       1
Net_7605/main_4                       macrocell3      2309   6799  10524  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_2:u0\/so_comb
Path End       : Net_7548/main_4
Capture Clock  : Net_7548/clock_0
Path slack     : 10586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_2:u0\/so_comb  datapathcell3   4490   4490  10586  RISE       1
Net_7548/main_4                       macrocell2      2248   6738  10586  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:datapath_2:u0\/so_comb
Path End       : Net_7608/main_4
Capture Clock  : Net_7608/clock_0
Path slack     : 10586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:datapath_2:u0\/so_comb  datapathcell3   4490   4490  10586  RISE       1
Net_7608/main_4                       macrocell6      2248   6738  10586  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7607/main_2
Capture Clock  : Net_7607/clock_0
Path slack     : 10773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7607/main_2           macrocell5    5300   6550  10773  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7609/main_2
Capture Clock  : Net_7609/clock_0
Path slack     : 10773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7609/main_2           macrocell7    5300   6550  10773  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:count8_0\/main_1
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 10773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q        macrocell13   1250   1250   7986  RISE       1
\LED_Matrix_1:count8_0\/main_1  macrocell15   5300   6550  10773  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : lat/main_2
Capture Clock  : lat/clock_0
Path slack     : 10773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
lat/main_2                macrocell18   5300   6550  10773  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : lat/main_4
Capture Clock  : lat/clock_0
Path slack     : 10958p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q  macrocell17   1250   1250  10958  RISE       1
lat/main_4                 macrocell18   5115   6365  10958  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7548/main_1
Capture Clock  : Net_7548/clock_0
Path slack     : 11465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7548/main_1           macrocell2    4608   5858  11465  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7608/main_1
Capture Clock  : Net_7608/clock_0
Path slack     : 11465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7608/main_1           macrocell6    4608   5858  11465  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7639/main_1
Capture Clock  : Net_7639/clock_0
Path slack     : 11465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7639/main_1           macrocell8    4608   5858  11465  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:State_2\/main_0
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 11465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q       macrocell12   1250   1250   8689  RISE       1
\LED_Matrix_1:State_2\/main_0  macrocell14   4608   5858  11465  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : Net_7639/main_5
Capture Clock  : Net_7639/clock_0
Path slack     : 11494p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q  macrocell17   1250   1250  10958  RISE       1
Net_7639/main_5            macrocell8    4579   5829  11494  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7537/main_3
Capture Clock  : Net_7537/clock_0
Path slack     : 11523p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7537/main_3           macrocell1    4551   5801  11523  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7606/main_3
Capture Clock  : Net_7606/clock_0
Path slack     : 11523p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7606/main_3           macrocell4    4551   5801  11523  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:State_0\/main_2
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 11545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q       macrocell14   1250   1250   8726  RISE       1
\LED_Matrix_1:State_0\/main_2  macrocell12   4528   5778  11545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:count8_1\/main_2
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 11545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q        macrocell14   1250   1250   8726  RISE       1
\LED_Matrix_1:count8_1\/main_2  macrocell16   4528   5778  11545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:count8_2\/main_2
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 11545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q        macrocell14   1250   1250   8726  RISE       1
\LED_Matrix_1:count8_2\/main_2  macrocell17   4528   5778  11545  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7537/main_2
Capture Clock  : Net_7537/clock_0
Path slack     : 11994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7537/main_2           macrocell1    4080   5330  11994  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7606/main_2
Capture Clock  : Net_7606/clock_0
Path slack     : 11994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7606/main_2           macrocell4    4080   5330  11994  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : Net_7605/main_2
Capture Clock  : Net_7605/clock_0
Path slack     : 11995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q  macrocell13   1250   1250   7986  RISE       1
Net_7605/main_2           macrocell3    4078   5328  11995  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:State_1\/main_1
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 11995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q       macrocell13   1250   1250   7986  RISE       1
\LED_Matrix_1:State_1\/main_1  macrocell13   4078   5328  11995  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:State_0\/main_1
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 11999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q       macrocell13   1250   1250   7986  RISE       1
\LED_Matrix_1:State_0\/main_1  macrocell12   4075   5325  11999  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:count8_1\/main_1
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 11999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q        macrocell13   1250   1250   7986  RISE       1
\LED_Matrix_1:count8_1\/main_1  macrocell16   4075   5325  11999  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_1\/q
Path End       : \LED_Matrix_1:count8_2\/main_1
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 11999p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_1\/q        macrocell13   1250   1250   7986  RISE       1
\LED_Matrix_1:count8_2\/main_1  macrocell17   4075   5325  11999  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7607/main_1
Capture Clock  : Net_7607/clock_0
Path slack     : 12113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7607/main_1           macrocell5    3961   5211  12113  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7609/main_1
Capture Clock  : Net_7609/clock_0
Path slack     : 12113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7609/main_1           macrocell7    3961   5211  12113  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:count8_0\/main_0
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 12113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q        macrocell12   1250   1250   8689  RISE       1
\LED_Matrix_1:count8_0\/main_0  macrocell15   3961   5211  12113  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : lat/main_1
Capture Clock  : lat/clock_0
Path slack     : 12113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
lat/main_1                macrocell18   3961   5211  12113  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:State_1\/main_6
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 12146p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q      macrocell15   1250   1250  12146  RISE       1
\LED_Matrix_1:State_1\/main_6  macrocell13   3927   5177  12146  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7605/main_3
Capture Clock  : Net_7605/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7605/main_3           macrocell3    3911   5161  12162  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:State_1\/main_2
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q       macrocell14   1250   1250   8726  RISE       1
\LED_Matrix_1:State_1\/main_2  macrocell13   3911   5161  12162  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:State_0\/main_6
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 12322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q      macrocell15   1250   1250  12146  RISE       1
\LED_Matrix_1:State_0\/main_6  macrocell12   3751   5001  12322  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:count8_1\/main_4
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 12322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q       macrocell15   1250   1250  12146  RISE       1
\LED_Matrix_1:count8_1\/main_4  macrocell16   3751   5001  12322  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:count8_2\/main_5
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 12322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q       macrocell15   1250   1250  12146  RISE       1
\LED_Matrix_1:count8_2\/main_5  macrocell17   3751   5001  12322  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : Net_7639/main_6
Capture Clock  : Net_7639/clock_0
Path slack     : 12396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q  macrocell16   1250   1250  12396  RISE       1
Net_7639/main_6            macrocell8    3678   4928  12396  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : lat/main_5
Capture Clock  : lat/clock_0
Path slack     : 12408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q  macrocell16   1250   1250  12396  RISE       1
lat/main_5                 macrocell18   3665   4915  12408  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:datapath_1:u0\/clk_en
Capture Clock  : \LED_Matrix_1:datapath_1:u0\/clock
Path slack     : 12539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2    2580   2580  12539  RISE       1
\LED_Matrix_1:datapath_1:u0\/clk_en    datapathcell2   3615   6195  12539  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_1:u0\/clock                    datapathcell2           0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7548/clk_en
Capture Clock  : Net_7548/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7548/clk_en                        macrocell2     3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7607/clk_en
Capture Clock  : Net_7607/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7607/clk_en                        macrocell5     3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7608/clk_en
Capture Clock  : Net_7608/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7608/clk_en                        macrocell6     3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7609/clk_en
Capture Clock  : Net_7609/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7609/clk_en                        macrocell7     3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7639/clk_en
Capture Clock  : Net_7639/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7639/clk_en                        macrocell8     3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:State_2\/clk_en
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
\LED_Matrix_1:State_2\/clk_en          macrocell14    3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:count8_0\/clk_en
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
\LED_Matrix_1:count8_0\/clk_en         macrocell15    3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:datapath_2:u0\/clk_en
Capture Clock  : \LED_Matrix_1:datapath_2:u0\/clock
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2    2580   2580  12539  RISE       1
\LED_Matrix_1:datapath_2:u0\/clk_en    datapathcell3   3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_2:u0\/clock                    datapathcell3           0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : lat/clk_en
Capture Clock  : lat/clock_0
Path slack     : 12542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
lat/clk_en                             macrocell18    3611   6191  12542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7606/q
Path End       : Net_7606/main_0
Capture Clock  : Net_7606/clock_0
Path slack     : 12554p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7606/q       macrocell4    1250   1250  12554  RISE       1
Net_7606/main_0  macrocell4    3519   4769  12554  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7537/q
Path End       : Net_7537/main_0
Capture Clock  : Net_7537/clock_0
Path slack     : 12611p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7537/q       macrocell1    1250   1250  12611  RISE       1
Net_7537/main_0  macrocell1    3462   4712  12611  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : lat/q
Path End       : lat/main_0
Capture Clock  : lat/clock_0
Path slack     : 12613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1

Data path
pin name    model name   delay     AT  slack  edge  Fanout
----------  -----------  -----  -----  -----  ----  ------
lat/q       macrocell18   1250   1250  12613  RISE       1
lat/main_0  macrocell18   3461   4711  12613  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7548/q
Path End       : Net_7548/main_0
Capture Clock  : Net_7548/clock_0
Path slack     : 12614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7548/q       macrocell2    1250   1250  12614  RISE       1
Net_7548/main_0  macrocell2    3460   4710  12614  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7605/q
Path End       : Net_7605/main_0
Capture Clock  : Net_7605/clock_0
Path slack     : 12614p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7605/q       macrocell3    1250   1250  12614  RISE       1
Net_7605/main_0  macrocell3    3459   4709  12614  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7639/q
Path End       : Net_7639/main_0
Capture Clock  : Net_7639/clock_0
Path slack     : 12624p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7639/q       macrocell8    1250   1250  12624  RISE       1
Net_7639/main_0  macrocell8    3449   4699  12624  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7607/q
Path End       : Net_7607/main_0
Capture Clock  : Net_7607/clock_0
Path slack     : 12645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7607/q       macrocell5    1250   1250  12645  RISE       1
Net_7607/main_0  macrocell5    3428   4678  12645  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7609/q
Path End       : Net_7609/main_0
Capture Clock  : Net_7609/clock_0
Path slack     : 12671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7609/q       macrocell7    1250   1250  12671  RISE       1
Net_7609/main_0  macrocell7    3403   4653  12671  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7537/main_1
Capture Clock  : Net_7537/clock_0
Path slack     : 12689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7537/main_1           macrocell1    3384   4634  12689  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7606/main_1
Capture Clock  : Net_7606/clock_0
Path slack     : 12689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7606/main_1           macrocell4    3384   4634  12689  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:State_0\/main_0
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 12696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q       macrocell12   1250   1250   8689  RISE       1
\LED_Matrix_1:State_0\/main_0  macrocell12   3377   4627  12696  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:count8_1\/main_0
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 12696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q        macrocell12   1250   1250   8689  RISE       1
\LED_Matrix_1:count8_1\/main_0  macrocell16   3377   4627  12696  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:count8_2\/main_0
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 12696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q        macrocell12   1250   1250   8689  RISE       1
\LED_Matrix_1:count8_2\/main_0  macrocell17   3377   4627  12696  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7548/main_3
Capture Clock  : Net_7548/clock_0
Path slack     : 12784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7548/main_3           macrocell2    3289   4539  12784  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7548/clock_0                                      macrocell2              0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7608/main_3
Capture Clock  : Net_7608/clock_0
Path slack     : 12784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7608/main_3           macrocell6    3289   4539  12784  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7639/main_3
Capture Clock  : Net_7639/clock_0
Path slack     : 12784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7639/main_3           macrocell8    3289   4539  12784  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:State_2\/main_2
Capture Clock  : \LED_Matrix_1:State_2\/clock_0
Path slack     : 12784p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q       macrocell14   1250   1250   8726  RISE       1
\LED_Matrix_1:State_2\/main_2  macrocell14   3289   4539  12784  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : Net_7605/main_1
Capture Clock  : Net_7605/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q  macrocell12   1250   1250   8689  RISE       1
Net_7605/main_1           macrocell3    3083   4333  12990  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_0\/q
Path End       : \LED_Matrix_1:State_1\/main_0
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 12990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_0\/q       macrocell12   1250   1250   8689  RISE       1
\LED_Matrix_1:State_1\/main_0  macrocell13   3083   4333  12990  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : \LED_Matrix_1:count8_0\/main_3
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 13063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q       macrocell15   1250   1250  12146  RISE       1
\LED_Matrix_1:count8_0\/main_3  macrocell15   3010   4260  13063  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : lat/main_6
Capture Clock  : lat/clock_0
Path slack     : 13063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q  macrocell15   1250   1250  12146  RISE       1
lat/main_6                 macrocell18   3010   4260  13063  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7607/main_3
Capture Clock  : Net_7607/clock_0
Path slack     : 13076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7607/main_3           macrocell5    2997   4247  13076  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7607/clock_0                                      macrocell5              0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : Net_7609/main_3
Capture Clock  : Net_7609/clock_0
Path slack     : 13076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
Net_7609/main_3           macrocell7    2997   4247  13076  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7609/clock_0                                      macrocell7              0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : \LED_Matrix_1:count8_0\/main_2
Capture Clock  : \LED_Matrix_1:count8_0\/clock_0
Path slack     : 13076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q        macrocell14   1250   1250   8726  RISE       1
\LED_Matrix_1:count8_0\/main_2  macrocell15   2997   4247  13076  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:State_2\/q
Path End       : lat/main_3
Capture Clock  : lat/clock_0
Path slack     : 13076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_2\/clock_0                        macrocell14             0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:State_2\/q  macrocell14   1250   1250   8726  RISE       1
lat/main_3                macrocell18   2997   4247  13076  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
lat/clock_0                                           macrocell18             0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_0\/q
Path End       : Net_7639/main_7
Capture Clock  : Net_7639/clock_0
Path slack     : 13103p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_0\/clock_0                       macrocell15             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_0\/q  macrocell15   1250   1250  12146  RISE       1
Net_7639/main_7            macrocell8    2970   4220  13103  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7639/clock_0                                      macrocell8              0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : \LED_Matrix_1:State_0\/main_4
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 13281p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q      macrocell17   1250   1250  10958  RISE       1
\LED_Matrix_1:State_0\/main_4  macrocell12   2793   4043  13281  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : \LED_Matrix_1:count8_2\/main_3
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 13281p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q       macrocell17   1250   1250  10958  RISE       1
\LED_Matrix_1:count8_2\/main_3  macrocell17   2793   4043  13281  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_2\/q
Path End       : \LED_Matrix_1:State_1\/main_4
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 13298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_2\/q      macrocell17   1250   1250  10958  RISE       1
\LED_Matrix_1:State_1\/main_4  macrocell13   2775   4025  13298  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:State_1\/main_5
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 13451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q      macrocell16   1250   1250  12396  RISE       1
\LED_Matrix_1:State_1\/main_5  macrocell13   2622   3872  13451  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:State_0\/main_5
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 13458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q      macrocell16   1250   1250  12396  RISE       1
\LED_Matrix_1:State_0\/main_5  macrocell12   2615   3865  13458  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:count8_1\/main_3
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 13458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q       macrocell16   1250   1250  12396  RISE       1
\LED_Matrix_1:count8_1\/main_3  macrocell16   2615   3865  13458  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:count8_1\/q
Path End       : \LED_Matrix_1:count8_2\/main_4
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 13458p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\LED_Matrix_1:count8_1\/q       macrocell16   1250   1250  12396  RISE       1
\LED_Matrix_1:count8_2\/main_4  macrocell17   2615   3865  13458  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7537/clk_en
Capture Clock  : Net_7537/clock_0
Path slack     : 13565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7537/clk_en                        macrocell1     2588   5168  13565  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7537/clock_0                                      macrocell1              0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7606/clk_en
Capture Clock  : Net_7606/clock_0
Path slack     : 13565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7606/clk_en                        macrocell4     2588   5168  13565  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7606/clock_0                                      macrocell4              0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : Net_7605/clk_en
Capture Clock  : Net_7605/clock_0
Path slack     : 13568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
Net_7605/clk_en                        macrocell3     2586   5166  13568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7605/clock_0                                      macrocell3              0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:State_0\/clk_en
Capture Clock  : \LED_Matrix_1:State_0\/clock_0
Path slack     : 13568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
\LED_Matrix_1:State_0\/clk_en          macrocell12    2586   5166  13568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_0\/clock_0                        macrocell12             0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:State_1\/clk_en
Capture Clock  : \LED_Matrix_1:State_1\/clock_0
Path slack     : 13568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
\LED_Matrix_1:State_1\/clk_en          macrocell13    2586   5166  13568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:State_1\/clock_0                        macrocell13             0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:count8_1\/clk_en
Capture Clock  : \LED_Matrix_1:count8_1\/clock_0
Path slack     : 13568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
\LED_Matrix_1:count8_1\/clk_en         macrocell16    2586   5166  13568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_1\/clock_0                       macrocell16             0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:count8_2\/clk_en
Capture Clock  : \LED_Matrix_1:count8_2\/clock_0
Path slack     : 13568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2   2580   2580  12539  RISE       1
\LED_Matrix_1:count8_2\/clk_en         macrocell17    2586   5166  13568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:count8_2\/clock_0                       macrocell17             0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Matrix_1:ControlReg_1\/control_0
Path End       : \LED_Matrix_1:datapath_0:u0\/clk_en
Capture Clock  : \LED_Matrix_1:datapath_0:u0\/clock
Path slack     : 13568p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:ControlReg_1\/busclk                    controlcell2            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\LED_Matrix_1:ControlReg_1\/control_0  controlcell2    2580   2580  12539  RISE       1
\LED_Matrix_1:datapath_0:u0\/clk_en    datapathcell1   2586   5166  13568  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\LED_Matrix_1:datapath_0:u0\/clock                    datapathcell1           0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7608/q
Path End       : Net_7608/main_0
Capture Clock  : Net_7608/clock_0
Path slack     : 13835p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7608/q       macrocell6    1250   1250  13835  RISE       1
Net_7608/main_0  macrocell6    2238   3488  13835  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Net_7608/clock_0                                      macrocell6              0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_8141/main_0
Capture Clock  : Net_8141/clock_0
Path slack     : 6666659589p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell10                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell10   1250   1250  6666659589  RISE       1
Net_8141/main_0                        macrocell9    2318   3568  6666659589  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_8141/clock_0                                          macrocell9                 0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 6666659589p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell10                0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell10   1250   1250  6666659589  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell11   2318   3568  6666659589  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell11                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_8141/main_1
Capture Clock  : Net_8141/clock_0
Path slack     : 6666659613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   6666666667
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                 6666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell11                0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell11   1250   1250  6666659613  RISE       1
Net_8141/main_1                        macrocell9    2294   3544  6666659613  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_8141/clock_0                                          macrocell9                 0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

