<stg><name>ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvar28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar28"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar26"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %imageRGBA_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %imageRGBA

]]></Node>
<StgValue><ssdm name="imageRGBA_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %output_r_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r_offset

]]></Node>
<StgValue><ssdm name="output_r_offset_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:5 %zext_ln28_1_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_1_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %sext_ln27_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sext_ln27

]]></Node>
<StgValue><ssdm name="sext_ln27_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:7 %mul_ln31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="21">
<![CDATA[
newFuncRoot:8 %zext_ln28_1_cast = zext i21 %zext_ln28_1_read

]]></Node>
<StgValue><ssdm name="zext_ln28_1_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="11">
<![CDATA[
newFuncRoot:9 %sext_ln27_cast = sext i11 %sext_ln27_read

]]></Node>
<StgValue><ssdm name="sext_ln27_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty_1, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i128 0, i128 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 0, i64 %indvar26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i64 0, i64 %indvar28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.cond102

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.cond102:0 %indvar_flatten13_load = load i128 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.cond102:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.cond102:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.cond102:3 %icmp_ln63 = icmp_eq  i128 %indvar_flatten13_load, i128 %mul_ln31_read

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.cond102:4 %add_ln63 = add i128 %indvar_flatten13_load, i128 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond102:5 %br_ln63 = br i1 %icmp_ln63, void %for.inc135, void %for.inc138.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc135:0 %indvar28_load = load i64 %indvar28

]]></Node>
<StgValue><ssdm name="indvar28_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc135:1 %indvar26_load = load i64 %indvar26

]]></Node>
<StgValue><ssdm name="indvar26_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:3 %icmp_ln64 = icmp_eq  i64 %indvar28_load, i64 %sext_ln27_cast

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:5 %add_ln63_1 = add i64 %indvar26_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:4 %select_ln64 = select i1 %icmp_ln64, i64 0, i64 %indvar28_load

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc135:6 %select_ln63 = select i1 %icmp_ln64, i64 %add_ln63_1, i64 %indvar26_load

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:7 %shl_ln63 = shl i64 %select_ln63, i64 11

]]></Node>
<StgValue><ssdm name="shl_ln63"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:8 %shl_ln63_1 = shl i64 %select_ln63, i64 7

]]></Node>
<StgValue><ssdm name="shl_ln63_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:9 %sub_ln63 = sub i64 %shl_ln63, i64 %shl_ln63_1

]]></Node>
<StgValue><ssdm name="sub_ln63"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:10 %shl_ln64 = shl i64 %select_ln64, i64 2

]]></Node>
<StgValue><ssdm name="shl_ln64"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:11 %sub_ln64 = sub i64 %shl_ln64, i64 %select_ln64

]]></Node>
<StgValue><ssdm name="sub_ln64"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc135:29 %store_ln63 = store i128 %add_ln63, i128 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc135:30 %store_ln63 = store i64 %select_ln63, i64 %indvar26

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:12 %add_ln64_4 = add i64 %zext_ln28_1_cast, i64 %sub_ln64

]]></Node>
<StgValue><ssdm name="add_ln64_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:13 %add_ln64 = add i64 %add_ln64_4, i64 %sub_ln63

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:28 %add_ln64_3 = add i64 %select_ln64, i64 1

]]></Node>
<StgValue><ssdm name="add_ln64_3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc135:31 %store_ln64 = store i64 %add_ln64_3, i64 %indvar28

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:14 %add_ln64_1 = add i64 %add_ln64, i64 %output_r_offset_read

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:15 %add_ln64_2 = add i64 %add_ln64, i64 %imageRGBA_read

]]></Node>
<StgValue><ssdm name="add_ln64_2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:17 %input_r_addr = getelementptr i8 %input_r, i64 %add_ln64_2

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc135:22 %output_r_addr = getelementptr i8 %output_r, i64 %add_ln64_1

]]></Node>
<StgValue><ssdm name="output_r_addr"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="67" st_id="6" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="68" st_id="7" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="72" st_id="11" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:18 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="75" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:19 %input_r_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_addr_read"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc135:23 %empty_256 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %output_r_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="77" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:20 %input_r_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_addr_read_1"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc135:24 %write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %input_r_addr_read, i1 1

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="79" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:21 %input_r_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_addr_read_2"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc135:25 %write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %input_r_addr_read_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="81" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc135:26 %write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %output_r_addr, i8 %input_r_addr_read_2, i1 1

]]></Node>
<StgValue><ssdm name="write_ln64"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="82" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:27 %empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="83" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:27 %empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="90" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.inc138.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="84" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:27 %empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="85" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:27 %empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="86" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc135:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_7_VITIS_LOOP_64_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="87" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc135:16 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="88" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc135:27 %empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %output_r_addr

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="89" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc135:32 %br_ln64 = br void %for.cond102

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="139" name="output_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="140" name="input_r" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="141" name="mul_ln31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul_ln31"/></StgValue>
</port>
<port id="142" name="sext_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln27"/></StgValue>
</port>
<port id="143" name="zext_ln28_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln28_1"/></StgValue>
</port>
<port id="144" name="output_r_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r_offset"/></StgValue>
</port>
<port id="145" name="imageRGBA" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="imageRGBA"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="147" from="StgValue_146" to="indvar28" fromId="146" toId="24">
</dataflow>
<dataflow id="148" from="StgValue_146" to="indvar26" fromId="146" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_146" to="indvar_flatten13" fromId="146" toId="26">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.ap_auto.i64" to="imageRGBA_read" fromId="150" toId="27">
</dataflow>
<dataflow id="152" from="imageRGBA" to="imageRGBA_read" fromId="145" toId="27">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.ap_auto.i64" to="output_r_offset_read" fromId="150" toId="28">
</dataflow>
<dataflow id="154" from="output_r_offset" to="output_r_offset_read" fromId="144" toId="28">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i21" to="zext_ln28_1_read" fromId="155" toId="29">
</dataflow>
<dataflow id="157" from="zext_ln28_1" to="zext_ln28_1_read" fromId="143" toId="29">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.i11" to="sext_ln27_read" fromId="158" toId="30">
</dataflow>
<dataflow id="160" from="sext_ln27" to="sext_ln27_read" fromId="142" toId="30">
</dataflow>
<dataflow id="162" from="_ssdm_op_Read.ap_auto.i128" to="mul_ln31_read" fromId="161" toId="31">
</dataflow>
<dataflow id="163" from="mul_ln31" to="mul_ln31_read" fromId="141" toId="31">
</dataflow>
<dataflow id="164" from="zext_ln28_1_read" to="zext_ln28_1_cast" fromId="29" toId="32">
</dataflow>
<dataflow id="165" from="sext_ln27_read" to="sext_ln27_cast" fromId="30" toId="33">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="output_r" to="specinterface_ln0" fromId="139" toId="34">
</dataflow>
<dataflow id="170" from="empty_11" to="specinterface_ln0" fromId="169" toId="34">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="34">
</dataflow>
<dataflow id="173" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="34">
</dataflow>
<dataflow id="175" from="empty_12" to="specinterface_ln0" fromId="174" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="34">
</dataflow>
<dataflow id="180" from="empty_1" to="specinterface_ln0" fromId="179" toId="34">
</dataflow>
<dataflow id="182" from="empty_0" to="specinterface_ln0" fromId="181" toId="34">
</dataflow>
<dataflow id="183" from="empty_12" to="specinterface_ln0" fromId="174" toId="34">
</dataflow>
<dataflow id="185" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="186" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="187" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="188" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="34">
</dataflow>
<dataflow id="189" from="empty_12" to="specinterface_ln0" fromId="174" toId="34">
</dataflow>
<dataflow id="190" from="empty_12" to="specinterface_ln0" fromId="174" toId="34">
</dataflow>
<dataflow id="192" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="34">
</dataflow>
<dataflow id="193" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="34">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="166" toId="35">
</dataflow>
<dataflow id="195" from="input_r" to="specinterface_ln0" fromId="140" toId="35">
</dataflow>
<dataflow id="196" from="empty_11" to="specinterface_ln0" fromId="169" toId="35">
</dataflow>
<dataflow id="197" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="35">
</dataflow>
<dataflow id="199" from="empty_12" to="specinterface_ln0" fromId="174" toId="35">
</dataflow>
<dataflow id="200" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="35">
</dataflow>
<dataflow id="201" from="StgValue_177" to="specinterface_ln0" fromId="177" toId="35">
</dataflow>
<dataflow id="203" from="empty" to="specinterface_ln0" fromId="202" toId="35">
</dataflow>
<dataflow id="204" from="empty_0" to="specinterface_ln0" fromId="181" toId="35">
</dataflow>
<dataflow id="205" from="empty_12" to="specinterface_ln0" fromId="174" toId="35">
</dataflow>
<dataflow id="206" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="35">
</dataflow>
<dataflow id="207" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="35">
</dataflow>
<dataflow id="208" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="35">
</dataflow>
<dataflow id="209" from="StgValue_184" to="specinterface_ln0" fromId="184" toId="35">
</dataflow>
<dataflow id="210" from="empty_12" to="specinterface_ln0" fromId="174" toId="35">
</dataflow>
<dataflow id="211" from="empty_12" to="specinterface_ln0" fromId="174" toId="35">
</dataflow>
<dataflow id="212" from="StgValue_191" to="specinterface_ln0" fromId="191" toId="35">
</dataflow>
<dataflow id="213" from="StgValue_171" to="specinterface_ln0" fromId="171" toId="35">
</dataflow>
<dataflow id="215" from="StgValue_214" to="store_ln0" fromId="214" toId="36">
</dataflow>
<dataflow id="216" from="indvar_flatten13" to="store_ln0" fromId="26" toId="36">
</dataflow>
<dataflow id="218" from="StgValue_217" to="store_ln0" fromId="217" toId="37">
</dataflow>
<dataflow id="219" from="indvar26" to="store_ln0" fromId="25" toId="37">
</dataflow>
<dataflow id="220" from="StgValue_217" to="store_ln0" fromId="217" toId="38">
</dataflow>
<dataflow id="221" from="indvar28" to="store_ln0" fromId="24" toId="38">
</dataflow>
<dataflow id="222" from="indvar_flatten13" to="indvar_flatten13_load" fromId="26" toId="40">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="223" toId="41">
</dataflow>
<dataflow id="225" from="output_r" to="specbitsmap_ln0" fromId="139" toId="41">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="223" toId="42">
</dataflow>
<dataflow id="227" from="input_r" to="specbitsmap_ln0" fromId="140" toId="42">
</dataflow>
<dataflow id="228" from="indvar_flatten13_load" to="icmp_ln63" fromId="40" toId="43">
</dataflow>
<dataflow id="229" from="mul_ln31_read" to="icmp_ln63" fromId="31" toId="43">
</dataflow>
<dataflow id="230" from="indvar_flatten13_load" to="add_ln63" fromId="40" toId="44">
</dataflow>
<dataflow id="232" from="StgValue_231" to="add_ln63" fromId="231" toId="44">
</dataflow>
<dataflow id="233" from="icmp_ln63" to="br_ln63" fromId="43" toId="45">
</dataflow>
<dataflow id="234" from="indvar28" to="indvar28_load" fromId="24" toId="46">
</dataflow>
<dataflow id="235" from="indvar26" to="indvar26_load" fromId="25" toId="47">
</dataflow>
<dataflow id="236" from="indvar28_load" to="icmp_ln64" fromId="46" toId="48">
</dataflow>
<dataflow id="237" from="sext_ln27_cast" to="icmp_ln64" fromId="33" toId="48">
</dataflow>
<dataflow id="238" from="indvar26_load" to="add_ln63_1" fromId="47" toId="49">
</dataflow>
<dataflow id="240" from="StgValue_239" to="add_ln63_1" fromId="239" toId="49">
</dataflow>
<dataflow id="241" from="icmp_ln64" to="select_ln64" fromId="48" toId="50">
</dataflow>
<dataflow id="242" from="StgValue_217" to="select_ln64" fromId="217" toId="50">
</dataflow>
<dataflow id="243" from="indvar28_load" to="select_ln64" fromId="46" toId="50">
</dataflow>
<dataflow id="244" from="icmp_ln64" to="select_ln63" fromId="48" toId="51">
</dataflow>
<dataflow id="245" from="add_ln63_1" to="select_ln63" fromId="49" toId="51">
</dataflow>
<dataflow id="246" from="indvar26_load" to="select_ln63" fromId="47" toId="51">
</dataflow>
<dataflow id="247" from="select_ln63" to="shl_ln63" fromId="51" toId="52">
</dataflow>
<dataflow id="249" from="StgValue_248" to="shl_ln63" fromId="248" toId="52">
</dataflow>
<dataflow id="250" from="select_ln63" to="shl_ln63_1" fromId="51" toId="53">
</dataflow>
<dataflow id="252" from="StgValue_251" to="shl_ln63_1" fromId="251" toId="53">
</dataflow>
<dataflow id="253" from="shl_ln63" to="sub_ln63" fromId="52" toId="54">
</dataflow>
<dataflow id="254" from="shl_ln63_1" to="sub_ln63" fromId="53" toId="54">
</dataflow>
<dataflow id="255" from="select_ln64" to="shl_ln64" fromId="50" toId="55">
</dataflow>
<dataflow id="257" from="StgValue_256" to="shl_ln64" fromId="256" toId="55">
</dataflow>
<dataflow id="258" from="shl_ln64" to="sub_ln64" fromId="55" toId="56">
</dataflow>
<dataflow id="259" from="select_ln64" to="sub_ln64" fromId="50" toId="56">
</dataflow>
<dataflow id="260" from="add_ln63" to="store_ln63" fromId="44" toId="57">
</dataflow>
<dataflow id="261" from="indvar_flatten13" to="store_ln63" fromId="26" toId="57">
</dataflow>
<dataflow id="262" from="select_ln63" to="store_ln63" fromId="51" toId="58">
</dataflow>
<dataflow id="263" from="indvar26" to="store_ln63" fromId="25" toId="58">
</dataflow>
<dataflow id="264" from="zext_ln28_1_cast" to="add_ln64_4" fromId="32" toId="59">
</dataflow>
<dataflow id="265" from="sub_ln64" to="add_ln64_4" fromId="56" toId="59">
</dataflow>
<dataflow id="266" from="add_ln64_4" to="add_ln64" fromId="59" toId="60">
</dataflow>
<dataflow id="267" from="sub_ln63" to="add_ln64" fromId="54" toId="60">
</dataflow>
<dataflow id="268" from="select_ln64" to="add_ln64_3" fromId="50" toId="61">
</dataflow>
<dataflow id="269" from="StgValue_239" to="add_ln64_3" fromId="239" toId="61">
</dataflow>
<dataflow id="270" from="add_ln64_3" to="store_ln64" fromId="61" toId="62">
</dataflow>
<dataflow id="271" from="indvar28" to="store_ln64" fromId="24" toId="62">
</dataflow>
<dataflow id="272" from="add_ln64" to="add_ln64_1" fromId="60" toId="63">
</dataflow>
<dataflow id="273" from="output_r_offset_read" to="add_ln64_1" fromId="28" toId="63">
</dataflow>
<dataflow id="274" from="add_ln64" to="add_ln64_2" fromId="60" toId="64">
</dataflow>
<dataflow id="275" from="imageRGBA_read" to="add_ln64_2" fromId="27" toId="64">
</dataflow>
<dataflow id="276" from="input_r" to="input_r_addr" fromId="140" toId="65">
</dataflow>
<dataflow id="277" from="add_ln64_2" to="input_r_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="278" from="output_r" to="output_r_addr" fromId="139" toId="66">
</dataflow>
<dataflow id="279" from="add_ln64_1" to="output_r_addr" fromId="63" toId="66">
</dataflow>
<dataflow id="281" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="67">
</dataflow>
<dataflow id="282" from="input_r_addr" to="empty" fromId="65" toId="67">
</dataflow>
<dataflow id="284" from="StgValue_283" to="empty" fromId="283" toId="67">
</dataflow>
<dataflow id="285" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="68">
</dataflow>
<dataflow id="286" from="input_r_addr" to="empty" fromId="65" toId="68">
</dataflow>
<dataflow id="287" from="StgValue_283" to="empty" fromId="283" toId="68">
</dataflow>
<dataflow id="288" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="69">
</dataflow>
<dataflow id="289" from="input_r_addr" to="empty" fromId="65" toId="69">
</dataflow>
<dataflow id="290" from="StgValue_283" to="empty" fromId="283" toId="69">
</dataflow>
<dataflow id="291" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="70">
</dataflow>
<dataflow id="292" from="input_r_addr" to="empty" fromId="65" toId="70">
</dataflow>
<dataflow id="293" from="StgValue_283" to="empty" fromId="283" toId="70">
</dataflow>
<dataflow id="294" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="71">
</dataflow>
<dataflow id="295" from="input_r_addr" to="empty" fromId="65" toId="71">
</dataflow>
<dataflow id="296" from="StgValue_283" to="empty" fromId="283" toId="71">
</dataflow>
<dataflow id="297" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="72">
</dataflow>
<dataflow id="298" from="input_r_addr" to="empty" fromId="65" toId="72">
</dataflow>
<dataflow id="299" from="StgValue_283" to="empty" fromId="283" toId="72">
</dataflow>
<dataflow id="300" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="73">
</dataflow>
<dataflow id="301" from="input_r_addr" to="empty" fromId="65" toId="73">
</dataflow>
<dataflow id="302" from="StgValue_283" to="empty" fromId="283" toId="73">
</dataflow>
<dataflow id="303" from="_ssdm_op_ReadReq.m_axi.p1i8" to="empty" fromId="280" toId="74">
</dataflow>
<dataflow id="304" from="input_r_addr" to="empty" fromId="65" toId="74">
</dataflow>
<dataflow id="305" from="StgValue_283" to="empty" fromId="283" toId="74">
</dataflow>
<dataflow id="307" from="_ssdm_op_Read.m_axi.p1i8" to="input_r_addr_read" fromId="306" toId="75">
</dataflow>
<dataflow id="308" from="input_r_addr" to="input_r_addr_read" fromId="65" toId="75">
</dataflow>
<dataflow id="310" from="_ssdm_op_WriteReq.m_axi.p1i8" to="empty_256" fromId="309" toId="76">
</dataflow>
<dataflow id="311" from="output_r_addr" to="empty_256" fromId="66" toId="76">
</dataflow>
<dataflow id="312" from="StgValue_283" to="empty_256" fromId="283" toId="76">
</dataflow>
<dataflow id="313" from="_ssdm_op_Read.m_axi.p1i8" to="input_r_addr_read_1" fromId="306" toId="77">
</dataflow>
<dataflow id="314" from="input_r_addr" to="input_r_addr_read_1" fromId="65" toId="77">
</dataflow>
<dataflow id="316" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln64" fromId="315" toId="78">
</dataflow>
<dataflow id="317" from="output_r_addr" to="write_ln64" fromId="66" toId="78">
</dataflow>
<dataflow id="318" from="input_r_addr_read" to="write_ln64" fromId="75" toId="78">
</dataflow>
<dataflow id="320" from="StgValue_319" to="write_ln64" fromId="319" toId="78">
</dataflow>
<dataflow id="321" from="_ssdm_op_Read.m_axi.p1i8" to="input_r_addr_read_2" fromId="306" toId="79">
</dataflow>
<dataflow id="322" from="input_r_addr" to="input_r_addr_read_2" fromId="65" toId="79">
</dataflow>
<dataflow id="323" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln64" fromId="315" toId="80">
</dataflow>
<dataflow id="324" from="output_r_addr" to="write_ln64" fromId="66" toId="80">
</dataflow>
<dataflow id="325" from="input_r_addr_read_1" to="write_ln64" fromId="77" toId="80">
</dataflow>
<dataflow id="326" from="StgValue_319" to="write_ln64" fromId="319" toId="80">
</dataflow>
<dataflow id="327" from="_ssdm_op_Write.m_axi.p1i8" to="write_ln64" fromId="315" toId="81">
</dataflow>
<dataflow id="328" from="output_r_addr" to="write_ln64" fromId="66" toId="81">
</dataflow>
<dataflow id="329" from="input_r_addr_read_2" to="write_ln64" fromId="79" toId="81">
</dataflow>
<dataflow id="330" from="StgValue_319" to="write_ln64" fromId="319" toId="81">
</dataflow>
<dataflow id="332" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_257" fromId="331" toId="82">
</dataflow>
<dataflow id="333" from="output_r_addr" to="empty_257" fromId="66" toId="82">
</dataflow>
<dataflow id="334" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_257" fromId="331" toId="83">
</dataflow>
<dataflow id="335" from="output_r_addr" to="empty_257" fromId="66" toId="83">
</dataflow>
<dataflow id="336" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_257" fromId="331" toId="84">
</dataflow>
<dataflow id="337" from="output_r_addr" to="empty_257" fromId="66" toId="84">
</dataflow>
<dataflow id="338" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_257" fromId="331" toId="85">
</dataflow>
<dataflow id="339" from="output_r_addr" to="empty_257" fromId="66" toId="85">
</dataflow>
<dataflow id="341" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="340" toId="86">
</dataflow>
<dataflow id="343" from="VITIS_LOOP_63_7_VITIS_LOOP_64_8_str" to="specloopname_ln0" fromId="342" toId="86">
</dataflow>
<dataflow id="345" from="_ssdm_op_SpecPipeline" to="specpipeline_ln66" fromId="344" toId="87">
</dataflow>
<dataflow id="346" from="StgValue_191" to="specpipeline_ln66" fromId="191" toId="87">
</dataflow>
<dataflow id="347" from="StgValue_171" to="specpipeline_ln66" fromId="171" toId="87">
</dataflow>
<dataflow id="348" from="StgValue_171" to="specpipeline_ln66" fromId="171" toId="87">
</dataflow>
<dataflow id="349" from="StgValue_171" to="specpipeline_ln66" fromId="171" toId="87">
</dataflow>
<dataflow id="350" from="empty_12" to="specpipeline_ln66" fromId="174" toId="87">
</dataflow>
<dataflow id="351" from="_ssdm_op_WriteResp.m_axi.p1i8" to="empty_257" fromId="331" toId="88">
</dataflow>
<dataflow id="352" from="output_r_addr" to="empty_257" fromId="66" toId="88">
</dataflow>
<dataflow id="353" from="icmp_ln63" to="StgValue_2" fromId="43" toId="2">
</dataflow>
<dataflow id="354" from="icmp_ln63" to="StgValue_3" fromId="43" toId="3">
</dataflow>
<dataflow id="355" from="icmp_ln63" to="StgValue_4" fromId="43" toId="4">
</dataflow>
<dataflow id="356" from="icmp_ln63" to="StgValue_19" fromId="43" toId="19">
</dataflow>
</dataflows>


</stg>
