#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu May 04 10:54:23 2017
# Process ID: 8404
# Current directory: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1
# Command line: vivado.exe -log ad9767_test.vds -mode batch -messageDb vivado.pb -notrace -source ad9767_test.tcl
# Log file: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/ad9767_test.vds
# Journal file: E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ad9767_test.tcl -notrace
Command: synth_design -top ad9767_test -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 508.254 ; gain = 336.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ad9767_test' [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/ad9767_test.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#1) [C:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/realtime/ROM_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ROM' (2#1) [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/realtime/ROM_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'PLL' [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/realtime/PLL_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'PLL' (3#1) [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/realtime/PLL_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ad9767_test' (4#1) [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/ad9767_test.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 508.254 ; gain = 336.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 508.254 ; gain = 336.418
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/dcp/ROM_in_context.xdc] for cell 'ROM_inst'
Finished Parsing XDC File [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/dcp/ROM_in_context.xdc] for cell 'ROM_inst'
Parsing XDC File [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/dcp_2/PLL_in_context.xdc] for cell 'PLL_inst'
Finished Parsing XDC File [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/an9767_test.runs/synth_1/.Xil/Vivado-8404-/dcp_2/PLL_in_context.xdc] for cell 'PLL_inst'
Parsing XDC File [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/ad9767.xdc]
Finished Parsing XDC File [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/ad9767.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Project/AN9767/CD/CD/verilog/ad9767_ax7102/sin_wave/ad9767.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ad9767_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ad9767_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 709.996 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context implementation of instance 'ROM_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can result in different implementation results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad9767_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 709.996 ; gain = 538.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_inst/clk_in1' to pin 'u_ibufg_sys_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_inst/clk_out1' to pin 'PLL_inst/bbstub_clk_out1/O'
info: Source pin 'PLL_inst/clk_in1' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'PLL_inst/clk_in1' to 'u_ibufg_sys_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'PLL_inst/clk_out2' to pin 'PLL_inst/bbstub_clk_out2/O'
info: Source pin 'PLL_inst/clk_in1' of generated clock is hierarchical
info: Moving clock source from hierarchical pin 'PLL_inst/clk_in1' to 'u_ibufg_sys_clk/O'
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM           |         1|
|2     |PLL           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |PLL     |     1|
|2     |ROM     |     1|
|3     |CARRY4  |     3|
|4     |LUT1    |    11|
|5     |FDRE    |    10|
|6     |IBUFGDS |     1|
|7     |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    74|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 709.996 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 709.996 ; gain = 538.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 709.996 ; gain = 498.266
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 709.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 04 10:54:50 2017...
