<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>SoNIC: Precise Real1me So3ware Access and Control of Wired Networks</p>
    <p>Ki Suh Lee, Han Wang, Hakim Weatherspoon Cornell University</p>
  </div>
  <div class="page">
    <p>Interpacket Delay and Network Research</p>
    <p>Interpacket gap, spacing, arrival 1me,</p>
    <p>Important metric for network research  Can be improved with access to the PHY</p>
    <p>Packet Genera1on</p>
    <p>Packet Capture</p>
    <p>Characteriza1on Es1ma1ng bandwidth</p>
    <p>Detec1ng 1ming channel</p>
    <p>Increasing Throughput</p>
    <p>IPG</p>
    <p>Packet i Packet i+1</p>
    <p>IPD</p>
    <p>Applica1on</p>
    <p>Transport</p>
    <p>Network</p>
    <p>Data Link</p>
    <p>Physical</p>
  </div>
  <div class="page">
    <p>Valuable informa1on: Idle characters</p>
    <p>Can provide precise 1ming base for control</p>
    <p>Each bit is ~97 ps wide</p>
    <p>Network Research enlightened via the PHY</p>
    <p>IPG</p>
    <p>Packet i Packet i+1</p>
    <p>IPD</p>
    <p>Applica1on</p>
    <p>Transport</p>
    <p>Network</p>
    <p>Data Link</p>
    <p>Physical</p>
  </div>
  <div class="page">
    <p>Valuable informa1on: Idle characters</p>
    <p>Can provide precise 1ming base for control</p>
    <p>Each bit is ~97 ps wide</p>
    <p>Network Research enlightened via the PHY</p>
    <p>Packet Genera1on</p>
    <p>Packet Capture Detec1ng</p>
    <p>Packet i Packet i+1</p>
    <p>Transport</p>
    <p>Network</p>
    <p>Data Link</p>
    <p>Physical</p>
    <p>IPG</p>
    <p>One Idle character (/I/) = 7~8 bits</p>
  </div>
  <div class="page">
    <p>Principle #1: Precision</p>
    <p>Precise network measurements is enabled via access to the physical</p>
    <p>layer (and the idle characters and bits within interpacket gap)</p>
  </div>
  <div class="page">
    <p>Access to the en1re stream is required</p>
    <p>Issue1: The PHY is simply a black box  No interface from NIC or OS  Valuable informa1on is invisible (discarded)</p>
    <p>Issue2: Limited access to hardware  We are network systems researchers a.k.a. we like so3ware</p>
    <p>How to control the idle characters (bits)?</p>
    <p>Applica1on</p>
    <p>Transport</p>
    <p>Network</p>
    <p>Data Link</p>
    <p>Physical</p>
    <p>IPG</p>
    <p>Packet i Packet i+1</p>
    <p>Packet i+2 Packet i Packet i+1</p>
    <p>Packet i+2 Packet i Packet i+1</p>
    <p>Packet i+2 Packet i Packet i+1</p>
    <p>Packet i+2 Packet i Packet i+1</p>
  </div>
  <div class="page">
    <p>Principle #2: So3ware</p>
    <p>Network Systems researchers need so3ware access to the physical layer</p>
  </div>
  <div class="page">
    <p>Precision + So3ware = Physics equipment???</p>
    <p>BiFocals [IMC10 Freedman, Marian, Lee, Birman, Weatherspoon, Xu]  Enabled novel network research  Precision + So3ware = Laser + Oscilloscope + Offline analysis  Allowed precise control in so3ware</p>
    <p>Limita1ons  Offline (not real'me)  Limited Buffering  Expensive</p>
  </div>
  <div class="page">
    <p>Principle #3: Real1me</p>
    <p>Network systems researchers need access and control of the physical layer</p>
    <p>(interpacket gap) con1nuously in real1me</p>
  </div>
  <div class="page">
    <p>Challenge</p>
    <p>Goal: Control every bit in so-ware in real'me</p>
    <p>Enable novel network research</p>
    <p>Challenge  Requires unprecedented so3ware access to the PHY</p>
    <p>Applica1on</p>
    <p>Transport</p>
    <p>Network</p>
    <p>Data Link</p>
    <p>Physical</p>
    <p>IPG</p>
    <p>Packet i Packet i+1</p>
    <p>IPD</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Introduc1on  SoNIC: So3ware-defined Network Interface Card  Background: 10GbE Network Stack  Design</p>
    <p>Network Research Applica1ons  Conclusion</p>
  </div>
  <div class="page">
    <p>Implements the PHY in so3ware</p>
    <p>Enabling control and access to every bit in real1me  With commodity components  Thus, enabling novel network research</p>
    <p>How?  Backgrounds: 10 GbE Network stack  Design and implementa1on</p>
    <p>Hardware &amp; So3ware  Op1miza1ons</p>
    <p>SoNIC: So3ware-defined Network Interface Card</p>
    <p>Applica1on</p>
    <p>Transport</p>
    <p>Network</p>
    <p>Data Link</p>
    <p>Physical</p>
    <p>IPG</p>
    <p>Packet i Packet i+1</p>
    <p>IPD</p>
  </div>
  <div class="page">
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on Data</p>
    <p>/S/ /D/ /D/ /D/ /D/ /T/ /E/</p>
    <p>Data L3 Hdr</p>
    <p>Data L3 Hdr L2 Hdr</p>
    <p>Data L3 Hdr L2 Hdr Gap Eth Hdr CRC Preamble</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>PMA</p>
    <p>/S/ /D/ /D/ /D/ /D/ /T/ /E/</p>
    <p>Idle characters (/I/)</p>
  </div>
  <div class="page">
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on Data</p>
    <p>/S/ /D/ /D/ /D/ /D/ /T/ /E/</p>
    <p>Data L3 Hdr</p>
    <p>Data L3 Hdr L2 Hdr</p>
    <p>Data L3 Hdr L2 Hdr Gap Eth Hdr CRC Preamble</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>PMA</p>
    <p>Commodity NIC</p>
    <p>SW</p>
    <p>HW</p>
    <p>Packet i Packet i+1</p>
    <p>Packet i Packet i+1</p>
  </div>
  <div class="page">
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on Data</p>
    <p>/S/ /D/ /D/ /D/ /D/ /T/ /E/</p>
    <p>Data L3 Hdr</p>
    <p>Data L3 Hdr L2 Hdr</p>
    <p>Data L3 Hdr L2 Hdr Gap Eth Hdr CRC Preamble</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>PMA</p>
    <p>SoNIC NetFPGA</p>
    <p>Packet i Packet i+1 SW</p>
    <p>HW</p>
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>PMA</p>
    <p>SW</p>
    <p>HW</p>
  </div>
  <div class="page">
    <p>SoNIC Design</p>
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on Data</p>
    <p>/S/ /D/ /D/ /D/ /D/ /T/ /E/</p>
    <p>Data L3 Hdr</p>
    <p>Data L3 Hdr L2 Hdr</p>
    <p>Data L3 Hdr L2 Hdr Gap Eth Hdr CRC Preamble</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>PMA</p>
    <p>SoNIC</p>
    <p>SW</p>
    <p>HW</p>
  </div>
  <div class="page">
    <p>SoNIC Design and Architecture</p>
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on Data</p>
    <p>/S/ /D/ /D/ /D/ /D/ /T/ /E/</p>
    <p>Data L3 Hdr</p>
    <p>Data L3 Hdr L2 Hdr</p>
    <p>Data L3 Hdr L2 Hdr Gap Eth Hdr CRC Preamble</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>PMA</p>
    <p>SoNIC</p>
    <p>SW</p>
    <p>HW</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>Kernel APP</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>Userspace APP</p>
    <p>Hardware Gearbox</p>
    <p>Transceiver</p>
    <p>Blocksync</p>
    <p>Transceiver</p>
    <p>SFP+</p>
  </div>
  <div class="page">
    <p>SFP+</p>
    <p>SFP+ FPGA</p>
    <p>PCIeGen2</p>
    <p>SoNIC Design: Hardware</p>
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on  To deliver every bit from/to so3ware  High-speed transceivers  PCIe Gen2 (=32Gbps)</p>
    <p>Op1mized DMA engine</p>
    <p>SW</p>
    <p>HW</p>
    <p>PMD</p>
    <p>PMA</p>
    <p>Gearbox Blocksync</p>
  </div>
  <div class="page">
    <p>SoNIC Design: So3ware</p>
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on</p>
    <p>Dedicated Kernel Threads  TX / RX PCS, TX / RX MAC threads  APP thread: Interface to userspace</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>Port 0</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>Port 1</p>
    <p>APP</p>
    <p>Packet i Packet i+1</p>
    <p>SW</p>
    <p>HW</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Data Link</p>
  </div>
  <div class="page">
    <p>SoNIC Design: Synchroniza1on</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>Port 0</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>Port 1</p>
    <p>APP</p>
    <p>SFP+</p>
    <p>SFP+ FPGA</p>
    <p>PCIeGen2</p>
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on Low-latency</p>
    <p>FIFOs</p>
    <p>Pointer-polling No Interrupts</p>
    <p>SW</p>
    <p>HW</p>
  </div>
  <div class="page">
    <p>SoNIC Design: Op1miza1ons</p>
    <p>Physical 64/66b PCS</p>
    <p>PMA</p>
    <p>PMD</p>
    <p>Encode</p>
    <p>Scrambler</p>
    <p>Gearbox</p>
    <p>Decode</p>
    <p>Descrambler</p>
    <p>Blocksync</p>
    <p>Data Link</p>
    <p>Network</p>
    <p>Transport</p>
    <p>Applica1on  Scrambler</p>
    <p>CRC computa1on  DMA engine</p>
    <p>Nave Implementa1on Op1mized Implementa1on s  state d  data for i = 0 63 do in  (d &gt;&gt; i) &amp; 1 out  (in (s &gt;&gt; 38) (s &gt;&gt; 57))&amp;1 s  (s &lt;&lt; 1) | out r  r | (out &lt;&lt; i) state  s end for</p>
    <p>s  state d  data r  (s &gt;&gt; 6) (s &gt;&gt; 25) d r  r (r &lt;&lt; 39) (r &lt;&lt; 58) state  r</p>
    <p>Data Link</p>
  </div>
  <div class="page">
    <p>SoNIC Design: Interface and Control  Hardware control: ioctl syscall  I/O : character device interface  Sample C code for packet genera1on and capture</p>
  </div>
  <div class="page">
    <p>Outline</p>
    <p>Introduc1on  SoNIC: So3ware-defined Network Interface Card  Network Research Applica1ons  Packet Genera1on  Packet Capture  Covert 1ming channel</p>
    <p>Conclusion</p>
  </div>
  <div class="page">
    <p>Interpacket delays and gaps</p>
    <p>Network Research Applica1ons</p>
    <p>IPG</p>
    <p>Packet i Packet i+1</p>
    <p>IPD</p>
    <p>Applica1on</p>
    <p>Transport</p>
    <p>Network</p>
    <p>Data Link</p>
    <p>Physical</p>
    <p>Packet Genera1on</p>
    <p>Packet Capture Detec1ng</p>
  </div>
  <div class="page">
    <p>Packet Genera1on and Capture</p>
    <p>Basic func1ons for network research  Genera1on: SoNIC allows control of IPGs in # of /I/s  Capture: SoNIC captures what was sent with IPGs in bits</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
  </div>
  <div class="page">
    <p>Packet Genera1on</p>
    <p>SoNIC&quot;</p>
    <p>SoNIC&quot;</p>
    <p>Sniffer&quot;10G&quot;</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>Interpacket delays (ns)</p>
    <p>CD F</p>
    <p>CDF of generated IPDs  SoNIC allows precise control of IPGs</p>
    <p>SoNIC Zero variance!!!</p>
    <p>Specialized NIC Higher variance</p>
  </div>
  <div class="page">
    <p>Packet Capture CDF of captured IPDs  SoNIC captures what is sent</p>
    <p>SoNIC&quot;</p>
    <p>SoNIC&quot; Kernel&quot;</p>
    <p>SoNIC&quot; Kernel&quot; Userspace&quot;</p>
    <p>SoNIC&quot; Kernel&quot; Userspace&quot; Sniffer&quot;10G&quot;</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>Interpacket delays (ns)</p>
    <p>CD F</p>
  </div>
  <div class="page">
    <p>Covert Timing Channel  Embedding signals into interpacket gaps.  Large gap: 1  Small gap: 0</p>
    <p>Covert 1ming channel by modula1ng IPGs at 100ns</p>
    <p>Packet i Packet i+1</p>
    <p>Packet i Packet i+1</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP  Overt channel at 3 Gbps  Covert channel at 250 kbps  Over 4-hops with &lt; 1% BER</p>
  </div>
  <div class="page">
    <p>Covert Timing Channel</p>
    <p>SoNIC&quot;</p>
    <p>SoNIC&quot; Kernel&quot;</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>1: 3562 + 128 /I/s 0: 3562  128 /I/s</p>
    <p>1: 3562 + a /I/s 0: 3562  a /I/s</p>
    <p>0 1</p>
    <p>Interpacket delays (ns)</p>
    <p>Modula'ng IPGS at 100ns scale (=128 /I/s) 3562 /I/s</p>
    <p>TX MAC</p>
    <p>TX PCS</p>
    <p>RX MAC</p>
    <p>RX PCS</p>
    <p>APP</p>
    <p>CD F BER = 0.37%</p>
  </div>
  <div class="page">
    <p>Contribu1ons</p>
    <p>Network Research  Unprecedented access to the PHY with commodity hardware  A plaorm for cross-network-layer research  Can improve network research applica1ons</p>
    <p>Engineering  Precise control of interpacket gaps (delays)  Design and implementa1on of the PHY in so3ware  Novel scalable hardware design  Op1miza1ons / Parallelism</p>
    <p>Status  Measurements in large scale: DCN, GENI, 40 GbE</p>
  </div>
  <div class="page">
    <p>Conclusion</p>
    <p>Precise Real1me So3ware Access to the PHY  Commodity components  An FPGA development board, Intel architecture</p>
    <p>Network applica1ons  Network measurements  Network characteriza1on  Network steganography</p>
    <p>Webpage: hp://sonic.cs.cornell.edu  SoNIC is available Open Source.</p>
  </div>
  <div class="page">
    <p>Thank you</p>
    <p>Demo tonight!</p>
    <p>hp://sonic.cs.cornell.edu</p>
  </div>
</Presentation>
