
✅ 配置 `NPC_HOME`

# STFW + RTFM

✅ 安装 verilator

```shell
miical@Miicals-Ubuntu ~/ysyx-workbench/npc$ verilator --version
Verilator 5.008 2023-03-04 rev v5.008
```

✅ 运行示例 `Example C++ Execution`

```shell
miical@Miicals-Ubuntu ~/Desktop/test_our$ obj_dir/Vour
Hello World
- our.v:2: Verilog $finish
```

# 示例：双控开关

✅ 对双控开关模块进行仿真

尝试在verilator中对双控开关模块进行仿真. 由于顶层模块名与手册中的示例有所不同, 你还需要对C++文件进行一些相应的修改. 此外, 这个项目没有指示仿真结束的语句, 为了退出仿真, 你需要键入`Ctrl+C`.

```cpp
#include <stdio.h>
#include <stdlib.h>
#include <assert.h>
#include "Vtop.h"
#include "verilated.h"

int main(int argc, char** argv) {
	VerilatedContext* contextp = new VerilatedContext;
	contextp->commandArgs(argc, argv);
	Vtop* top = new Vtop{contextp};

	while (1) {
		int a = rand() & 1;
		int b = rand() & 1;
		top->a = a;
		top->b = b;
		top->eval();
		printf("a = %d, b = %d, f = %d\n", a, b, top->f);
		assert(top->f == (a ^ b));
	}

	delete top;
	delete contextp;
	return 0;
}
```

✅ 理解RTL仿真的行为

# 打印并查看波形

查看波形文件是RTL调试的常用手段之一. verilator支持波形的生成, 你可以通过开源的波形查看工具GTKWave来查看波形.

> **How do I generate waveforms (traces) in C++?[](https://verilator.org/guide/latest/faq.html?highlight=verilatedvcdc#how-do-i-generate-waveforms-traces-in-c "Permalink to this headline")**
> 
> See also the next question for tracing in SystemC mode.
> 
	1. Pass the [`--trace`](https://verilator.org/guide/latest/exe_verilator.html#cmdoption-trace) option to Verilator, and in your top-level C code, call `Verilated::traceEverOn(true)`. Then you may use `$dumpfile` and `$dumpvars` to enable traces, the same as with any Verilog simulator. See `examples/make_tracing_c` in the distribution.
 >
	2. Or, for finer-grained control, or C++ files with multiple Verilated modules, you may also create the trace purely from C++. Create a VerilatedVcdC object, and in your main loop, right after `eval()` call `trace_object->dump(contextp->time())`every time step, and finally call `trace_object->close()`.
 
 ```cpp
#include "verilated_vcd_c.h"
...
int main(int argc, char** argv) {
	const std::unique_ptr<VerilatedContext> contextp{new VerilatedContext};
	...
	Verilated::traceEverOn(true);    
	VerilatedVcdC* tfp = new VerilatedVcdC;    
	topp->trace(tfp, 99);  // Trace 99 levels of hierarchy (or see below)    // tfp->dumpvars(1, "t");  // trace 1 level under "t"
	tfp->open("obj_dir/t_trace_ena_cc/simx.vcd");
	...
	while (contextp->time() < sim_time && !contextp->gotFinish()) {        contextp->timeInc(1);
		topp->eval();
		tfp->dump(contextp->time());
	}
	tfp->close();
}
```

> You also need to compile `verilated_vcd_c.cpp` and add it to your link, preferably by adding the dependencies in your Makefile’s `$(VK_GLOBAL_OBJS)` link rule. This is done for you if you are using the Verilator [`--binary`](https://verilator.org/guide/latest/exe_verilator.html#cmdoption-binary) or [`--exe`](https://verilator.org/guide/latest/exe_verilator.html#cmdoption-exe) option.
>
> you can call `trace_object->trace()` on multiple Verilated objects with the same trace file if you want all data to land in the same output file.

✅ 生成波形并查看

```cpp
#include <stdio.h>
#include <stdlib.h>
#include <assert.h>
#include "Vtop.h"
#include "verilated.h"
#include "verilated_vcd_c.h"

int main(int argc, char** argv) {
	VerilatedContext* contextp = new VerilatedContext;
	contextp->commandArgs(argc, argv);
	Vtop* top = new Vtop{contextp};

	// trace
	Verilated::traceEverOn(true);
	VerilatedVcdC* tfp = new VerilatedVcdC;
	top->trace(tfp, 99);
	tfp->open("wave.vcd");

	for (int i = 0; i < 100; i++) {
		contextp->timeInc(1);
		int a = rand() & 1;
		int b = rand() & 1;
		top->a = a;
		top->b = b;
		top->eval();
		tfp->dump(contextp->time());
		printf("a = %d, b = %d, f = %d\n", a, b, top->f);

		assert(top->f == (a ^ b));
	}

	delete top;
	delete contextp;
	tfp->close();
	return 0;
}
```

![](6.搭建verilator仿真环境.assets/Screenshot%202023-11-05%20at%2018.02.30.png)

# 编写 Makefile

> 一键仿真
> 反复键入编译运行的命令是很不方便的, 尝试为`npc/Makefile`编写规则`sim`, 实现一键仿真, 如键入`make sim`即可进行上述仿真.

✅ 编写 Makefile

```
sim:
        $(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!!
        verilator --cc --exe --build -j 0 --trace csrc/main.cpp vsrc/top.v
        ./obj_dir/Vtop
```

# 接入NVBoard

[NVBoard](https://github.com/NJU-ProjectN/nvboard.git)(NJU Virtual Board)是南京大学开发的, 用于教学的虚拟FPGA板卡项目, 可以在RTL仿真环境中提供一个虚拟板卡的界面, 支持拨码开关, LED灯, VGA显示等功能, 在速度要求不高的场景下可完全替代真实的FPGA板卡

## 运行 NVBoard 示例
