{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641296694764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641296694769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 04 12:44:54 2022 " "Processing started: Tue Jan 04 12:44:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641296694769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641296694769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map fpgaproc -c fpgaproc --generate_functional_sim_netlist " "Command: quartus_map fpgaproc -c fpgaproc --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641296694769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641296694995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 14 7 " "Found 14 design units, including 7 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Behavior " "Found design unit 1: proc-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 upcount-Behavior " "Found design unit 2: upcount-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dec2to4-Behavior " "Found design unit 3: dec2to4-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 regn-Behavior " "Found design unit 4: regn-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 reg6-Behavior " "Found design unit 5: reg6-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 274 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux3bit8to1-Behavior " "Found design unit 6: mux3bit8to1-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 296 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-Behavior " "Found design unit 7: ALU-Behavior" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 320 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount " "Found entity 2: upcount" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2to4 " "Found entity 3: dec2to4" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg6 " "Found entity 5: reg6" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux3bit8to1 " "Found entity 6: mux3bit8to1" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""} { "Info" "ISGN_ENTITY_NAME" "7 ALU " "Found entity 7: ALU" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641296695405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpgaproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgaproc-Behavior " "Found design unit 1: fpgaproc-Behavior" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695415 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgaproc " "Found entity 1: fpgaproc" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641296695415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgaproc " "Elaborating entity \"fpgaproc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641296695436 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[16\] fpgaproc.vhd(7) " "Using initial value X (don't care) for net \"LEDR\[16\]\" at fpgaproc.vhd(7)" {  } { { "fpgaproc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296695436 "|fpgaproc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:pr " "Elaborating entity \"proc\" for hierarchy \"proc:pr\"" {  } { { "fpgaproc.vhd" "pr" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/fpgaproc.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695446 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Resetn proc.vhd(101) " "VHDL Process Statement warning at proc.vhd(101): signal \"Resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1641296695446 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Run proc.vhd(105) " "VHDL Process Statement warning at proc.vhd(105): signal \"Run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1641296695446 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin proc.vhd(91) " "VHDL Process Statement warning at proc.vhd(91): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1641296695446 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ain proc.vhd(91) " "VHDL Process Statement warning at proc.vhd(91): inferring latch(es) for signal or variable \"Ain\", which holds its previous value in one or more paths through the process" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1641296695446 "|fpgaproc|proc:pr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gin proc.vhd(91) " "VHDL Process Statement warning at proc.vhd(91): inferring latch(es) for signal or variable \"Gin\", which holds its previous value in one or more paths through the process" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1641296695446 "|fpgaproc|proc:pr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin proc.vhd(91) " "Inferred latch for \"Gin\" at proc.vhd(91)" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296695456 "|fpgaproc|proc:pr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain proc.vhd(91) " "Inferred latch for \"Ain\" at proc.vhd(91)" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296695456 "|fpgaproc|proc:pr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin proc.vhd(91) " "Inferred latch for \"IRin\" at proc.vhd(91)" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1641296695456 "|fpgaproc|proc:pr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount proc:pr\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"proc:pr\|upcount:Tstep\"" {  } { { "proc.vhd" "Tstep" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 proc:pr\|reg6:IReg " "Elaborating entity \"reg6\" for hierarchy \"proc:pr\|reg6:IReg\"" {  } { { "proc.vhd" "IReg" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 proc:pr\|dec2to4:decX " "Elaborating entity \"dec2to4\" for hierarchy \"proc:pr\|dec2to4:decX\"" {  } { { "proc.vhd" "decX" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit8to1 proc:pr\|mux3bit8to1:mux " "Elaborating entity \"mux3bit8to1\" for hierarchy \"proc:pr\|mux3bit8to1:mux\"" {  } { { "proc.vhd" "mux" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:pr\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:pr\|regn:reg_0\"" {  } { { "proc.vhd" "reg_0" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc:pr\|ALU:as " "Elaborating entity \"ALU\" for hierarchy \"proc:pr\|ALU:as\"" {  } { { "proc.vhd" "as" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695476 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "49 " "Inferred 49 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux0\"" {  } { { "proc.vhd" "Mux0" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux1\"" {  } { { "proc.vhd" "Mux1" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux2\"" {  } { { "proc.vhd" "Mux2" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux3\"" {  } { { "proc.vhd" "Mux3" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux4\"" {  } { { "proc.vhd" "Mux4" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux5\"" {  } { { "proc.vhd" "Mux5" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 132 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux6\"" {  } { { "proc.vhd" "Mux6" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux7\"" {  } { { "proc.vhd" "Mux7" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux8\"" {  } { { "proc.vhd" "Mux8" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux9\"" {  } { { "proc.vhd" "Mux9" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux10\"" {  } { { "proc.vhd" "Mux10" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux11\"" {  } { { "proc.vhd" "Mux11" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux12\"" {  } { { "proc.vhd" "Mux12" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux13\"" {  } { { "proc.vhd" "Mux13" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux14\"" {  } { { "proc.vhd" "Mux14" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux15\"" {  } { { "proc.vhd" "Mux15" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux16\"" {  } { { "proc.vhd" "Mux16" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux17\"" {  } { { "proc.vhd" "Mux17" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux18\"" {  } { { "proc.vhd" "Mux18" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux19\"" {  } { { "proc.vhd" "Mux19" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux20\"" {  } { { "proc.vhd" "Mux20" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux21\"" {  } { { "proc.vhd" "Mux21" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux22\"" {  } { { "proc.vhd" "Mux22" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux23\"" {  } { { "proc.vhd" "Mux23" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|Mux24\"" {  } { { "proc.vhd" "Mux24" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux0\"" {  } { { "proc.vhd" "Mux0" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux1\"" {  } { { "proc.vhd" "Mux1" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux2\"" {  } { { "proc.vhd" "Mux2" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux3\"" {  } { { "proc.vhd" "Mux3" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux4\"" {  } { { "proc.vhd" "Mux4" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux5\"" {  } { { "proc.vhd" "Mux5" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux6\"" {  } { { "proc.vhd" "Mux6" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux7\"" {  } { { "proc.vhd" "Mux7" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux8\"" {  } { { "proc.vhd" "Mux8" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux9\"" {  } { { "proc.vhd" "Mux9" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux10\"" {  } { { "proc.vhd" "Mux10" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux11\"" {  } { { "proc.vhd" "Mux11" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux12\"" {  } { { "proc.vhd" "Mux12" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux13\"" {  } { { "proc.vhd" "Mux13" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux14\"" {  } { { "proc.vhd" "Mux14" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|mux3bit8to1:mux\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|mux3bit8to1:mux\|Mux15\"" {  } { { "proc.vhd" "Mux15" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decY\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decY\|Mux0\"" {  } { { "proc.vhd" "Mux0" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decY\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decY\|Mux1\"" {  } { { "proc.vhd" "Mux1" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decY\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decY\|Mux2\"" {  } { { "proc.vhd" "Mux2" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decY\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decY\|Mux3\"" {  } { { "proc.vhd" "Mux3" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decX\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decX\|Mux0\"" {  } { { "proc.vhd" "Mux0" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decX\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decX\|Mux1\"" {  } { { "proc.vhd" "Mux1" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decX\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decX\|Mux2\"" {  } { { "proc.vhd" "Mux2" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "proc:pr\|dec2to4:decX\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"proc:pr\|dec2to4:decX\|Mux3\"" {  } { { "proc.vhd" "Mux3" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695526 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1641296695526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux0\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux0 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695636 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641296695706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux4\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux4 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695726 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux5\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux5 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux6\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux6 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695736 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux10\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux10 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695756 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux15 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux15\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux15 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695766 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux16 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux16\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux16 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux17 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux17\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux17 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695776 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux18 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux18\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux18 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695786 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux19 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux19\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux19 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux20 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux20\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux20 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695796 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux21 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux21\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux21 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695806 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux22 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux22\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux22 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695816 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux23 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux23\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux23 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695823 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|lpm_mux:Mux24 " "Elaborated megafunction instantiation \"proc:pr\|lpm_mux:Mux24\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|lpm_mux:Mux24 " "Instantiated megafunction \"proc:pr\|lpm_mux:Mux24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695826 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux0\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux0 " "Instantiated megafunction \"proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695846 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/db/mux_ooc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641296695897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641296695897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux6\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux6 " "Instantiated megafunction \"proc:pr\|mux3bit8to1:mux\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695926 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 298 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc:pr\|dec2to4:decY\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"proc:pr\|dec2to4:decY\|lpm_mux:Mux1\"" {  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1641296695976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc:pr\|dec2to4:decY\|lpm_mux:Mux1 " "Instantiated megafunction \"proc:pr\|dec2to4:decY\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641296695976 ""}  } { { "proc.vhd" "" { Text "C:/altera/13.0sp1/projects/Projekt/simple_cpu-VHDL/fpgaproc/proc.vhd" 228 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1641296695976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641296696197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 04 12:44:56 2022 " "Processing ended: Tue Jan 04 12:44:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641296696197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641296696197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641296696197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641296696197 ""}
