

================================================================
== Vitis HLS Report for 'cpu_Pipeline_PROGRAM_LOOP'
================================================================
* Date:           Tue Jan 20 09:42:56 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        riscv_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROGRAM_LOOP  |        ?|        ?|         6|          6|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 2 
8 --> 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 10 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln26 = store i32 0, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 12 'store' 'store_ln26' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%pc_1 = load i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234]   --->   Operation 14 'load' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %pc_1, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %lshr_ln" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 16 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 0, i64 %zext_ln34" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 17 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.25ns)   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 18 'load' 'insn' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 19 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:29]   --->   Operation 20 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 21 'load' 'insn' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:41]   --->   Operation 22 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 23 'partselect' 'rd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:43]   --->   Operation 24 'partselect' 'rs1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:44]   --->   Operation 25 'partselect' 'rs2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:45]   --->   Operation 26 'partselect' 'func3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%func7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32, i32 %insn, i32 25" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:46]   --->   Operation 27 'partselect' 'func7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.87ns)   --->   "%icmp_ln47 = icmp_eq  i7 %opcode, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 28 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.99ns)   --->   "%func7_1 = select i1 %icmp_ln47, i7 %func7, i7 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 29 'select' 'func7_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%funcx = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %func7_1, i3 %func3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:48]   --->   Operation 30 'bitconcatenate' 'funcx' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%immI = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %insn, i32 20, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53]   --->   Operation 31 'partselect' 'immI' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i12 %immI" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53]   --->   Operation 32 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %insn, i32 8" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 34 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %insn, i32 25, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %insn, i32 7, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 36 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%immS = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 37 'bitconcatenate' 'immS' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i12 %immS" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 38 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %insn, i32 25, i32 30" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 39 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 40 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%imm_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_4, i1 %tmp, i6 %tmp_5, i4 %tmp_1, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 41 'bitconcatenate' 'imm_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i13 %imm_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 42 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32, i32 %insn, i32 21" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 43 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 44 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 45 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%imm_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i10.i1, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i1 %tmp_4, i8 %tmp_9, i1 %tmp_6, i10 %tmp_s, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59]   --->   Operation 46 'bitconcatenate' 'imm_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64]   --->   Operation 47 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%imm_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_7, i12 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64]   --->   Operation 48 'bitconcatenate' 'imm_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.06ns)   --->   "%switch_ln67 = switch i7 %opcode, void %sw.epilog, i7 19, void %sw.bb, i7 3, void %sw.bb, i7 103, void %sw.bb, i7 35, void %sw.bb68, i7 99, void %sw.bb69, i7 111, void %sw.bb70, i7 55, void %sw.bb71, i7 23, void %sw.bb71" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 49 'switch' 'switch_ln67' <Predicate = true> <Delay = 2.06>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %rs1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 50 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%reg_file_addr = getelementptr i32 %reg_file, i64 0, i64 %zext_ln94" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 51 'getelementptr' 'reg_file_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 52 'load' 'src1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %insn, i32 5, i32 6" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 53 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 54 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i1.i4, i2 %tmp_8, i1 1, i4 %trunc_ln95" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.87ns)   --->   "%icmp_ln95 = icmp_eq  i7 %or_ln, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 56 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %rs2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 57 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_addr_1 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln95" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 58 'getelementptr' 'reg_file_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 59 'load' 'reg_file_load' <Predicate = (icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 60 [1/1] (2.06ns)   --->   "%br_ln89 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:89]   --->   Operation 60 'br' 'br_ln89' <Predicate = (opcode == 23) | (opcode == 55)> <Delay = 2.06>
ST_4 : Operation 61 [1/1] (2.06ns)   --->   "%br_ln84 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:84]   --->   Operation 61 'br' 'br_ln84' <Predicate = (opcode == 111)> <Delay = 2.06>
ST_4 : Operation 62 [1/1] (2.06ns)   --->   "%br_ln80 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:80]   --->   Operation 62 'br' 'br_ln80' <Predicate = (opcode == 99)> <Delay = 2.06>
ST_4 : Operation 63 [1/1] (2.06ns)   --->   "%br_ln76 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:76]   --->   Operation 63 'br' 'br_ln76' <Predicate = (opcode == 35)> <Delay = 2.06>
ST_4 : Operation 64 [1/1] (2.06ns)   --->   "%br_ln72 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:72]   --->   Operation 64 'br' 'br_ln72' <Predicate = (opcode == 103) | (opcode == 3) | (opcode == 19)> <Delay = 2.06>
ST_4 : Operation 65 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:94]   --->   Operation 65 'load' 'src1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/2] ( I:3.25ns O:3.25ns )   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 66 'load' 'reg_file_load' <Predicate = (icmp_ln95)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln95 = br void %sw.epilog._crit_edge" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 67 'br' 'br_ln95' <Predicate = (icmp_ln95)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.04>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%imm_5 = phi i32 %imm_4, void %sw.bb71, i32 %imm_3, void %sw.bb70, i32 %sext_ln57, void %sw.bb69, i32 %sext_ln55, void %sw.bb68, i32 %sext_ln53, void %sw.bb, i32 0, void %while.body"   --->   Operation 68 'phi' 'imm_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %sw.epilog._crit_edge, void" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95]   --->   Operation 69 'br' 'br_ln95' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%src2 = phi i32 %reg_file_load, void, i32 %imm_5, void %sw.epilog"   --->   Operation 70 'phi' 'src2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.55ns)   --->   "%addr = add i32 %src1, i32 %imm_5" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:99]   --->   Operation 71 'add' 'addr' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i32 %addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:99]   --->   Operation 72 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.55ns)   --->   "%res_b = add i32 %imm_5, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:104]   --->   Operation 73 'add' 'res_b' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%pc_2 = add i32 %pc_1, i32 4" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105]   --->   Operation 74 'add' 'pc_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%imm12 = shl i32 %imm_5, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:108]   --->   Operation 75 'shl' 'imm12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (3.02ns)   --->   "%switch_ln113 = switch i7 %opcode, void %cleanup.thread.exitStub, i7 23, void %sw.bb214, i7 51, void %sw.bb90, i7 19, void %sw.bb90, i7 3, void %sw.bb124, i7 35, void %sw.bb153, i7 99, void %sw.bb162, i7 111, void %sw.bb209, i7 103, void %sw.bb210, i7 55, void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:113]   --->   Operation 76 'switch' 'switch_ln113' <Predicate = true> <Delay = 3.02>
ST_5 : Operation 77 [1/1] (3.02ns)   --->   "%br_ln227 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:227]   --->   Operation 77 'br' 'br_ln227' <Predicate = (opcode == 103)> <Delay = 3.02>
ST_5 : Operation 78 [1/1] (3.02ns)   --->   "%br_ln222 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:222]   --->   Operation 78 'br' 'br_ln222' <Predicate = (opcode == 111)> <Delay = 3.02>
ST_5 : Operation 79 [1/1] (3.02ns)   --->   "%switch_ln196 = switch i3 %func3, void %sw.epilog220, i3 0, void %sw.bb164, i3 1, void %sw.bb170, i3 4, void %sw.bb176, i3 5, void %sw.bb184, i3 6, void %sw.bb192, i3 7, void %sw.bb200" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:196]   --->   Operation 79 'switch' 'switch_ln196' <Predicate = (opcode == 99)> <Delay = 3.02>
ST_5 : Operation 80 [1/1] (1.65ns)   --->   "%switch_ln180 = switch i3 %func3, void %sw.epilog161, i3 0, void %sw.bb155, i3 1, void %sw.bb157, i3 2, void %sw.bb159" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:180]   --->   Operation 80 'switch' 'switch_ln180' <Predicate = (opcode == 35)> <Delay = 1.65>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln188 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 81 'write' 'write_ln188' <Predicate = (opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln189 = br void %sw.epilog161" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 82 'br' 'br_ln189' <Predicate = (opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln185 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:185]   --->   Operation 83 'write' 'write_ln185' <Predicate = (opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln186 = br void %sw.epilog161" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 84 'br' 'br_ln186' <Predicate = (opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln182 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:182]   --->   Operation 85 'write' 'write_ln182' <Predicate = (opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln183 = br void %sw.epilog161" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:183]   --->   Operation 86 'br' 'br_ln183' <Predicate = (opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (3.02ns)   --->   "%br_ln193 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:193]   --->   Operation 87 'br' 'br_ln193' <Predicate = (opcode == 35)> <Delay = 3.02>
ST_5 : Operation 88 [1/1] (1.56ns)   --->   "%icmp_ln155 = icmp_eq  i2 %trunc_ln99, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:155]   --->   Operation 88 'icmp' 'icmp_ln155' <Predicate = (opcode == 3)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %cleanup.thread.exitStub, void %if.end" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:155]   --->   Operation 89 'br' 'br_ln155' <Predicate = (opcode == 3)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 90 'partselect' 'lshr_ln1' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i10 %lshr_ln1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 91 'zext' 'zext_ln159' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 0, i64 %zext_ln159" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 92 'getelementptr' 'mem_addr_1' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (3.25ns)   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 93 'load' 'val' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 94 [1/1] (3.02ns)   --->   "%switch_ln120 = switch i10 %funcx, void %sw.epilog220, i10 0, void %sw.bb92, i10 256, void %sw.bb95, i10 64, void %sw.bb98, i10 96, void %sw.bb100, i10 112, void %sw.bb102, i10 1, void %sw.bb104, i10 5, void %sw.bb106, i10 261, void %sw.bb108, i10 2, void %sw.bb112, i10 3, void %sw.bb117" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:120]   --->   Operation 94 'switch' 'switch_ln120' <Predicate = (opcode == 51) | (opcode == 19)> <Delay = 3.02>
ST_5 : Operation 95 [1/1] (4.42ns)   --->   "%res_10 = ashr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 95 'ashr' 'res_10' <Predicate = (opcode == 51 & funcx == 261) | (opcode == 19 & funcx == 261)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (4.42ns)   --->   "%res_9 = lshr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:140]   --->   Operation 96 'lshr' 'res_9' <Predicate = (opcode == 51 & funcx == 5) | (opcode == 19 & funcx == 5)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (4.42ns)   --->   "%res_8 = shl i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:137]   --->   Operation 97 'shl' 'res_8' <Predicate = (opcode == 51 & funcx == 1) | (opcode == 19 & funcx == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.04>
ST_6 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln213 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:213]   --->   Operation 98 'icmp' 'icmp_ln213' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node res_j_8)   --->   "%xor_ln213 = xor i1 %icmp_ln213, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:213]   --->   Operation 99 'xor' 'xor_ln213' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_8 = select i1 %xor_ln213, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:213]   --->   Operation 100 'select' 'res_j_8' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (3.02ns)   --->   "%br_ln214 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:214]   --->   Operation 101 'br' 'br_ln214' <Predicate = (opcode == 99 & func3 == 7)> <Delay = 3.02>
ST_6 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln210 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 102 'icmp' 'icmp_ln210' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.69ns)   --->   "%res_j_7 = select i1 %icmp_ln210, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 103 'select' 'res_j_7' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (3.02ns)   --->   "%br_ln211 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:211]   --->   Operation 104 'br' 'br_ln211' <Predicate = (opcode == 99 & func3 == 6)> <Delay = 3.02>
ST_6 : Operation 105 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:207]   --->   Operation 105 'icmp' 'icmp_ln207' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node res_j_6)   --->   "%xor_ln207 = xor i1 %icmp_ln207, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:207]   --->   Operation 106 'xor' 'xor_ln207' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_6 = select i1 %xor_ln207, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:207]   --->   Operation 107 'select' 'res_j_6' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (3.02ns)   --->   "%br_ln208 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:208]   --->   Operation 108 'br' 'br_ln208' <Predicate = (opcode == 99 & func3 == 5)> <Delay = 3.02>
ST_6 : Operation 109 [1/1] (2.55ns)   --->   "%icmp_ln204 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:204]   --->   Operation 109 'icmp' 'icmp_ln204' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.69ns)   --->   "%res_j_5 = select i1 %icmp_ln204, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:204]   --->   Operation 110 'select' 'res_j_5' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (3.02ns)   --->   "%br_ln205 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:205]   --->   Operation 111 'br' 'br_ln205' <Predicate = (opcode == 99 & func3 == 4)> <Delay = 3.02>
ST_6 : Operation 112 [1/1] (2.55ns)   --->   "%icmp_ln201 = icmp_ne  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:201]   --->   Operation 112 'icmp' 'icmp_ln201' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.69ns)   --->   "%res_j_4 = select i1 %icmp_ln201, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:201]   --->   Operation 113 'select' 'res_j_4' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (3.02ns)   --->   "%br_ln202 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:202]   --->   Operation 114 'br' 'br_ln202' <Predicate = (opcode == 99 & func3 == 1)> <Delay = 3.02>
ST_6 : Operation 115 [1/1] (2.55ns)   --->   "%icmp_ln198 = icmp_eq  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:198]   --->   Operation 115 'icmp' 'icmp_ln198' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.69ns)   --->   "%res_j_3 = select i1 %icmp_ln198, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:198]   --->   Operation 116 'select' 'res_j_3' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (3.02ns)   --->   "%br_ln199 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:199]   --->   Operation 117 'br' 'br_ln199' <Predicate = (opcode == 99 & func3 == 0)> <Delay = 3.02>
ST_6 : Operation 118 [1/2] ( I:3.25ns O:3.25ns )   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 118 'load' 'val' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 119 [1/1] (3.02ns)   --->   "%switch_ln160 = switch i3 %func3, void %sw.epilog220, i3 0, void %sw.bb135, i3 1, void %sw.bb140, i3 4, void %sw.bb145, i3 5, void %sw.bb148, i3 2, void %sw.bb151" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 119 'switch' 'switch_ln160' <Predicate = (opcode == 3 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 120 [1/1] (3.02ns)   --->   "%br_ln175 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:175]   --->   Operation 120 'br' 'br_ln175' <Predicate = (opcode == 3 & func3 == 2 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%res_16 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171]   --->   Operation 121 'trunc' 'res_16' <Predicate = (opcode == 3 & func3 == 5 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i16 %res_16" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171]   --->   Operation 122 'zext' 'zext_ln171' <Predicate = (opcode == 3 & func3 == 5 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (3.02ns)   --->   "%br_ln172 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:172]   --->   Operation 123 'br' 'br_ln172' <Predicate = (opcode == 3 & func3 == 5 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%res_15 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 124 'trunc' 'res_15' <Predicate = (opcode == 3 & func3 == 4 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %res_15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 125 'zext' 'zext_ln168' <Predicate = (opcode == 3 & func3 == 4 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (3.02ns)   --->   "%br_ln169 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 126 'br' 'br_ln169' <Predicate = (opcode == 3 & func3 == 4 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%res_14 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165]   --->   Operation 127 'trunc' 'res_14' <Predicate = (opcode == 3 & func3 == 1 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i16 %res_14" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165]   --->   Operation 128 'sext' 'sext_ln165' <Predicate = (opcode == 3 & func3 == 1 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (3.02ns)   --->   "%br_ln166 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:166]   --->   Operation 129 'br' 'br_ln166' <Predicate = (opcode == 3 & func3 == 1 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%res_13 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162]   --->   Operation 130 'trunc' 'res_13' <Predicate = (opcode == 3 & func3 == 0 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i8 %res_13" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162]   --->   Operation 131 'sext' 'sext_ln162' <Predicate = (opcode == 3 & func3 == 0 & icmp_ln155)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (3.02ns)   --->   "%br_ln163 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:163]   --->   Operation 132 'br' 'br_ln163' <Predicate = (opcode == 3 & func3 == 0 & icmp_ln155)> <Delay = 3.02>
ST_6 : Operation 133 [1/1] (2.55ns)   --->   "%res_12 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149]   --->   Operation 133 'icmp' 'res_12' <Predicate = (opcode == 51 & funcx == 3) | (opcode == 19 & funcx == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i1 %res_12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149]   --->   Operation 134 'zext' 'zext_ln149' <Predicate = (opcode == 51 & funcx == 3) | (opcode == 19 & funcx == 3)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (3.02ns)   --->   "%br_ln150 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:150]   --->   Operation 135 'br' 'br_ln150' <Predicate = (opcode == 51 & funcx == 3) | (opcode == 19 & funcx == 3)> <Delay = 3.02>
ST_6 : Operation 136 [1/1] (2.55ns)   --->   "%res_11 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146]   --->   Operation 136 'icmp' 'res_11' <Predicate = (opcode == 51 & funcx == 2) | (opcode == 19 & funcx == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i1 %res_11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146]   --->   Operation 137 'zext' 'zext_ln146' <Predicate = (opcode == 51 & funcx == 2) | (opcode == 19 & funcx == 2)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (3.02ns)   --->   "%br_ln147 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:147]   --->   Operation 138 'br' 'br_ln147' <Predicate = (opcode == 51 & funcx == 2) | (opcode == 19 & funcx == 2)> <Delay = 3.02>
ST_6 : Operation 139 [1/1] (3.02ns)   --->   "%br_ln144 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:144]   --->   Operation 139 'br' 'br_ln144' <Predicate = (opcode == 51 & funcx == 261) | (opcode == 19 & funcx == 261)> <Delay = 3.02>
ST_6 : Operation 140 [1/1] (3.02ns)   --->   "%br_ln141 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 140 'br' 'br_ln141' <Predicate = (opcode == 51 & funcx == 5) | (opcode == 19 & funcx == 5)> <Delay = 3.02>
ST_6 : Operation 141 [1/1] (3.02ns)   --->   "%br_ln138 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:138]   --->   Operation 141 'br' 'br_ln138' <Predicate = (opcode == 51 & funcx == 1) | (opcode == 19 & funcx == 1)> <Delay = 3.02>
ST_6 : Operation 142 [1/1] (0.99ns)   --->   "%res_7 = and i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134]   --->   Operation 142 'and' 'res_7' <Predicate = (opcode == 51 & funcx == 112) | (opcode == 19 & funcx == 112)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (3.02ns)   --->   "%br_ln135 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 143 'br' 'br_ln135' <Predicate = (opcode == 51 & funcx == 112) | (opcode == 19 & funcx == 112)> <Delay = 3.02>
ST_6 : Operation 144 [1/1] (0.99ns)   --->   "%res_6 = or i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131]   --->   Operation 144 'or' 'res_6' <Predicate = (opcode == 51 & funcx == 96) | (opcode == 19 & funcx == 96)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (3.02ns)   --->   "%br_ln132 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132]   --->   Operation 145 'br' 'br_ln132' <Predicate = (opcode == 51 & funcx == 96) | (opcode == 19 & funcx == 96)> <Delay = 3.02>
ST_6 : Operation 146 [1/1] (0.99ns)   --->   "%res_5 = xor i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128]   --->   Operation 146 'xor' 'res_5' <Predicate = (opcode == 51 & funcx == 64) | (opcode == 19 & funcx == 64)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (3.02ns)   --->   "%br_ln129 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129]   --->   Operation 147 'br' 'br_ln129' <Predicate = (opcode == 51 & funcx == 64) | (opcode == 19 & funcx == 64)> <Delay = 3.02>
ST_6 : Operation 148 [1/1] (2.55ns)   --->   "%res_4 = sub i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:125]   --->   Operation 148 'sub' 'res_4' <Predicate = (opcode == 51 & funcx == 256) | (opcode == 19 & funcx == 256)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (3.02ns)   --->   "%br_ln126 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:126]   --->   Operation 149 'br' 'br_ln126' <Predicate = (opcode == 51 & funcx == 256) | (opcode == 19 & funcx == 256)> <Delay = 3.02>
ST_6 : Operation 150 [1/1] (2.55ns)   --->   "%res_3 = add i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:122]   --->   Operation 150 'add' 'res_3' <Predicate = (opcode == 51 & funcx == 0) | (opcode == 19 & funcx == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (3.02ns)   --->   "%br_ln123 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:123]   --->   Operation 151 'br' 'br_ln123' <Predicate = (opcode == 51 & funcx == 0) | (opcode == 19 & funcx == 0)> <Delay = 3.02>
ST_6 : Operation 152 [1/1] (2.55ns)   --->   "%res = add i32 %imm12, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234]   --->   Operation 152 'add' 'res' <Predicate = (opcode == 23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (3.02ns)   --->   "%br_ln235 = br void %sw.epilog220" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:235]   --->   Operation 153 'br' 'br_ln235' <Predicate = (opcode == 23)> <Delay = 3.02>

State 7 <SV = 6> <Delay = 5.03>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%res_2 = phi i32 %res, void %sw.bb214, i32 %pc_2, void %sw.bb210, i32 %pc_2, void %sw.bb209, i32 %src2, void %sw.epilog161, i32 0, void %sw.bb200, i32 0, void %sw.bb192, i32 0, void %sw.bb184, i32 0, void %sw.bb176, i32 0, void %sw.bb170, i32 0, void %sw.bb164, i32 %val, void %sw.bb151, i32 %zext_ln171, void %sw.bb148, i32 %zext_ln168, void %sw.bb145, i32 %sext_ln165, void %sw.bb140, i32 %sext_ln162, void %sw.bb135, i32 %zext_ln149, void %sw.bb117, i32 %zext_ln146, void %sw.bb112, i32 %res_10, void %sw.bb108, i32 %res_9, void %sw.bb106, i32 %res_8, void %sw.bb104, i32 %res_7, void %sw.bb102, i32 %res_6, void %sw.bb100, i32 %res_5, void %sw.bb98, i32 %res_4, void %sw.bb95, i32 %res_3, void %sw.bb92, i32 %imm12, void %sw.epilog._crit_edge, i32 0, void %sw.bb90, i32 0, void %if.end, i32 0, void %sw.bb162"   --->   Operation 154 'phi' 'res_2' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%res_j_1 = phi i32 0, void %sw.bb214, i32 %addr, void %sw.bb210, i32 %res_b, void %sw.bb209, i32 0, void %sw.epilog161, i32 %res_j_8, void %sw.bb200, i32 %res_j_7, void %sw.bb192, i32 %res_j_6, void %sw.bb184, i32 %res_j_5, void %sw.bb176, i32 %res_j_4, void %sw.bb170, i32 %res_j_3, void %sw.bb164, i32 0, void %sw.bb151, i32 0, void %sw.bb148, i32 0, void %sw.bb145, i32 0, void %sw.bb140, i32 0, void %sw.bb135, i32 0, void %sw.bb117, i32 0, void %sw.bb112, i32 0, void %sw.bb108, i32 0, void %sw.bb106, i32 0, void %sw.bb104, i32 0, void %sw.bb102, i32 0, void %sw.bb100, i32 0, void %sw.bb98, i32 0, void %sw.bb95, i32 0, void %sw.bb92, i32 0, void %sw.epilog._crit_edge, i32 0, void %sw.bb90, i32 0, void %if.end, i32 0, void %sw.bb162"   --->   Operation 155 'phi' 'res_j_1' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (1.87ns)   --->   "%switch_ln243 = switch i7 %opcode, void %land.lhs.true, i7 35, void %if.then222, i7 99, void %if.end240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:243]   --->   Operation 156 'switch' 'switch_ln243' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87>
ST_7 : Operation 157 [1/1] (1.56ns)   --->   "%icmp_ln244 = icmp_eq  i2 %trunc_ln99, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:244]   --->   Operation 157 'icmp' 'icmp_ln244' <Predicate = (opcode == 35)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %if.end233, void %if.else" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:244]   --->   Operation 158 'br' 'br_ln244' <Predicate = (opcode == 35)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 159 'partselect' 'lshr_ln2' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i10 %lshr_ln2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 160 'zext' 'zext_ln248' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 0, i64 %zext_ln248" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 161 'getelementptr' 'mem_addr_2' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln248 = store i32 %res_2, i10 %mem_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:248]   --->   Operation 162 'store' 'store_ln248' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end233"   --->   Operation 163 'br' 'br_ln0' <Predicate = (opcode == 35 & icmp_ln244)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln250 = br void %if.end241" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:250]   --->   Operation 164 'br' 'br_ln250' <Predicate = (opcode == 35)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (1.78ns)   --->   "%icmp_ln251 = icmp_eq  i5 %rd, i5 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:251]   --->   Operation 165 'icmp' 'icmp_ln251' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %if.then237, void %if.end240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:251]   --->   Operation 166 'br' 'br_ln251' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %rd" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 167 'zext' 'zext_ln252' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%reg_file_addr_2 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln252" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 168 'getelementptr' 'reg_file_addr_2' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln252 = store i32 %res_2, i5 %reg_file_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 169 'store' 'store_ln252' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln252 = br void %if.end240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252]   --->   Operation 170 'br' 'br_ln252' <Predicate = (opcode == 51 & !icmp_ln251) | (opcode == 23 & !icmp_ln251) | (opcode == 55 & !icmp_ln251) | (opcode == 111 & !icmp_ln251) | (opcode == 103 & !icmp_ln251) | (opcode == 3 & icmp_ln155 & !icmp_ln251) | (opcode == 19 & !icmp_ln251)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end241"   --->   Operation 171 'br' 'br_ln0' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.87ns)   --->   "%icmp_ln13 = icmp_eq  i7 %opcode, i7 111" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 172 'icmp' 'icmp_ln13' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (1.87ns)   --->   "%icmp_ln13_1 = icmp_eq  i7 %opcode, i7 103" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 173 'icmp' 'icmp_ln13_1' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln13_1)   --->   "%or_ln13 = or i1 %icmp_ln13_1, i1 %icmp_ln13" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 174 'or' 'or_ln13' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.87ns)   --->   "%icmp_ln13_2 = icmp_eq  i7 %opcode, i7 99" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 175 'icmp' 'icmp_ln13_2' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln13_1 = or i1 %icmp_ln13_2, i1 %or_ln13" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 176 'or' 'or_ln13_1' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %or_ln13_1, void %if.end241.cleanup.cont_crit_edge, void %if.then246" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:13]   --->   Operation 177 'br' 'br_ln13' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.70ns)   --->   "%store_ln26 = store i32 %pc_2, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 178 'store' 'store_ln26' <Predicate = (opcode == 51 & !or_ln13_1) | (opcode == 23 & !or_ln13_1) | (opcode == 55 & !or_ln13_1) | (opcode == 111 & !or_ln13_1) | (opcode == 99 & !or_ln13_1) | (opcode == 35 & !or_ln13_1) | (opcode == 103 & !or_ln13_1) | (opcode == 3 & icmp_ln155 & !or_ln13_1) | (opcode == 19 & !or_ln13_1)> <Delay = 1.70>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 179 'br' 'br_ln0' <Predicate = (opcode == 51 & !or_ln13_1) | (opcode == 23 & !or_ln13_1) | (opcode == 55 & !or_ln13_1) | (opcode == 111 & !or_ln13_1) | (opcode == 99 & !or_ln13_1) | (opcode == 35 & !or_ln13_1) | (opcode == 103 & !or_ln13_1) | (opcode == 3 & icmp_ln155 & !or_ln13_1) | (opcode == 19 & !or_ln13_1)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 180 'trunc' 'trunc_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (1.56ns)   --->   "%icmp_ln256 = icmp_ne  i2 %trunc_ln256, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 181 'icmp' 'icmp_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln256 = select i1 %icmp_ln256, i32 %pc_1, i32 %res_j_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 182 'select' 'select_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %if.then246.cleanup.cont_crit_edge, void %cleanup294.loopexit.exitStub.loopexit" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:256]   --->   Operation 183 'br' 'br_ln256' <Predicate = (opcode == 51 & or_ln13_1) | (opcode == 23 & or_ln13_1) | (opcode == 55 & or_ln13_1) | (opcode == 111 & or_ln13_1) | (opcode == 99 & or_ln13_1) | (opcode == 35 & or_ln13_1) | (opcode == 103 & or_ln13_1) | (opcode == 3 & icmp_ln155 & or_ln13_1) | (opcode == 19 & or_ln13_1)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (1.70ns)   --->   "%store_ln26 = store i32 %select_ln256, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26]   --->   Operation 184 'store' 'store_ln26' <Predicate = (opcode == 51 & or_ln13_1 & !icmp_ln256) | (opcode == 23 & or_ln13_1 & !icmp_ln256) | (opcode == 55 & or_ln13_1 & !icmp_ln256) | (opcode == 111 & or_ln13_1 & !icmp_ln256) | (opcode == 99 & or_ln13_1 & !icmp_ln256) | (opcode == 35 & or_ln13_1 & !icmp_ln256) | (opcode == 103 & or_ln13_1 & !icmp_ln256) | (opcode == 3 & icmp_ln155 & or_ln13_1 & !icmp_ln256) | (opcode == 19 & or_ln13_1 & !icmp_ln256)> <Delay = 1.70>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 185 'br' 'br_ln0' <Predicate = (opcode == 51 & or_ln13_1 & !icmp_ln256) | (opcode == 23 & or_ln13_1 & !icmp_ln256) | (opcode == 55 & or_ln13_1 & !icmp_ln256) | (opcode == 111 & or_ln13_1 & !icmp_ln256) | (opcode == 99 & or_ln13_1 & !icmp_ln256) | (opcode == 35 & or_ln13_1 & !icmp_ln256) | (opcode == 103 & or_ln13_1 & !icmp_ln256) | (opcode == 3 & icmp_ln155 & or_ln13_1 & !icmp_ln256) | (opcode == 19 & or_ln13_1 & !icmp_ln256)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:29]   --->   Operation 186 'br' 'br_ln29' <Predicate = (opcode == 51 & !icmp_ln256) | (opcode == 51 & !or_ln13_1) | (opcode == 23 & !icmp_ln256) | (opcode == 23 & !or_ln13_1) | (opcode == 55 & !icmp_ln256) | (opcode == 55 & !or_ln13_1) | (opcode == 111 & !icmp_ln256) | (opcode == 111 & !or_ln13_1) | (opcode == 99 & !icmp_ln256) | (opcode == 99 & !or_ln13_1) | (opcode == 35 & !icmp_ln256) | (opcode == 35 & !or_ln13_1) | (opcode == 103 & !icmp_ln256) | (opcode == 103 & !or_ln13_1) | (opcode == 3 & icmp_ln155 & !icmp_ln256) | (opcode == 3 & icmp_ln155 & !or_ln13_1) | (opcode == 19 & !icmp_ln256) | (opcode == 19 & !or_ln13_1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup294.loopexit.exitStub"   --->   Operation 187 'br' 'br_ln0' <Predicate = (opcode == 51) | (opcode == 23) | (opcode == 55) | (opcode == 111) | (opcode == 99) | (opcode == 35) | (opcode == 103) | (opcode == 3 & icmp_ln155) | (opcode == 19)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 188 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup294.loopexit.exitStub"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln26', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26) of constant 0 on local variable 'pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26 [6]  (1.707 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234) on local variable 'pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:26 [9]  (0.000 ns)
	'getelementptr' operation 10 bit ('mem_addr', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34) [14]  (0.000 ns)
	'load' operation 32 bit ('insn', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34) on array 'mem' [15]  (3.254 ns)

 <State 3>: 6.508ns
The critical path consists of the following:
	'load' operation 32 bit ('insn', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34) on array 'mem' [15]  (3.254 ns)
	'getelementptr' operation 5 bit ('reg_file_addr_1', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95) [66]  (0.000 ns)
	'load' operation 32 bit ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95) on array 'reg_file' [67]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95) on array 'reg_file' [67]  (3.254 ns)

 <State 5>: 6.040ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('imm12') with incoming values : ('sext_ln53', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53) ('sext_ln55', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55) ('sext_ln57', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64) ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95) ('res_n', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105) ('imm12', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:108) ('val', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159) ('zext_ln171', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171) ('zext_ln168', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168) ('sext_ln165', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165) ('sext_ln162', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162) ('zext_ln149', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149) ('zext_ln146', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:140) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:137) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:125) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:122) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234) [187]  (3.020 ns)
	multiplexor before 'phi' operation 32 bit ('imm12') with incoming values : ('sext_ln53', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53) ('sext_ln55', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55) ('sext_ln57', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64) ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95) ('res_n', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105) ('imm12', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:108) ('val', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159) ('zext_ln171', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171) ('zext_ln168', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168) ('sext_ln165', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165) ('sext_ln162', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162) ('zext_ln149', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149) ('zext_ln146', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:140) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:137) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:125) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:122) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234) [187]  (3.020 ns)

 <State 6>: 6.040ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('imm12') with incoming values : ('sext_ln53', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53) ('sext_ln55', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55) ('sext_ln57', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64) ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95) ('res_n', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105) ('imm12', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:108) ('val', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159) ('zext_ln171', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171) ('zext_ln168', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168) ('sext_ln165', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165) ('sext_ln162', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162) ('zext_ln149', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149) ('zext_ln146', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:140) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:137) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:125) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:122) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234) [187]  (3.020 ns)
	multiplexor before 'phi' operation 32 bit ('imm12') with incoming values : ('sext_ln53', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53) ('sext_ln55', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55) ('sext_ln57', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:59) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:64) ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:95) ('res_n', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105) ('imm12', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:108) ('val', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159) ('zext_ln171', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171) ('zext_ln168', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168) ('sext_ln165', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:165) ('sext_ln162', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:162) ('zext_ln149', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149) ('zext_ln146', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:146) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:140) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:137) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:125) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:122) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:234) [187]  (3.020 ns)

 <State 7>: 5.034ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln251', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:251) [202]  (1.780 ns)
	'store' operation 0 bit ('store_ln252', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:252) of variable 'imm12' on array 'reg_file' [207]  (3.254 ns)

 <State 8>: 1.588ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
