INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Memristor_testboard/CLS_backend/FPGA_test/ADC_CLK_simu/ADC_CLK_simu.srcs/sources_1/new/ADC_CLKsimu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_CLKsimu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Memristor_testboard/CLS_backend/FPGA_test/ADC_CLK_simu/ADC_CLK_simu.srcs/sim_1/new/ADC_CLKtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_CLKtb
