{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661121333275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661121333276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 21 23:35:33 2022 " "Processing started: Sun Aug 21 23:35:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661121333276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661121333276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661121333276 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_85c_slow.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_85c_slow.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121334041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_0c_slow.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_0c_slow.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121334307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_min_1200mv_0c_fast.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_min_1200mv_0c_fast.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121334589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121334883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_85c_v_slow.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121335089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_0c_v_slow.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121335276 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_min_1200mv_0c_v_fast.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121335444 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_v.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_v.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661121335616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661121335675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 21 23:35:35 2022 " "Processing ended: Sun Aug 21 23:35:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661121335675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661121335675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661121335675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661121335675 ""}
