/*
 * pcie-kirin-common.h
 *
 * PCIe common functions
 *
 * Copyright (c) 2016-2019 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef _PCIE_KIRIN_COMMON_H
#define _PCIE_KIRIN_COMMON_H

#include "pcie-kirin.h"
#include <hw_cmdline_parse.h>
#include <securec.h>

#define INBOUNT_OFFSET 0x100

#define PER_ATU_SIZE 0x200

/* noc power domain */
#define NOC_POWER_IDLEREQ_1		0x38c
#define NOC_POWER_IDLE_1		0x394
#define NOC_PW_MASK			0x10000
#define NOC_PW_SET_BIT			0x1

#define PCIEPHY_RESET_BIT		(0x1 << 17)
#define PCIEPHY_PIPE_LINE0_RESET_BIT	(0x1 << 19)
#define PCIEPHY_PIPE_REFCLK_MODE_BIT	(0x1 << 6)

#define PCIE_REF2PERST1_DELAY_MIN	20000
#define PCIE_REF2PERST2_DELAY_MAX	21000
#define PCIE_PERST2ACCESS1_DELAY_MIN	7000
#define PCIE_PERST2ACCESS2_DELAY_MAX	8000
#define PCIE_PERST2RST1_DELAY_MIN	10000
#define PCIE_PERST2RST2_DELAY_MAX	11000

/* ECO Function for PHY Debug */
#define ECO_BYPASS_ADDR			SOC_PCIEPHY_CTRL40_ADDR

#define LTSSM_STATUE_MASK		0x3F
#define LTSSM_L1SS_MASK			0xC000

#define PCIE_CTRL_BUS_TIMEOUT_MASK	(0x3F << 1)
#define PCIE_CTRL_BUS_TIMEOUT_VALUE	(0x36 << 1)

int config_enable_dbi(u32 rc_id, int flag);
int ltssm_enable(u32 rc_id, int yes);
int set_bme(u32 rc_id, int flag);
int set_mse(u32 rc_id, int flag);
void kirin_pcie_config_axi_timeout(struct kirin_pcie *pcie);
int kirin_pcie_noc_power(struct kirin_pcie *pcie, int enable);
int kirin_pcie_phy_init(struct kirin_pcie *pcie);
void kirin_pcie_natural_cfg(struct kirin_pcie *pcie);
int pcie_phy_fw_update(struct kirin_pcie *pcie, u16 *fw_data, u32 fw_size);
void kirin_pcie_config_l0sl1(u32 rc_id, enum link_aspm_state aspm_state);
void kirin_pcie_config_l1ss(u32 rc_id, enum l1ss_ctrl_state enable);
void kirin_pcie_outbound_atu(u32 rc_id, int index,
		int type, u64 cpu_addr, u64 pci_addr, u32 size);
void kirin_pcie_inbound_atu(u32 rc_id, int index,
		int type, u64 cpu_addr, u64 pci_addr, u32 size);
void pcie_io_adjust(struct kirin_pcie *pcie);
void kirin_pcie_generate_msg(u32 rc_id, int index, u32 iatu_offset,
		int msg_type, u32 msg_code);
void enable_req_clk(struct kirin_pcie *pcie, u32 enable_flag);

u32 show_link_state(u32 rc_id);

#ifdef CONFIG_KIRIN_PCIE_TEST
int set_link_speed(u32 rc_id, enum link_speed gen);
u32 kirin_pcie_find_capability(struct pcie_port *pp, int cap);
int kirin_pcie_ep_mac_init(u32 rc_id);
int kirin_pcie_set_ep_mode(u32 rc_id);
#else
static inline int set_link_speed(u32 rc_id, enum link_speed gen)
{
	return 0;
}

static inline u32 kirin_pcie_find_capability(struct pcie_port *pp, int cap)
{
	return 0;
}

static inline int kirin_pcie_ep_mac_init(u32 rc_id)
{
	return 0;
}

static inline int kirin_pcie_set_ep_mode(u32 rc_id)
{
	return 0;
}
#endif

#endif
