The target of this project is the implantation of 32-bit RISC-V microarchitecture processor based on Harvard Architecture. The single-cycle microarchitecture executes an entire instruction in one cycle. However, the cycle time is limited by the slowest instruction.
