# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cafeMachine_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/finalattempt2 {C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:25 on Dec 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/finalattempt2" C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v 
# -- Compiling module cafeMachine
# 
# Top level modules:
# 	cafeMachine
# End time: 15:19:25 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:55 on Dec 15,2022
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine_tb.v 
# -- Compiling module cafeMachine_tb
# 
# Top level modules:
# 	cafeMachine_tb
# End time: 15:19:55 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cafeMachine_tb
# vsim work.cafeMachine_tb 
# Start time: 15:20:02 on Dec 15,2022
# Loading work.cafeMachine_tb
# Loading work.cafeMachine
add wave -position end  sim:/cafeMachine_tb/clk
add wave -position end  sim:/cafeMachine_tb/in
add wave -position end  sim:/cafeMachine_tb/rst
add wave -position end  sim:/cafeMachine_tb/out
add wave -position end  sim:/cafeMachine_tb/change
run -all
# ** Note: $finish    : C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine_tb.v(34)
#    Time: 150 ns  Iteration: 0  Instance: /cafeMachine_tb
# 1
# Break in Module cafeMachine_tb at C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine_tb.v line 34
# End time: 13:21:10 on Dec 21,2022, Elapsed time: 142:01:08
# Errors: 0, Warnings: 0
