{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542836433014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542836433022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 18:40:32 2018 " "Processing started: Wed Nov 21 18:40:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542836433022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836433022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TPF00 -c TPF00 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TPF00 -c TPF00" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836433022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542836434305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542836434305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836454948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836454948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/VGA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836454972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836454972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync.v 1 1 " "Found 1 design units, including 1 entities, in source file vsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vsync " "Found entity 1: Vsync" {  } { { "Vsync.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/Vsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836454992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836454992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hsync " "Found entity 1: Hsync" {  } { { "Hsync.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/Hsync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp2 Disp2 PosPant.v(17) " "Verilog HDL Declaration information at PosPant.v(17): object \"disp2\" differs only in case from object \"Disp2\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542836455060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp3 Disp3 PosPant.v(18) " "Verilog HDL Declaration information at PosPant.v(18): object \"disp3\" differs only in case from object \"Disp3\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542836455060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp4 Disp4 PosPant.v(19) " "Verilog HDL Declaration information at PosPant.v(19): object \"disp4\" differs only in case from object \"Disp4\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542836455060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp5 Disp5 PosPant.v(20) " "Verilog HDL Declaration information at PosPant.v(20): object \"disp5\" differs only in case from object \"Disp5\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542836455060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "disp6 Disp6 PosPant.v(21) " "Verilog HDL Declaration information at PosPant.v(21): object \"disp6\" differs only in case from object \"Disp6\" in the same scope" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542836455060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pospant.v 1 1 " "Found 1 design units, including 1 entities, in source file pospant.v" { { "Info" "ISGN_ENTITY_NAME" "1 PosPant " "Found entity 1: PosPant" {  } { { "PosPant.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file numto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumTo7Seg " "Found entity 1: NumTo7Seg" {  } { { "NumTo7Seg.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/NumTo7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count2watch.v 1 1 " "Found 1 design units, including 1 entities, in source file count2watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 count2watch " "Found entity 1: count2watch" {  } { { "count2watch.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/count2watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorn.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorn.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorN " "Found entity 1: contadorN" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_final.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_final.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_final " "Found entity 1: contador_final" {  } { { "contador_final.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contador_final.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_50m_to_1k.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_50m_to_1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_50M_to_1k " "Found entity 1: clock_50M_to_1k" {  } { { "clock_50M_to_1k.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/clock_50M_to_1k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836455224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836455224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542836455876 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "contador_final inst3 " "Block or symbol \"contador_final\" of instance \"inst3\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { { 368 272 464 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1542836455896 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Nres " "Pin \"Nres\" not connected" {  } { { "main.bdf" "" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { { 408 104 280 424 "Nres" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1542836455900 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Enable " "Pin \"Enable\" not connected" {  } { { "main.bdf" "" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { { 424 104 280 440 "Enable" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1542836455900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:inst " "Elaborating entity \"VGA\" for hierarchy \"VGA:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { { 320 1072 1224 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836455940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vsync VGA:inst\|Vsync:myvsync " "Elaborating entity \"Vsync\" for hierarchy \"VGA:inst\|Vsync:myvsync\"" {  } { { "VGA.v" "myvsync" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/VGA.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836455948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Vsync.v(23) " "Verilog HDL assignment warning at Vsync.v(23): truncated value with size 32 to match size of target (21)" {  } { { "Vsync.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/Vsync.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542836455952 "|main|VGA:inst|Vsync:myvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hsync VGA:inst\|Hsync:myhsync " "Elaborating entity \"Hsync\" for hierarchy \"VGA:inst\|Hsync:myhsync\"" {  } { { "VGA.v" "myhsync" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/VGA.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836455956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Hsync.v(22) " "Verilog HDL assignment warning at Hsync.v(22): truncated value with size 32 to match size of target (11)" {  } { { "Hsync.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/Hsync.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542836455960 "|main|VGA:inst|Hsync:myhsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB VGA:inst\|RGB:myRGB " "Elaborating entity \"RGB\" for hierarchy \"VGA:inst\|RGB:myRGB\"" {  } { { "VGA.v" "myRGB" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/VGA.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836455968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i RGB.v(4) " "Verilog HDL or VHDL warning at RGB.v(4): object \"i\" assigned a value but never read" {  } { { "RGB.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/RGB.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542836455972 "|main|VGA:inst|RGB:myRGB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { { 616 544 912 808 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542836456280 ""}  } { { "pll.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542836456280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542836456552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosPant PosPant:inst2 " "Elaborating entity \"PosPant\" for hierarchy \"PosPant:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { { 336 712 880 576 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumTo7Seg PosPant:inst2\|NumTo7Seg:Disp " "Elaborating entity \"NumTo7Seg\" for hierarchy \"PosPant:inst2\|NumTo7Seg:Disp\"" {  } { { "PosPant.v" "Disp" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/PosPant.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_final contador_final:inst3 " "Elaborating entity \"contador_final\" for hierarchy \"contador_final:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/main.bdf" { { 368 272 464 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_count contador_final.v(43) " "Verilog HDL or VHDL warning at contador_final.v(43): object \"test_count\" assigned a value but never read" {  } { { "contador_final.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contador_final.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542836456656 "|main|contador_final:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorN contador_final:inst3\|contadorN:counter " "Elaborating entity \"contadorN\" for hierarchy \"contador_final:inst3\|contadorN:counter\"" {  } { { "contador_final.v" "counter" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contador_final.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456732 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "contadorN.v(25) " "Verilog HDL Conditional Statement error at contadorN.v(25): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 25 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542836456736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 contadorN.v(30) " "Verilog HDL assignment warning at contadorN.v(30): truncated value with size 32 to match size of target (29)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542836456752 "|main|contador_final:inst3|contadorN:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count contadorN.v(24) " "Verilog HDL Always Construct warning at contadorN.v(24): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542836456752 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] contadorN.v(24) " "Inferred latch for \"count\[0\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456760 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] contadorN.v(24) " "Inferred latch for \"count\[1\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456760 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] contadorN.v(24) " "Inferred latch for \"count\[2\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456760 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] contadorN.v(24) " "Inferred latch for \"count\[3\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456760 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] contadorN.v(24) " "Inferred latch for \"count\[4\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456764 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] contadorN.v(24) " "Inferred latch for \"count\[5\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456764 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] contadorN.v(24) " "Inferred latch for \"count\[6\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456764 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] contadorN.v(24) " "Inferred latch for \"count\[7\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456764 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] contadorN.v(24) " "Inferred latch for \"count\[8\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456764 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] contadorN.v(24) " "Inferred latch for \"count\[9\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456764 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] contadorN.v(24) " "Inferred latch for \"count\[10\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456768 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] contadorN.v(24) " "Inferred latch for \"count\[11\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456768 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] contadorN.v(24) " "Inferred latch for \"count\[12\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456768 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] contadorN.v(24) " "Inferred latch for \"count\[13\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456768 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] contadorN.v(24) " "Inferred latch for \"count\[14\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456768 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] contadorN.v(24) " "Inferred latch for \"count\[15\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456768 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] contadorN.v(24) " "Inferred latch for \"count\[16\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456800 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] contadorN.v(24) " "Inferred latch for \"count\[17\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456800 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] contadorN.v(24) " "Inferred latch for \"count\[18\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456844 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] contadorN.v(24) " "Inferred latch for \"count\[19\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456844 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] contadorN.v(24) " "Inferred latch for \"count\[20\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456844 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] contadorN.v(24) " "Inferred latch for \"count\[21\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456852 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] contadorN.v(24) " "Inferred latch for \"count\[22\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456856 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] contadorN.v(24) " "Inferred latch for \"count\[23\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456864 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] contadorN.v(24) " "Inferred latch for \"count\[24\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456864 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] contadorN.v(24) " "Inferred latch for \"count\[25\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456864 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] contadorN.v(24) " "Inferred latch for \"count\[26\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456864 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] contadorN.v(24) " "Inferred latch for \"count\[27\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456864 "|main|contador_final:inst3|contadorN:counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] contadorN.v(24) " "Inferred latch for \"count\[28\]\" at contadorN.v(24)" {  } { { "contadorN.v" "" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contadorN.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836456868 "|main|contador_final:inst3|contadorN:counter"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "contador_final:inst3\|contadorN:counter " "Can't elaborate user hierarchy \"contador_final:inst3\|contadorN:counter\"" {  } { { "contador_final.v" "counter" { Text "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/contador_final.v" 52 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542836456876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/output_files/TPF00.map.smsg " "Generated suppressed messages file C:/Users/Male/Desktop/Electro3/TPF/tpf-team-2/QUARTUS_TPF/output_files/TPF00.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836457380 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542836457656 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 21 18:40:57 2018 " "Processing ended: Wed Nov 21 18:40:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542836457656 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542836457656 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542836457656 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542836457656 ""}
