["^ ","~$generate",["^ ","~:row",3,"~:col",1,"~:fixed-arities",["~#set",[1]],"~:name","^0","~:ns","~$vpga-graph.vpga","~:top-ns","^7","~:arities",["^ ","~i1",["^ ","~:ret",["^ ","~:type","~:map","~:val",["^ ","~:spec",["^ ","^1",6,"^2",10,"~:end-row",6,"~:end-col",19],"~:input-blocks",["^ ","^1",7,"^2",18,"^?",7,"^@",20,"~:tag","~:vector"],"~:output-blocks",["^ ","^1",8,"^2",19,"^?",8,"^@",21,"^B","^C"],"~:switch-boxes",["^ ","^1",9,"^2",18,"^?",9,"^@",20,"^B","^C"],"~:luts",["^ ","^1",10,"^2",10,"^?",10,"^@",12,"^B","^C"]]],"~:arglist-str","[vpga-spec]"]],"^;","~:fn"],"~:filename","/home/jared/Projects/vpga-graph/src/vpga_graph/vpga.clj"]