Simulator report for AA2380-MAXV_TSTQ9
Sun Feb 11 20:15:49 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 500.0 us      ;
; Simulation Netlist Size     ; 484 nodes     ;
; Simulation Coverage         ;      35.77 %  ;
; Total Number of Transitions ; 2691290       ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM2210F324C4 ;
+-----------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                           ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                                     ; Setting         ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+
; Simulation mode                                                                            ; Timing          ; Timing        ;
; Start time                                                                                 ; 0 ns            ; 0 ns          ;
; Simulation results format                                                                  ; CVWF            ;               ;
; Vector input source                                                                        ; F00_TestADC.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; Off             ; On            ;
; Check outputs                                                                              ; Off             ; Off           ;
; Report simulation coverage                                                                 ; On              ; On            ;
; Display complete 1/0 value coverage report                                                 ; On              ; On            ;
; Display missing 1-value coverage report                                                    ; On              ; On            ;
; Display missing 0-value coverage report                                                    ; On              ; On            ;
; Detect setup and hold time violations                                                      ; Off             ; Off           ;
; Detect glitches                                                                            ; Off             ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off             ; Off           ;
; Generate Signal Activity File                                                              ; Off             ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off             ; Off           ;
; Group bus channels in simulation results                                                   ; Off             ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On              ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE      ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off             ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto            ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      35.77 % ;
; Total nodes checked                                 ; 484          ;
; Total output ports checked                          ; 562          ;
; Total output ports with complete 1/0-value coverage ; 201          ;
; Total output ports with no 1/0-value coverage       ; 315          ;
; Total output ports with no 1-value coverage         ; 315          ;
; Total output ports with no 0-value coverage         ; 361          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                       ;
+-----------------------------------------------------------+--------------------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                                   ; Output Port Type ;
+-----------------------------------------------------------+--------------------------------------------------------------------+------------------+
; |F00_TestADC|F20_EmulateADC:inst1|BUSY_on                 ; |F00_TestADC|F20_EmulateADC:inst1|BUSY_on                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVA             ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVA                      ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst|SRDATA[23]               ; |F00_TestADC|F20_EmulateADC:inst|SRDATA[23]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[23]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[23]                       ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[1]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[1]~1         ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[3]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[3]~3COUT1_37 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[4]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[4]~5COUT1_39 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[5]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[5]~7COUT1_41 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[2]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[2]~9COUT1_35 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~2           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~2                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVen_SHFT       ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVen_SHFT                ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVen_SCK        ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVen_SCK                 ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|tst_loadSR              ; |F00_TestADC|F20_EmulateADC:inst1|tst_loadSR                       ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]                     ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[3]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[3]~5                   ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[3]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[3]~5COUT1_21           ; cout1            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[2]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[2]~7                   ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[2]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[2]~7COUT1_19           ; cout1            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[1]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[1]~9                   ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[1]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[1]~9COUT1_17           ; cout1            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[0]            ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[0]                     ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[17]      ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[17]               ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[0]       ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[0]                ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[4]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[4]             ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[4]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[4]~3           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[4]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[4]~3COUT1_23   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[3]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[3]~5           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[3]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[3]~5COUT1_21   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[2]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[2]~7           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[2]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[2]~7COUT1_19   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[1]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[1]~9           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[1]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[1]~9COUT1_17   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[0]             ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[4]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[4]                 ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[3]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[3]~3               ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[3]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[3]~3COUT1_18       ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[2]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[2]~5               ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[2]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[2]~5COUT1_16       ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[1]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[1]~7               ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[1]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[1]~7COUT1_14       ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[0]        ; |F00_TestADC|F1_readADC_multimodes:inst2|TCLK23[0]                 ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[11] ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[11]~13       ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~0           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~0                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[10] ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[10]~15       ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[9]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[9]~17        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~1           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~1                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~2           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~2                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[8]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[8]~19        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[7]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[7]~21        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~3           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~3                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[6]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[6]~23        ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~4           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~4                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~5           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7~5                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7             ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux7                      ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_end                ; |F00_TestADC|F20_EmulateADC:inst1|Busy_end                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVstop          ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVstop                   ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNV_pulse~0      ; |F00_TestADC|F1_readADC_multimodes:inst2|CNV_pulse~0               ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|T_CNVen_SCK      ; |F00_TestADC|F1_readADC_multimodes:inst2|SCKL                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|T_CNVen_SCK      ; |F00_TestADC|F1_readADC_multimodes:inst2|T_CNVen_SCK               ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[22]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[22]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst|Emulate_SDO~0            ; |F00_TestADC|F20_EmulateADC:inst|Emulate_SDO~0                     ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~0           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~0                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~1           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~1                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~2           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~2                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~3           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~3                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~4           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~4                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~5           ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6~5                    ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6             ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux6                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[0]  ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[0]           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~0          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~0                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~1          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~1                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~2          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~2                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~3          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~3                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~4          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~4                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~5          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15~5                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15            ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux15                     ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~1          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~1                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~2          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~2                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~3          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~3                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~4          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~4                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~5          ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~5                   ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14            ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14                     ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|ReadCLK~0        ; |F00_TestADC|F1_readADC_multimodes:inst2|ReadCLK~0                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|T_CNVen_SHFT     ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_ADC_SHIFT            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|T_CNVen_SHFT     ; |F00_TestADC|F1_readADC_multimodes:inst2|T_CNVen_SHFT              ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan2~0      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan2~0               ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~2      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~2               ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|sBUSYR           ; |F00_TestADC|F1_readADC_multimodes:inst2|sBUSYR                    ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan2~1      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan2~1               ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~0      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~0               ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~1      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~1               ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~2      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~2               ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~3      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan3~3               ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Equal1~0                ; |F00_TestADC|F20_EmulateADC:inst1|Equal1~0                         ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Equal1~1                ; |F00_TestADC|F20_EmulateADC:inst1|Equal1~1                         ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Emulate_SDO~0           ; |F00_TestADC|F20_EmulateADC:inst1|Emulate_SDO~0                    ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|QA                      ; |F00_TestADC|F20_EmulateADC:inst1|QA                               ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|READ_end~0              ; |F00_TestADC|F20_EmulateADC:inst1|READ_end~0                       ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]~0    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]~0             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[23]~1    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[23]~1             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[22]~2    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[22]~2             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[13]~3    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[13]~3             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[21]~4    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[21]~4             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[20]~5    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[20]~5             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[11]~6    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[11]~6             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[19]~7    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[19]~7             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[18]~8    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[18]~8             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[9]~9     ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[9]~9              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[17]~10   ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[17]~10            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[16]~11   ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[16]~11            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]~12   ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]~12            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]~13   ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]~13            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[14]~15   ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[14]~15            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[14]~16   ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[14]~16            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]~24    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]~24             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]~25    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]~25             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[6]~27    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[6]~27             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[6]~28    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[6]~28             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[0]~35    ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[0]~35             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|ResetAVGread~0   ; |F00_TestADC|F1_readADC_multimodes:inst2|ResetAVGread~0            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan7~0      ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan7~0               ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[0]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[0]~1                  ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[0]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[0]~1COUT1_18          ; cout1            ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[1]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[1]~3                  ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[1]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[1]~3COUT1_20          ; cout1            ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[2]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[2]~5                  ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[2]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[2]~5COUT1_22          ; cout1            ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_end~0              ; |F00_TestADC|F20_EmulateADC:inst1|Busy_end~0                       ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[5]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[5]                    ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[3]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[3]                    ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[3]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[3]~9                  ; cout             ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]                    ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]           ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]~11                 ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|countCNV[0]      ; |F00_TestADC|F1_readADC_multimodes:inst2|countCNV[0]               ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|countCNV[1]      ; |F00_TestADC|F1_readADC_multimodes:inst2|countCNV[1]               ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|countCNV[2]      ; |F00_TestADC|F1_readADC_multimodes:inst2|countCNV[2]               ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[21]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[21]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[20]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[20]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[19]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[19]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[18]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[18]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[17]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[17]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[16]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[16]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[15]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[15]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[14]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[14]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[13]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[13]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[12]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[12]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[11]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[11]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[10]              ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[10]                       ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[9]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[9]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[8]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[8]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[7]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[7]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[6]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[6]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[5]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[5]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[4]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[4]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[3]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[3]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[2]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[2]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[1]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[1]                        ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[0]               ; |F00_TestADC|F20_EmulateADC:inst1|SRDATA[0]                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Fso              ; |F00_TestADC|F1_readADC_multimodes:inst2|Fso                       ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|nFS              ; |F00_TestADC|F1_readADC_multimodes:inst2|nFS                       ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_ReadCLK     ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_ReadCLK              ; combout          ;
; |F00_TestADC|AQMODE                                       ; |F00_TestADC|AQMODE~corein                                         ; combout          ;
; |F00_TestADC|MCLK                                         ; |F00_TestADC|MCLK~corein                                           ; combout          ;
; |F00_TestADC|Fso                                          ; |F00_TestADC|Fso                                                   ; padio            ;
; |F00_TestADC|BUSYL                                        ; |F00_TestADC|BUSYL                                                 ; padio            ;
; |F00_TestADC|CNVL                                         ; |F00_TestADC|CNVL                                                  ; padio            ;
; |F00_TestADC|SCKL                                         ; |F00_TestADC|SCKL                                                  ; padio            ;
; |F00_TestADC|SDOL                                         ; |F00_TestADC|SDOL                                                  ; padio            ;
; |F00_TestADC|BUSYR                                        ; |F00_TestADC|BUSYR                                                 ; padio            ;
; |F00_TestADC|CNVR                                         ; |F00_TestADC|CNVR                                                  ; padio            ;
; |F00_TestADC|SCKR                                         ; |F00_TestADC|SCKR                                                  ; padio            ;
; |F00_TestADC|SDOR                                         ; |F00_TestADC|SDOR                                                  ; padio            ;
; |F00_TestADC|nFS                                          ; |F00_TestADC|nFS                                                   ; padio            ;
; |F00_TestADC|Test_ReadCLK                                 ; |F00_TestADC|Test_ReadCLK                                          ; padio            ;
; |F00_TestADC|Test_CNVA                                    ; |F00_TestADC|Test_CNVA                                             ; padio            ;
; |F00_TestADC|Test_ADC_CLK                                 ; |F00_TestADC|Test_ADC_CLK                                          ; padio            ;
; |F00_TestADC|Test_ADC_SHIFT                               ; |F00_TestADC|Test_ADC_SHIFT                                        ; padio            ;
; |F00_TestADC|Test_CNVen_SHFT                              ; |F00_TestADC|Test_CNVen_SHFT                                       ; padio            ;
; |F00_TestADC|Test_ENVen_SCK                               ; |F00_TestADC|Test_ENVen_SCK                                        ; padio            ;
; |F00_TestADC|Test_TCNVen_SHFT                             ; |F00_TestADC|Test_TCNVen_SHFT                                      ; padio            ;
; |F00_TestADC|Test_TCNVen_SCK                              ; |F00_TestADC|Test_TCNVen_SCK                                       ; padio            ;
; |F00_TestADC|LT2380_CLEAR_REG                             ; |F00_TestADC|LT2380_CLEAR_REG                                      ; padio            ;
; |F00_TestADC|LT2380_loadSR                                ; |F00_TestADC|LT2380_loadSR                                         ; padio            ;
; |F00_TestADC|LT2380_Read_end                              ; |F00_TestADC|LT2380_Read_end                                       ; padio            ;
; |F00_TestADC|LT2380_SCKcount[4]                           ; |F00_TestADC|LT2380_SCKcount[4]                                    ; padio            ;
; |F00_TestADC|LT2380_SCKcount[3]                           ; |F00_TestADC|LT2380_SCKcount[3]                                    ; padio            ;
; |F00_TestADC|LT2380_SCKcount[2]                           ; |F00_TestADC|LT2380_SCKcount[2]                                    ; padio            ;
; |F00_TestADC|LT2380_SCKcount[1]                           ; |F00_TestADC|LT2380_SCKcount[1]                                    ; padio            ;
; |F00_TestADC|LT2380_SCKcount[0]                           ; |F00_TestADC|LT2380_SCKcount[0]                                    ; padio            ;
; |F00_TestADC|rDATAL[17]                                   ; |F00_TestADC|rDATAL[17]                                            ; padio            ;
; |F00_TestADC|rDATAL[0]                                    ; |F00_TestADC|rDATAL[0]                                             ; padio            ;
; |F00_TestADC|Test_CNVclk_cnt[4]                           ; |F00_TestADC|Test_CNVclk_cnt[4]                                    ; padio            ;
; |F00_TestADC|Test_CNVclk_cnt[3]                           ; |F00_TestADC|Test_CNVclk_cnt[3]                                    ; padio            ;
; |F00_TestADC|Test_CNVclk_cnt[2]                           ; |F00_TestADC|Test_CNVclk_cnt[2]                                    ; padio            ;
; |F00_TestADC|Test_CNVclk_cnt[1]                           ; |F00_TestADC|Test_CNVclk_cnt[1]                                    ; padio            ;
; |F00_TestADC|Test_CNVclk_cnt[0]                           ; |F00_TestADC|Test_CNVclk_cnt[0]                                    ; padio            ;
; |F00_TestADC|Test_TCLK23[4]                               ; |F00_TestADC|Test_TCLK23[4]                                        ; padio            ;
; |F00_TestADC|Test_TCLK23[3]                               ; |F00_TestADC|Test_TCLK23[3]                                        ; padio            ;
; |F00_TestADC|Test_TCLK23[2]                               ; |F00_TestADC|Test_TCLK23[2]                                        ; padio            ;
; |F00_TestADC|Test_TCLK23[1]                               ; |F00_TestADC|Test_TCLK23[1]                                        ; padio            ;
; |F00_TestADC|Test_TCLK23[0]                               ; |F00_TestADC|Test_TCLK23[0]                                        ; padio            ;
+-----------------------------------------------------------+--------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                          ; Output Port Name                                                                                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[3]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[3]~3                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[4]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[4]~5                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[5]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[5]~7                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[2]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[2]~9                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~3                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~3                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan1~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan1~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|QB                                                                                                                                               ; |F00_TestADC|F20_EmulateADC:inst1|tst_CLEAR_MOY                                                                                                                                              ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|QB                                                                                                                                               ; |F00_TestADC|F20_EmulateADC:inst1|QB                                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[23]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[23]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[21]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[21]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[20]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[20]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[19]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[19]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[18]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[18]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[17]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[17]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[16]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[16]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[15]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[15]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[13]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[13]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[10]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[10]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[7]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[7]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[5]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[5]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[2]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[2]                                                                                                                                            ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[5]                                                                                                                                     ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[5]                                                                                                                                               ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]                                                                                                                                     ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]~3                                                                                                                                             ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]                                                                                                                                     ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]~3COUT1_23                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[23]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[23]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[21]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[21]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[20]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[20]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[19]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[19]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[18]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[18]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[16]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[16]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[13]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[13]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[10]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[10]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[5]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[5]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[2]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[2]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[6]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[6]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[5]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[5]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[4]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[4]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[3]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[3]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[2]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[2]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[1]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[1]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[2]~2                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[2]~2                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[1]~3                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[1]~3                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~6                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~6                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[5]                                                                                                                             ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[5]                                                                                                                                       ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~2                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~2                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~3                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~3                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~4                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~4                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~2                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~2                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~0                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~0                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~1                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~1                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~3                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~3                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~2                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~2                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~3                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~3                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[10]                                                                                                                          ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[10]~15COUT1_49                                                                                                                         ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[9]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[9]~17COUT1_47                                                                                                                          ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[8]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[8]~19COUT1_45                                                                                                                          ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[7]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[7]~21COUT1_43                                                                                                                          ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~0                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~0                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~1                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~1                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~0                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~0                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~2                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~2                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~3                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~3                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~1                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~1                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~4                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~4                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~5                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~5                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~2                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~2                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[7]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[7]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~6                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~6                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~7                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~7                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~3                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~3                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~4                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~4                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]                               ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~1                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~1                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~2                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~2                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~3                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~3                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~4                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~4                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~8                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~8                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~1                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~1                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~7                                                                                                                                              ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~7COUT1_56                                                                                                                                      ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~12                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~12COUT1_54                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~0                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~0                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~17                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~17COUT1_58                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~22                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~22COUT1_60                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~1                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~1                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~25                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~25                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~25                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~27                                                                                                                                             ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~32                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~32COUT1_62                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~2                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~2                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~37                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~37COUT1_66                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~42                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~42COUT1_64                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~3                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~3                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~4                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~4                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~2                                                                                                                                              ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~2COUT1_66                                                                                                                                      ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~8                                                                                                                                              ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~8COUT1_64                                                                                                                                      ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~12                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~12                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~12                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~14                                                                                                                                             ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~20                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~20COUT1_62                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~26                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~26COUT1_60                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~32                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~32COUT1_58                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8                                                                                                                                  ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]                                                                                                                                    ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]~11COUT1_24                                                                                                                                   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~37                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~37                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7            ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7COUT1_42    ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7            ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7COUT1_39    ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7            ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7COUT1_31    ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7                                                                                                                                         ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7COUT1_58                                                                                                                                 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45COUT1_56                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12           ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12COUT1_37   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12COUT1_29   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12COUT1_56                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5]                               ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5]                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17COUT1_40   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17COUT1_35   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17COUT1_27   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~17                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~17                                                                                                                                        ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT         ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUTCOUT1_33 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22COUT1_38   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22COUT1_33   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22COUT1_54                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT         ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUTCOUT1_41 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27COUT1_36   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27COUT1_52                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32COUT1_50                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37COUT1_48                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~5                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~5                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~25 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~25           ; combout          ;
; |F00_TestADC|SR[2]                                                                                                                                                                 ; |F00_TestADC|SR[2]~corein                                                                                                                                                                    ; combout          ;
; |F00_TestADC|SR[1]                                                                                                                                                                 ; |F00_TestADC|SR[1]~corein                                                                                                                                                                    ; combout          ;
; |F00_TestADC|SR[0]                                                                                                                                                                 ; |F00_TestADC|SR[0]~corein                                                                                                                                                                    ; combout          ;
; |F00_TestADC|AVG[2]                                                                                                                                                                ; |F00_TestADC|AVG[2]~corein                                                                                                                                                                   ; combout          ;
; |F00_TestADC|AVG[1]                                                                                                                                                                ; |F00_TestADC|AVG[1]~corein                                                                                                                                                                   ; combout          ;
; |F00_TestADC|AVG[0]                                                                                                                                                                ; |F00_TestADC|AVG[0]~corein                                                                                                                                                                   ; combout          ;
; |F00_TestADC|EDATA[23]                                                                                                                                                             ; |F00_TestADC|EDATA[23]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[22]                                                                                                                                                             ; |F00_TestADC|EDATA[22]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[21]                                                                                                                                                             ; |F00_TestADC|EDATA[21]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[20]                                                                                                                                                             ; |F00_TestADC|EDATA[20]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[19]                                                                                                                                                             ; |F00_TestADC|EDATA[19]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[18]                                                                                                                                                             ; |F00_TestADC|EDATA[18]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[17]                                                                                                                                                             ; |F00_TestADC|EDATA[17]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[16]                                                                                                                                                             ; |F00_TestADC|EDATA[16]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[15]                                                                                                                                                             ; |F00_TestADC|EDATA[15]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[14]                                                                                                                                                             ; |F00_TestADC|EDATA[14]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[13]                                                                                                                                                             ; |F00_TestADC|EDATA[13]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[12]                                                                                                                                                             ; |F00_TestADC|EDATA[12]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[11]                                                                                                                                                             ; |F00_TestADC|EDATA[11]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[10]                                                                                                                                                             ; |F00_TestADC|EDATA[10]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[9]                                                                                                                                                              ; |F00_TestADC|EDATA[9]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[8]                                                                                                                                                              ; |F00_TestADC|EDATA[8]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[7]                                                                                                                                                              ; |F00_TestADC|EDATA[7]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[6]                                                                                                                                                              ; |F00_TestADC|EDATA[6]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[5]                                                                                                                                                              ; |F00_TestADC|EDATA[5]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[4]                                                                                                                                                              ; |F00_TestADC|EDATA[4]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[3]                                                                                                                                                              ; |F00_TestADC|EDATA[3]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[2]                                                                                                                                                              ; |F00_TestADC|EDATA[2]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[1]                                                                                                                                                              ; |F00_TestADC|EDATA[1]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[0]                                                                                                                                                              ; |F00_TestADC|EDATA[0]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|Fsox128                                                                                                                                                               ; |F00_TestADC|Fsox128                                                                                                                                                                         ; padio            ;
; |F00_TestADC|Test_OutOfRange                                                                                                                                                       ; |F00_TestADC|Test_OutOfRange                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SpdifOK                                                                                                                                                          ; |F00_TestADC|Test_SpdifOK                                                                                                                                                                    ; padio            ;
; |F00_TestADC|LT2380_CLEAR_MOY                                                                                                                                                      ; |F00_TestADC|LT2380_CLEAR_MOY                                                                                                                                                                ; padio            ;
; |F00_TestADC|LT2380_SDOR                                                                                                                                                           ; |F00_TestADC|LT2380_SDOR                                                                                                                                                                     ; padio            ;
; |F00_TestADC|DOUTL[23]                                                                                                                                                             ; |F00_TestADC|DOUTL[23]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[21]                                                                                                                                                             ; |F00_TestADC|DOUTL[21]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[20]                                                                                                                                                             ; |F00_TestADC|DOUTL[20]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[19]                                                                                                                                                             ; |F00_TestADC|DOUTL[19]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[18]                                                                                                                                                             ; |F00_TestADC|DOUTL[18]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[17]                                                                                                                                                             ; |F00_TestADC|DOUTL[17]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[16]                                                                                                                                                             ; |F00_TestADC|DOUTL[16]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[15]                                                                                                                                                             ; |F00_TestADC|DOUTL[15]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[13]                                                                                                                                                             ; |F00_TestADC|DOUTL[13]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[10]                                                                                                                                                             ; |F00_TestADC|DOUTL[10]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[7]                                                                                                                                                              ; |F00_TestADC|DOUTL[7]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[5]                                                                                                                                                              ; |F00_TestADC|DOUTL[5]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[2]                                                                                                                                                              ; |F00_TestADC|DOUTL[2]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[23]                                                                                                                                                             ; |F00_TestADC|DOUTR[23]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[22]                                                                                                                                                             ; |F00_TestADC|DOUTR[22]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[21]                                                                                                                                                             ; |F00_TestADC|DOUTR[21]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[20]                                                                                                                                                             ; |F00_TestADC|DOUTR[20]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[19]                                                                                                                                                             ; |F00_TestADC|DOUTR[19]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[18]                                                                                                                                                             ; |F00_TestADC|DOUTR[18]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[17]                                                                                                                                                             ; |F00_TestADC|DOUTR[17]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[16]                                                                                                                                                             ; |F00_TestADC|DOUTR[16]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[15]                                                                                                                                                             ; |F00_TestADC|DOUTR[15]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[14]                                                                                                                                                             ; |F00_TestADC|DOUTR[14]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[13]                                                                                                                                                             ; |F00_TestADC|DOUTR[13]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[12]                                                                                                                                                             ; |F00_TestADC|DOUTR[12]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[11]                                                                                                                                                             ; |F00_TestADC|DOUTR[11]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[10]                                                                                                                                                             ; |F00_TestADC|DOUTR[10]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[9]                                                                                                                                                              ; |F00_TestADC|DOUTR[9]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[8]                                                                                                                                                              ; |F00_TestADC|DOUTR[8]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[7]                                                                                                                                                              ; |F00_TestADC|DOUTR[7]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[6]                                                                                                                                                              ; |F00_TestADC|DOUTR[6]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[5]                                                                                                                                                              ; |F00_TestADC|DOUTR[5]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[4]                                                                                                                                                              ; |F00_TestADC|DOUTR[4]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[3]                                                                                                                                                              ; |F00_TestADC|DOUTR[3]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[2]                                                                                                                                                              ; |F00_TestADC|DOUTR[2]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[1]                                                                                                                                                              ; |F00_TestADC|DOUTR[1]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[0]                                                                                                                                                              ; |F00_TestADC|DOUTR[0]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|LT2380_SCKcount[5]                                                                                                                                                    ; |F00_TestADC|LT2380_SCKcount[5]                                                                                                                                                              ; padio            ;
; |F00_TestADC|rDATAL[23]                                                                                                                                                            ; |F00_TestADC|rDATAL[23]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[21]                                                                                                                                                            ; |F00_TestADC|rDATAL[21]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[20]                                                                                                                                                            ; |F00_TestADC|rDATAL[20]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[19]                                                                                                                                                            ; |F00_TestADC|rDATAL[19]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[18]                                                                                                                                                            ; |F00_TestADC|rDATAL[18]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[16]                                                                                                                                                            ; |F00_TestADC|rDATAL[16]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[15]                                                                                                                                                            ; |F00_TestADC|rDATAL[15]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[13]                                                                                                                                                            ; |F00_TestADC|rDATAL[13]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[10]                                                                                                                                                            ; |F00_TestADC|rDATAL[10]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[7]                                                                                                                                                             ; |F00_TestADC|rDATAL[7]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[5]                                                                                                                                                             ; |F00_TestADC|rDATAL[5]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[2]                                                                                                                                                             ; |F00_TestADC|rDATAL[2]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|Test_AVG_count[6]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[6]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[5]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[5]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[4]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[4]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[3]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[3]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[2]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[2]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[1]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[1]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[0]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[0]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_CK_cycle[4]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[4]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[3]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[3]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[2]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[2]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[1]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[1]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[0]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[0]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CNVclk_cnt[5]                                                                                                                                                    ; |F00_TestADC|Test_CNVclk_cnt[5]                                                                                                                                                              ; padio            ;
; |F00_TestADC|Test_SEL_nFS[2]                                                                                                                                                       ; |F00_TestADC|Test_SEL_nFS[2]                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SEL_nFS[1]                                                                                                                                                       ; |F00_TestADC|Test_SEL_nFS[1]                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SEL_nFS[0]                                                                                                                                                       ; |F00_TestADC|Test_SEL_nFS[0]                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[3]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[3]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[2]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[2]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[1]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[1]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[0]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[0]                                                                                                                                                               ; padio            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                          ; Output Port Name                                                                                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[3]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[3]~3                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[4]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[4]~5                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[5]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[5]~7                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[2]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[2]~9                                                                                                                                   ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~3                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux8~3                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan1~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan1~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVGen_READ                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|AVGen_READ                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVGen_SCK                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|AVGen_SCK                                                                                                                                           ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|QB                                                                                                                                               ; |F00_TestADC|F20_EmulateADC:inst1|tst_CLEAR_MOY                                                                                                                                              ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|QB                                                                                                                                               ; |F00_TestADC|F20_EmulateADC:inst1|QB                                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[23]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[23]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[22]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[22]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[21]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[21]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[20]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[20]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[19]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[19]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[18]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[18]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[17]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[17]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[16]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[16]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[15]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[15]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[14]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[14]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[13]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[13]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[12]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[12]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[11]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[11]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[10]                                                                                                                                 ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[10]                                                                                                                                           ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[9]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[9]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[8]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[8]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[7]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[7]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[6]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[6]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[5]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[5]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[4]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[4]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[3]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[3]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[2]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[2]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[1]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[1]                                                                                                                                            ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[0]                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|DOUTL[0]                                                                                                                                            ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[5]                                                                                                                                     ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[5]                                                                                                                                               ; regout           ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]                                                                                                                                     ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]~3                                                                                                                                             ; cout0            ;
; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]                                                                                                                                     ; |F00_TestADC|F20_EmulateADC:inst1|SCK_count[4]~3COUT1_23                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[23]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[23]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[22]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[22]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[21]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[21]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[20]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[20]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[19]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[19]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[18]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[18]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[16]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[16]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[15]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[14]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[14]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[13]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[13]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[12]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[12]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[11]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[11]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[10]                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[10]                                                                                                                                         ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[9]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[9]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[8]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[8]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[7]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[6]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[6]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[5]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[5]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[4]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[4]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[3]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[3]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[2]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[2]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[1]                                                                                                                                ; |F00_TestADC|F1_readADC_multimodes:inst2|r_DATAL[1]                                                                                                                                          ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[6]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[6]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[5]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[5]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[4]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[4]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[3]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[3]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[2]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[2]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[1]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[1]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[4]~0                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[2]~2                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[2]~2                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[1]~3                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[1]~3                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~6                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~6                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[5]                                                                                                                             ; |F00_TestADC|F1_readADC_multimodes:inst2|CNVclk_cnt[5]                                                                                                                                       ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~2                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~2                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~3                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~3                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~4                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add0~4                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~2                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~2                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~0                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~0                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~1                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add2~1                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~1                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~1                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~3                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add3~3                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~2                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~2                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[1]~3                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~3                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|SEL_RDCLK~3                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[0]~4                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[10]                                                                                                                          ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[10]~15COUT1_49                                                                                                                         ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[9]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[9]~17COUT1_47                                                                                                                          ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[8]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[8]~19COUT1_45                                                                                                                          ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[7]                                                                                                                           ; |F00_TestADC|F1_readADC_multimodes:inst2|MCLK_divider[7]~21COUT1_43                                                                                                                          ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~0                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Mux14~0                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~1                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~1                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~0                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~0                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~2                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~2                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~3                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~3                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~1                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~1                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~4                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~4                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~5                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~5                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~2                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~2                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[7]                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[7]                                                                                                                                        ; regout           ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~6                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~6                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~7                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~7                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~3                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~3                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~4                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal3~4                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]                               ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~1                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~1                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~2                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~2                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~3                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~3                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~4                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan6~4                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~8                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal0~8                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~1                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan4~1                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~7                                                                                                                                              ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~5                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~7COUT1_56                                                                                                                                      ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~12                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~10                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~12COUT1_54                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~0                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~0                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~17                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~15                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~17COUT1_58                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~22                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~20                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~22COUT1_60                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~1                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~1                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~25                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~25                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~25                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~27                                                                                                                                             ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~32                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~32COUT1_62                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~2                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~2                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~37                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~35                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~37COUT1_66                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~42                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~40                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add7~42COUT1_64                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~3                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~3                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~4                                                                                                                                  ; |F00_TestADC|F1_readADC_multimodes:inst2|Equal2~4                                                                                                                                            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~0                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~0                                                                                                                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~2                                                                                                                                              ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~0                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~2COUT1_66                                                                                                                                      ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~8                                                                                                                                              ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~6                                                                                                                                    ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~8COUT1_64                                                                                                                                      ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~12                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~12                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~12                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~14                                                                                                                                             ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~20                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~18                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~20COUT1_62                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~26                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~24                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~26COUT1_60                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~32                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~30                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~32COUT1_58                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~7                                                                                                                                  ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8                                                                                                                        ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8                                                                                                                                  ; combout          ;
; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]                                                                                                                                    ; |F00_TestADC|F20_EmulateADC:inst1|Busy_count[4]~11COUT1_24                                                                                                                                   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~37                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~37                                                                                                                                             ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7            ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~7COUT1_42    ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7            ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7COUT1_39    ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5            ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7            ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~5  ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7COUT1_31    ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7                                                                                                                                         ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7                                                                                                                               ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~7COUT1_58                                                                                                                                 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45                                                                                                                                             ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45                                                                                                                                   ; |F00_TestADC|F1_readADC_multimodes:inst2|Add6~45COUT1_56                                                                                                                                     ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[12]~0                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[18]~1                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12           ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12COUT1_37   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~10 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12COUT1_29   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~12COUT1_56                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5]                               ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[5]                                         ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[17]~3                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17COUT1_40   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~15 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17COUT1_35   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17COUT1_27   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~17                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~17                                                                                                                                        ; cout             ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT         ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUTCOUT1_33 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22COUT1_38   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~22COUT1_33   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~22COUT1_54                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]              ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT         ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]    ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUTCOUT1_41 ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6                            ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[15]~6                                      ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27           ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~27COUT1_36   ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~27COUT1_52                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~32COUT1_50                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37                                                                                                                                        ; cout0            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37                                                                                                                              ; |F00_TestADC|F1_readADC_multimodes:inst2|LessThan5~37COUT1_48                                                                                                                                ; cout1            ;
; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~5                                                                                                                       ; |F00_TestADC|F1_readADC_multimodes:inst2|Test_SEL_RDCLK[3]~5                                                                                                                                 ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20           ; combout          ;
; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~25 ; |F00_TestADC|F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~25           ; combout          ;
; |F00_TestADC|SR[2]                                                                                                                                                                 ; |F00_TestADC|SR[2]~corein                                                                                                                                                                    ; combout          ;
; |F00_TestADC|SR[1]                                                                                                                                                                 ; |F00_TestADC|SR[1]~corein                                                                                                                                                                    ; combout          ;
; |F00_TestADC|SR[0]                                                                                                                                                                 ; |F00_TestADC|SR[0]~corein                                                                                                                                                                    ; combout          ;
; |F00_TestADC|AVG[2]                                                                                                                                                                ; |F00_TestADC|AVG[2]~corein                                                                                                                                                                   ; combout          ;
; |F00_TestADC|AVG[1]                                                                                                                                                                ; |F00_TestADC|AVG[1]~corein                                                                                                                                                                   ; combout          ;
; |F00_TestADC|AVG[0]                                                                                                                                                                ; |F00_TestADC|AVG[0]~corein                                                                                                                                                                   ; combout          ;
; |F00_TestADC|EDATA[23]                                                                                                                                                             ; |F00_TestADC|EDATA[23]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[22]                                                                                                                                                             ; |F00_TestADC|EDATA[22]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[21]                                                                                                                                                             ; |F00_TestADC|EDATA[21]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[20]                                                                                                                                                             ; |F00_TestADC|EDATA[20]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[19]                                                                                                                                                             ; |F00_TestADC|EDATA[19]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[18]                                                                                                                                                             ; |F00_TestADC|EDATA[18]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[17]                                                                                                                                                             ; |F00_TestADC|EDATA[17]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[16]                                                                                                                                                             ; |F00_TestADC|EDATA[16]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[15]                                                                                                                                                             ; |F00_TestADC|EDATA[15]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[14]                                                                                                                                                             ; |F00_TestADC|EDATA[14]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[13]                                                                                                                                                             ; |F00_TestADC|EDATA[13]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[12]                                                                                                                                                             ; |F00_TestADC|EDATA[12]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[11]                                                                                                                                                             ; |F00_TestADC|EDATA[11]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[10]                                                                                                                                                             ; |F00_TestADC|EDATA[10]~corein                                                                                                                                                                ; combout          ;
; |F00_TestADC|EDATA[9]                                                                                                                                                              ; |F00_TestADC|EDATA[9]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[8]                                                                                                                                                              ; |F00_TestADC|EDATA[8]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[7]                                                                                                                                                              ; |F00_TestADC|EDATA[7]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[6]                                                                                                                                                              ; |F00_TestADC|EDATA[6]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[5]                                                                                                                                                              ; |F00_TestADC|EDATA[5]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[4]                                                                                                                                                              ; |F00_TestADC|EDATA[4]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[3]                                                                                                                                                              ; |F00_TestADC|EDATA[3]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[2]                                                                                                                                                              ; |F00_TestADC|EDATA[2]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[1]                                                                                                                                                              ; |F00_TestADC|EDATA[1]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|EDATA[0]                                                                                                                                                              ; |F00_TestADC|EDATA[0]~corein                                                                                                                                                                 ; combout          ;
; |F00_TestADC|Fsox128                                                                                                                                                               ; |F00_TestADC|Fsox128                                                                                                                                                                         ; padio            ;
; |F00_TestADC|Test_OutOfRange                                                                                                                                                       ; |F00_TestADC|Test_OutOfRange                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SpdifOK                                                                                                                                                          ; |F00_TestADC|Test_SpdifOK                                                                                                                                                                    ; padio            ;
; |F00_TestADC|Test_AVGen_READ                                                                                                                                                       ; |F00_TestADC|Test_AVGen_READ                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_AVGen_SCK                                                                                                                                                        ; |F00_TestADC|Test_AVGen_SCK                                                                                                                                                                  ; padio            ;
; |F00_TestADC|LT2380_CLEAR_MOY                                                                                                                                                      ; |F00_TestADC|LT2380_CLEAR_MOY                                                                                                                                                                ; padio            ;
; |F00_TestADC|LT2380_SDOR                                                                                                                                                           ; |F00_TestADC|LT2380_SDOR                                                                                                                                                                     ; padio            ;
; |F00_TestADC|DOUTL[23]                                                                                                                                                             ; |F00_TestADC|DOUTL[23]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[22]                                                                                                                                                             ; |F00_TestADC|DOUTL[22]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[21]                                                                                                                                                             ; |F00_TestADC|DOUTL[21]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[20]                                                                                                                                                             ; |F00_TestADC|DOUTL[20]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[19]                                                                                                                                                             ; |F00_TestADC|DOUTL[19]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[18]                                                                                                                                                             ; |F00_TestADC|DOUTL[18]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[17]                                                                                                                                                             ; |F00_TestADC|DOUTL[17]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[16]                                                                                                                                                             ; |F00_TestADC|DOUTL[16]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[15]                                                                                                                                                             ; |F00_TestADC|DOUTL[15]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[14]                                                                                                                                                             ; |F00_TestADC|DOUTL[14]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[13]                                                                                                                                                             ; |F00_TestADC|DOUTL[13]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[12]                                                                                                                                                             ; |F00_TestADC|DOUTL[12]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[11]                                                                                                                                                             ; |F00_TestADC|DOUTL[11]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[10]                                                                                                                                                             ; |F00_TestADC|DOUTL[10]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTL[9]                                                                                                                                                              ; |F00_TestADC|DOUTL[9]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[8]                                                                                                                                                              ; |F00_TestADC|DOUTL[8]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[7]                                                                                                                                                              ; |F00_TestADC|DOUTL[7]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[6]                                                                                                                                                              ; |F00_TestADC|DOUTL[6]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[5]                                                                                                                                                              ; |F00_TestADC|DOUTL[5]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[4]                                                                                                                                                              ; |F00_TestADC|DOUTL[4]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[3]                                                                                                                                                              ; |F00_TestADC|DOUTL[3]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[2]                                                                                                                                                              ; |F00_TestADC|DOUTL[2]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[1]                                                                                                                                                              ; |F00_TestADC|DOUTL[1]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTL[0]                                                                                                                                                              ; |F00_TestADC|DOUTL[0]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[23]                                                                                                                                                             ; |F00_TestADC|DOUTR[23]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[22]                                                                                                                                                             ; |F00_TestADC|DOUTR[22]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[21]                                                                                                                                                             ; |F00_TestADC|DOUTR[21]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[20]                                                                                                                                                             ; |F00_TestADC|DOUTR[20]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[19]                                                                                                                                                             ; |F00_TestADC|DOUTR[19]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[18]                                                                                                                                                             ; |F00_TestADC|DOUTR[18]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[17]                                                                                                                                                             ; |F00_TestADC|DOUTR[17]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[16]                                                                                                                                                             ; |F00_TestADC|DOUTR[16]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[15]                                                                                                                                                             ; |F00_TestADC|DOUTR[15]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[14]                                                                                                                                                             ; |F00_TestADC|DOUTR[14]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[13]                                                                                                                                                             ; |F00_TestADC|DOUTR[13]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[12]                                                                                                                                                             ; |F00_TestADC|DOUTR[12]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[11]                                                                                                                                                             ; |F00_TestADC|DOUTR[11]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[10]                                                                                                                                                             ; |F00_TestADC|DOUTR[10]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|DOUTR[9]                                                                                                                                                              ; |F00_TestADC|DOUTR[9]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[8]                                                                                                                                                              ; |F00_TestADC|DOUTR[8]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[7]                                                                                                                                                              ; |F00_TestADC|DOUTR[7]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[6]                                                                                                                                                              ; |F00_TestADC|DOUTR[6]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[5]                                                                                                                                                              ; |F00_TestADC|DOUTR[5]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[4]                                                                                                                                                              ; |F00_TestADC|DOUTR[4]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[3]                                                                                                                                                              ; |F00_TestADC|DOUTR[3]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[2]                                                                                                                                                              ; |F00_TestADC|DOUTR[2]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[1]                                                                                                                                                              ; |F00_TestADC|DOUTR[1]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|DOUTR[0]                                                                                                                                                              ; |F00_TestADC|DOUTR[0]                                                                                                                                                                        ; padio            ;
; |F00_TestADC|LT2380_SCKcount[5]                                                                                                                                                    ; |F00_TestADC|LT2380_SCKcount[5]                                                                                                                                                              ; padio            ;
; |F00_TestADC|rDATAL[23]                                                                                                                                                            ; |F00_TestADC|rDATAL[23]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[22]                                                                                                                                                            ; |F00_TestADC|rDATAL[22]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[21]                                                                                                                                                            ; |F00_TestADC|rDATAL[21]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[20]                                                                                                                                                            ; |F00_TestADC|rDATAL[20]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[19]                                                                                                                                                            ; |F00_TestADC|rDATAL[19]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[18]                                                                                                                                                            ; |F00_TestADC|rDATAL[18]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[16]                                                                                                                                                            ; |F00_TestADC|rDATAL[16]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[15]                                                                                                                                                            ; |F00_TestADC|rDATAL[15]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[14]                                                                                                                                                            ; |F00_TestADC|rDATAL[14]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[13]                                                                                                                                                            ; |F00_TestADC|rDATAL[13]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[12]                                                                                                                                                            ; |F00_TestADC|rDATAL[12]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[11]                                                                                                                                                            ; |F00_TestADC|rDATAL[11]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[10]                                                                                                                                                            ; |F00_TestADC|rDATAL[10]                                                                                                                                                                      ; padio            ;
; |F00_TestADC|rDATAL[9]                                                                                                                                                             ; |F00_TestADC|rDATAL[9]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[8]                                                                                                                                                             ; |F00_TestADC|rDATAL[8]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[7]                                                                                                                                                             ; |F00_TestADC|rDATAL[7]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[6]                                                                                                                                                             ; |F00_TestADC|rDATAL[6]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[5]                                                                                                                                                             ; |F00_TestADC|rDATAL[5]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[4]                                                                                                                                                             ; |F00_TestADC|rDATAL[4]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[3]                                                                                                                                                             ; |F00_TestADC|rDATAL[3]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[2]                                                                                                                                                             ; |F00_TestADC|rDATAL[2]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|rDATAL[1]                                                                                                                                                             ; |F00_TestADC|rDATAL[1]                                                                                                                                                                       ; padio            ;
; |F00_TestADC|Test_AVG_count[6]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[6]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[5]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[5]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[4]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[4]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[3]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[3]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[2]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[2]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[1]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[1]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_AVG_count[0]                                                                                                                                                     ; |F00_TestADC|Test_AVG_count[0]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_CK_cycle[4]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[4]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[3]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[3]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[2]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[2]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[1]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[1]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CK_cycle[0]                                                                                                                                                      ; |F00_TestADC|Test_CK_cycle[0]                                                                                                                                                                ; padio            ;
; |F00_TestADC|Test_CNVclk_cnt[5]                                                                                                                                                    ; |F00_TestADC|Test_CNVclk_cnt[5]                                                                                                                                                              ; padio            ;
; |F00_TestADC|Test_SEL_nFS[2]                                                                                                                                                       ; |F00_TestADC|Test_SEL_nFS[2]                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SEL_nFS[1]                                                                                                                                                       ; |F00_TestADC|Test_SEL_nFS[1]                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SEL_nFS[0]                                                                                                                                                       ; |F00_TestADC|Test_SEL_nFS[0]                                                                                                                                                                 ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[3]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[3]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[2]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[2]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[1]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[1]                                                                                                                                                               ; padio            ;
; |F00_TestADC|Test_SEL_RDCLK[0]                                                                                                                                                     ; |F00_TestADC|Test_SEL_RDCLK[0]                                                                                                                                                               ; padio            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Feb 11 20:15:44 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Using vector source file "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of F00_TestADC.vwf called AA2380-MAXV_TSTQ9.sim_ori.vwf has been created in the db folder
Info: Inverted registers were found during simulation
    Info: Register: |F00_TestADC|F1_readADC_multimodes:inst2|AVG_count[0]
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      35.77 %
Info: Number of transitions in simulation is 2691290
Info: Vector file F00_TestADC.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Sun Feb 11 20:15:49 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


