{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705879674262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705879674263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 18:27:54 2024 " "Processing started: Sun Jan 21 18:27:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705879674263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705879674263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_multipliers -c test_multipliers " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_multipliers -c test_multipliers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705879674263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705879674580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705879674580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_multipliers-rtl " "Found design unit 1: test_multipliers-rtl" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705879691975 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_multipliers " "Found entity 1: test_multipliers" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705879691975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705879691975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/sub_add/sub_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/sub_add/sub_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_adder-SYN " "Found design unit 1: sub_adder-SYN" {  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/sub_add/sub_adder.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705879691976 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_adder " "Found entity 1: sub_adder" {  } { { "../src/sub_add/sub_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/sub_add/sub_adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705879691976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705879691976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/parallel_add/parallel_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/parallel_add/parallel_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_adder-SYN " "Found design unit 1: parallel_adder-SYN" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/parallel_add/parallel_adder.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705879691978 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_adder " "Found entity 1: parallel_adder" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/parallel_add/parallel_adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705879691978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705879691978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_multipliers " "Elaborating entity \"test_multipliers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705879692075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_adder parallel_adder:adder " "Elaborating entity \"parallel_adder\" for hierarchy \"parallel_adder:adder\"" {  } { { "../src/test_multipliers.vhdl" "adder" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705879692094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add parallel_adder:adder\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"parallel_adder:adder\|parallel_add:parallel_add_component\"" {  } { { "../src/parallel_add/parallel_adder.vhd" "parallel_add_component" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/parallel_add/parallel_adder.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705879692131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parallel_adder:adder\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"parallel_adder:adder\|parallel_add:parallel_add_component\"" {  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/parallel_add/parallel_adder.vhd" 387 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705879692133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parallel_adder:adder\|parallel_add:parallel_add_component " "Instantiated megafunction \"parallel_adder:adder\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 12 " "Parameter \"size\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 36 " "Parameter \"widthr\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 1 " "Parameter \"shift\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type parallel_add " "Parameter \"lpm_type\" = \"parallel_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705879692133 ""}  } { { "../src/parallel_add/parallel_adder.vhd" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/parallel_add/parallel_adder.vhd" 387 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705879692133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_gag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_gag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_gag " "Found entity 1: par_add_gag" {  } { { "db/par_add_gag.tdf" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/quartus/db/par_add_gag.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705879692198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705879692198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_gag parallel_adder:adder\|parallel_add:parallel_add_component\|par_add_gag:auto_generated " "Elaborating entity \"par_add_gag\" for hierarchy \"parallel_adder:adder\|parallel_add:parallel_add_component\|par_add_gag:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "/usr/local/quartus/quartus/libraries/megafunctions/parallel_add.tdf" 147 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705879692199 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "552 " "Ignored 552 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "552 " "Ignored 552 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1705879692583 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1705879692583 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705879693489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705879693852 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705879694058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705879694058 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "73 " "Design contains 73 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[24\] " "Pin \"inputs\[24\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[0\] " "Pin \"res\[0\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[1\] " "Pin \"res\[1\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[2\] " "Pin \"res\[2\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[3\] " "Pin \"res\[3\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[4\] " "Pin \"res\[4\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[5\] " "Pin \"res\[5\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[6\] " "Pin \"res\[6\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[7\] " "Pin \"res\[7\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[8\] " "Pin \"res\[8\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[9\] " "Pin \"res\[9\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[10\] " "Pin \"res\[10\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[11\] " "Pin \"res\[11\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[12\] " "Pin \"res\[12\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[13\] " "Pin \"res\[13\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[14\] " "Pin \"res\[14\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[15\] " "Pin \"res\[15\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[16\] " "Pin \"res\[16\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[17\] " "Pin \"res\[17\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[18\] " "Pin \"res\[18\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[19\] " "Pin \"res\[19\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[20\] " "Pin \"res\[20\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[21\] " "Pin \"res\[21\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[22\] " "Pin \"res\[22\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "res\[23\] " "Pin \"res\[23\]\" is virtual output pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 11 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[22\] " "Pin \"inputs\[22\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[45\] " "Pin \"inputs\[45\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[33\] " "Pin \"inputs\[33\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[46\] " "Pin \"inputs\[46\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[34\] " "Pin \"inputs\[34\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[47\] " "Pin \"inputs\[47\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[35\] " "Pin \"inputs\[35\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[21\] " "Pin \"inputs\[21\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[48\] " "Pin \"inputs\[48\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[36\] " "Pin \"inputs\[36\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[23\] " "Pin \"inputs\[23\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[15\] " "Pin \"inputs\[15\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[38\] " "Pin \"inputs\[38\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[26\] " "Pin \"inputs\[26\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[16\] " "Pin \"inputs\[16\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[39\] " "Pin \"inputs\[39\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[27\] " "Pin \"inputs\[27\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[17\] " "Pin \"inputs\[17\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[44\] " "Pin \"inputs\[44\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[32\] " "Pin \"inputs\[32\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[40\] " "Pin \"inputs\[40\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[28\] " "Pin \"inputs\[28\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[20\] " "Pin \"inputs\[20\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[41\] " "Pin \"inputs\[41\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[29\] " "Pin \"inputs\[29\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[42\] " "Pin \"inputs\[42\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[30\] " "Pin \"inputs\[30\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[18\] " "Pin \"inputs\[18\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[19\] " "Pin \"inputs\[19\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[31\] " "Pin \"inputs\[31\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[43\] " "Pin \"inputs\[43\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[4\] " "Pin \"inputs\[4\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[12\] " "Pin \"inputs\[12\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[37\] " "Pin \"inputs\[37\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[25\] " "Pin \"inputs\[25\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[5\] " "Pin \"inputs\[5\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[11\] " "Pin \"inputs\[11\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[7\] " "Pin \"inputs\[7\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[10\] " "Pin \"inputs\[10\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[9\] " "Pin \"inputs\[9\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[13\] " "Pin \"inputs\[13\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[14\] " "Pin \"inputs\[14\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[6\] " "Pin \"inputs\[6\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[8\] " "Pin \"inputs\[8\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[3\] " "Pin \"inputs\[3\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[1\] " "Pin \"inputs\[1\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[2\] " "Pin \"inputs\[2\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "inputs\[0\] " "Pin \"inputs\[0\]\" is virtual input pin" {  } { { "../src/test_multipliers.vhdl" "" { Text "/home/juanfelipe/Documents/universidad/tesis/hardware/test_multipliers/src/test_multipliers.vhdl" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1705879694129 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1705879694129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "545 " "Implemented 545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705879694168 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705879694168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "542 " "Implemented 542 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705879694168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705879694168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705879694186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 18:28:14 2024 " "Processing ended: Sun Jan 21 18:28:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705879694186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705879694186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705879694186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705879694186 ""}
