/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [17:0] _09_;
  wire [9:0] _10_;
  wire [15:0] _11_;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [13:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_6z ? celloutsig_0_9z : _00_;
  assign celloutsig_0_27z = ~(celloutsig_0_10z & celloutsig_0_7z[1]);
  assign celloutsig_1_14z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_12z);
  assign celloutsig_0_10z = !(celloutsig_0_8z[8] ? celloutsig_0_6z : celloutsig_0_4z);
  assign celloutsig_0_16z = !(celloutsig_0_13z ? _02_ : celloutsig_0_13z);
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_1_15z = ~in_data[114];
  assign celloutsig_0_32z = ~((_03_ | _04_) & (celloutsig_0_23z | celloutsig_0_30z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z[10] | _05_) & (celloutsig_0_3z | in_data[42]));
  assign celloutsig_0_25z = ~((celloutsig_0_18z | _06_) & (celloutsig_0_7z[0] | celloutsig_0_13z));
  assign celloutsig_1_10z = celloutsig_1_6z | ~(celloutsig_1_3z);
  assign celloutsig_1_12z = celloutsig_1_2z[14] | ~(celloutsig_1_6z);
  assign celloutsig_0_20z = _08_ | ~(celloutsig_0_13z);
  assign celloutsig_1_6z = celloutsig_1_5z[6] | celloutsig_1_1z[1];
  assign celloutsig_1_0z = in_data[181] ^ in_data[103];
  assign celloutsig_1_8z = celloutsig_1_6z ^ celloutsig_1_0z;
  reg [9:0] _28_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _28_ <= 10'h000;
    else _28_ <= in_data[28:19];
  assign { _10_[9:7], _06_, _10_[5:2], _00_, _02_ } = _28_;
  reg [15:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _29_ <= 16'h0000;
    else _29_ <= { _10_[8:7], _06_, _10_[5:2], _00_, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _11_[15:14], _04_, _11_[12:9], _03_, _11_[7:0] } = _29_;
  reg [17:0] _30_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _30_ <= 18'h00000;
    else _30_ <= { in_data[36:34], celloutsig_0_1z };
  assign { _09_[17:15], _07_, _05_, _09_[12:6], _01_, _08_, _09_[3:0] } = _30_;
  assign celloutsig_0_36z = celloutsig_0_34z[8:2] & { celloutsig_0_19z[5:0], celloutsig_0_14z };
  assign celloutsig_1_2z = { celloutsig_1_1z[9:5], celloutsig_1_1z } & { celloutsig_1_1z[4:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_42z = { celloutsig_0_1z[8:6], celloutsig_0_27z, celloutsig_0_40z } == { celloutsig_0_36z[5:3], celloutsig_0_32z, celloutsig_0_30z };
  assign celloutsig_1_9z = { celloutsig_1_1z[5:2], celloutsig_1_6z } === celloutsig_1_2z[12:8];
  assign celloutsig_0_18z = { in_data[38:31], celloutsig_0_14z } === { _10_[9:7], _06_, _10_[5:2], _00_ };
  assign celloutsig_0_23z = { celloutsig_0_22z[6:0], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_9z } === { _10_[9:7], _06_, _10_[5:2], _00_, celloutsig_0_15z };
  assign celloutsig_0_35z = { celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_26z } >= celloutsig_0_8z[14:12];
  assign celloutsig_0_54z = { in_data[64:41], celloutsig_0_31z, celloutsig_0_25z, celloutsig_0_18z } >= { celloutsig_0_1z[14:8], celloutsig_0_9z, celloutsig_0_52z, celloutsig_0_42z, celloutsig_0_45z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_48z };
  assign celloutsig_0_9z = { _06_, _10_[5:2] } >= celloutsig_0_8z[12:8];
  assign celloutsig_0_30z = { celloutsig_0_11z[4:0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_28z } >= { _09_[11:10], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_24z };
  assign celloutsig_0_4z = { _10_[7], _06_, _10_[5:3] } > in_data[41:37];
  assign celloutsig_0_31z = { celloutsig_0_1z[14:12], celloutsig_0_23z } > { _11_[10:9], _03_, _11_[7] };
  assign celloutsig_0_40z = celloutsig_0_35z & ~(celloutsig_0_31z);
  assign celloutsig_1_3z = celloutsig_1_1z[4] & ~(celloutsig_1_1z[5]);
  assign celloutsig_0_15z = in_data[50] & ~(in_data[89]);
  assign celloutsig_0_29z = celloutsig_0_14z & ~(celloutsig_0_27z);
  assign celloutsig_1_5z = in_data[137:130] % { 1'h1, celloutsig_1_1z[7:3], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[60:56], _10_[9:7], _06_, _10_[5:2], _00_, _02_ } % { 1'h1, _10_[4:2], _00_, _10_[9:7], _06_, _10_[5:2], _00_, in_data[0] };
  assign celloutsig_0_34z = - { celloutsig_0_12z[5:0], celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_13z };
  assign celloutsig_0_45z = - celloutsig_0_34z[8:1];
  assign celloutsig_1_1z = - in_data[144:135];
  assign celloutsig_0_11z = - { celloutsig_0_8z[15:5], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_12z = - { _05_, _09_[12:9], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_22z = - { _11_[9], _03_, _11_[7:0] };
  assign celloutsig_0_24z = - { _06_, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_44z = ~ { celloutsig_0_1z[11:1], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_5z = ~ { _09_[15], _07_, _05_, _09_[12:6], _01_, _08_, _09_[3:0] };
  assign celloutsig_0_13z = | celloutsig_0_8z[10:0];
  assign celloutsig_1_19z = celloutsig_1_10z & celloutsig_1_15z;
  assign celloutsig_0_48z = | { celloutsig_0_42z, celloutsig_0_27z, celloutsig_0_22z[7:1], celloutsig_0_21z };
  assign celloutsig_1_11z = | { celloutsig_1_5z[5:2], celloutsig_1_1z };
  assign celloutsig_0_3z = ~^ celloutsig_0_1z[10:5];
  assign celloutsig_0_26z = ~^ { _10_[8:7], _06_, _10_[5:2], celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_0_52z = ^ { celloutsig_0_44z[13:4], celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_55z = ^ { celloutsig_0_1z[13:3], celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_1_18z = ^ { in_data[114:113], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_12z[5:4], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_3z } >> { celloutsig_0_1z[9:3], celloutsig_0_10z };
  assign celloutsig_0_28z = celloutsig_0_5z[4:1] >> { celloutsig_0_22z[6:4], celloutsig_0_26z };
  assign celloutsig_0_7z = in_data[32:27] ~^ in_data[80:75];
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z } ~^ { celloutsig_0_5z[10:5], celloutsig_0_3z, _10_[9:7], _06_, _10_[5:2], _00_, _02_ };
  assign celloutsig_0_21z = { _09_[16:15], _07_, _05_, _09_[12:11] } ~^ celloutsig_0_5z[5:0];
  assign { _09_[14:13], _09_[5:4] } = { _07_, _05_, _01_, _08_ };
  assign { _10_[6], _10_[1:0] } = { _06_, _00_, _02_ };
  assign { _11_[13], _11_[8] } = { _04_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
