

================================================================
== Vitis HLS Report for 'dpu_pack_4'
================================================================
* Date:           Thu Dec 29 12:40:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1967|     3247|  19.670 us|  32.470 us|  1967|  3247|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234   |dpu_pack_4_Pipeline_VITIS_LOOP_666_8   |      227|      227|  2.270 us|  2.270 us|  227|  227|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244    |dpu_pack_4_Pipeline_VITIS_LOOP_91_1    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252   |dpu_pack_4_Pipeline_VITIS_LOOP_73_13   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260  |dpu_pack_4_Pipeline_VITIS_LOOP_693_10  |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269   |dpu_pack_4_Pipeline_VITIS_LOOP_73_15   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277  |dpu_pack_4_Pipeline_VITIS_LOOP_723_14  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286  |dpu_pack_4_Pipeline_VITIS_LOOP_709_12  |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296   |dpu_pack_4_Pipeline_VITIS_LOOP_91_14   |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304    |dpu_pack_4_Pipeline_VITIS_LOOP_73_1    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312   |dpu_pack_4_Pipeline_VITIS_LOOP_630_6   |      226|      226|  2.260 us|  2.260 us|  226|  226|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_628_5   |     2934|     2934|       489|          -|          -|      6|        no|
        |- VITIS_LOOP_665_7   |     2934|     2934|       489|          -|          -|      6|        no|
        |- VITIS_LOOP_691_9   |     3245|     3245|       649|          -|          -|      5|        no|
        |- VITIS_LOOP_708_11  |     3240|     3240|       648|          -|          -|      5|        no|
        |- VITIS_LOOP_721_13  |     1965|     2358|       393|          -|          -|  5 ~ 6|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      155|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|    90539|   264646|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      583|    -|
|Register             |        -|     -|    65604|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|   156143|   265384|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       18|       61|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        6|       20|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312   |dpu_pack_4_Pipeline_VITIS_LOOP_630_6   |        0|   0|    145|   18261|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234   |dpu_pack_4_Pipeline_VITIS_LOOP_666_8   |        0|   0|  49262|  133850|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260  |dpu_pack_4_Pipeline_VITIS_LOOP_693_10  |        0|   0|     47|    4687|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286  |dpu_pack_4_Pipeline_VITIS_LOOP_709_12  |        0|   0|  16441|   33607|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277  |dpu_pack_4_Pipeline_VITIS_LOOP_723_14  |        0|   0|     10|    4491|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304    |dpu_pack_4_Pipeline_VITIS_LOOP_73_1    |        0|   0|   8204|   18866|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252   |dpu_pack_4_Pipeline_VITIS_LOOP_73_13   |        0|   0|   8204|   18866|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269   |dpu_pack_4_Pipeline_VITIS_LOOP_73_15   |        0|   0|   8204|   18866|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244    |dpu_pack_4_Pipeline_VITIS_LOOP_91_1    |        0|   0|     11|    6576|    0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296   |dpu_pack_4_Pipeline_VITIS_LOOP_91_14   |        0|   0|     11|    6576|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+
    |Total                                             |                                       |        0|   0|  90539|  264646|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |addr_1_fu_585_p2      |         +|   0|  0|  13|           6|           6|
    |addr_4_fu_552_p2      |         +|   0|  0|  13|           6|           6|
    |addr_6_fu_497_p2      |         +|   0|  0|  13|           6|           6|
    |addr_7_fu_452_p2      |         +|   0|  0|  13|           6|           6|
    |addr_8_fu_419_p2      |         +|   0|  0|  13|           6|           6|
    |j_10_fu_487_p2        |         +|   0|  0|  10|           3|           1|
    |j_12_fu_442_p2        |         +|   0|  0|  10|           3|           1|
    |j_14_fu_401_p2        |         +|   0|  0|  10|           3|           1|
    |j_6_fu_575_p2         |         +|   0|  0|  10|           3|           1|
    |j_8_fu_534_p2         |         +|   0|  0|  10|           3|           1|
    |icmp_ln628_fu_569_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln665_fu_395_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln691_fu_436_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln708_fu_528_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln721_fu_482_p2  |      icmp|   0|  0|   8|           3|           3|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 155|          60|          50|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+------+-----------+
    |        Name       | LUT | Input Size| Bits | Total Bits|
    +-------------------+-----+-----------+------+-----------+
    |ap_NS_fsm          |  123|         26|     1|         26|
    |ap_return          |    9|          2|  8192|      16384|
    |j_1_fu_144         |    9|          2|     3|          6|
    |j_2_fu_136         |    9|          2|     3|          6|
    |j_3_fu_128         |    9|          2|     3|          6|
    |j_4_fu_120         |    9|          2|     3|          6|
    |j_fu_152           |    9|          2|     3|          6|
    |ptr_o              |   37|          7|    32|        224|
    |ptr_o_ap_vld       |   37|          7|     1|          7|
    |sk_address0        |   31|          6|    12|         72|
    |sk_address1        |   26|          5|    12|         60|
    |sk_ce0             |   31|          6|     1|          6|
    |sk_ce1             |   26|          5|     1|          5|
    |sk_d0              |   20|          4|     8|         32|
    |sk_d1              |   14|          3|     8|         24|
    |sk_we0             |   20|          4|     1|          4|
    |sk_we1             |   14|          3|     1|          3|
    |this_0_address0    |   31|          6|     8|         48|
    |this_0_ce0         |   20|          4|     1|          4|
    |this_0_d0          |   14|          3|  8192|      24576|
    |this_0_we0         |   14|          3|  1024|       3072|
    |this_5_10_fu_148   |    9|          2|  8192|      16384|
    |this_5_12_fu_140   |    9|          2|  8192|      16384|
    |this_5_31_reg_219  |   26|          5|  8192|      40960|
    |this_5_4_fu_156    |    9|          2|  8192|      16384|
    |this_5_6_fu_124    |    9|          2|  8192|      16384|
    |this_5_8_fu_132    |    9|          2|  8192|      16384|
    +-------------------+-----+-----------+------+-----------+
    |Total              |  583|        119| 66662|     167457|
    +-------------------+-----+-----------+------+-----------+

    * Register: 
    +---------------------------------------------------------------+------+----+------+-----------+
    |                              Name                             |  FF  | LUT| Bits | Const Bits|
    +---------------------------------------------------------------+------+----+------+-----------+
    |addr_4_reg_795                                                 |     6|   0|     6|          0|
    |addr_8_reg_742                                                 |     6|   0|     6|          0|
    |ap_CS_fsm                                                      |    25|   0|    25|          0|
    |ap_return_preg                                                 |  8192|   0|  8192|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg    |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg   |     1|   0|     1|          0|
    |grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg    |     1|   0|     1|          0|
    |j_13_reg_726                                                   |     3|   0|     3|          0|
    |j_1_fu_144                                                     |     3|   0|     3|          0|
    |j_2_fu_136                                                     |     3|   0|     3|          0|
    |j_3_fu_128                                                     |     3|   0|     3|          0|
    |j_4_fu_120                                                     |     3|   0|     3|          0|
    |j_7_reg_779                                                    |     3|   0|     3|          0|
    |j_fu_152                                                       |     3|   0|     3|          0|
    |reg_321                                                        |  8192|   0|  8192|          0|
    |this_5_10_fu_148                                               |  8192|   0|  8192|          0|
    |this_5_12_fu_140                                               |  8192|   0|  8192|          0|
    |this_5_31_reg_219                                              |  8192|   0|  8192|          0|
    |this_5_4_fu_156                                                |  8192|   0|  8192|          0|
    |this_5_6_fu_124                                                |  8192|   0|  8192|          0|
    |this_5_8_fu_132                                                |  8192|   0|  8192|          0|
    +---------------------------------------------------------------+------+----+------+-----------+
    |Total                                                          | 65604|   0| 65604|          0|
    +---------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------+-----+------+------------+--------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|    dpu_pack.4|  return value|
|ap_return        |  out|  8192|  ap_ctrl_hs|    dpu_pack.4|  return value|
|this_0_address0  |  out|     8|   ap_memory|        this_0|         array|
|this_0_ce0       |  out|     1|   ap_memory|        this_0|         array|
|this_0_we0       |  out|  1024|   ap_memory|        this_0|         array|
|this_0_d0        |  out|  8192|   ap_memory|        this_0|         array|
|this_0_q0        |   in|  8192|   ap_memory|        this_0|         array|
|p_read           |   in|  8192|     ap_none|        p_read|        scalar|
|addr             |   in|     6|     ap_none|          addr|        scalar|
|sk_address0      |  out|    12|   ap_memory|            sk|         array|
|sk_ce0           |  out|     1|   ap_memory|            sk|         array|
|sk_we0           |  out|     1|   ap_memory|            sk|         array|
|sk_d0            |  out|     8|   ap_memory|            sk|         array|
|sk_q0            |   in|     8|   ap_memory|            sk|         array|
|sk_address1      |  out|    12|   ap_memory|            sk|         array|
|sk_ce1           |  out|     1|   ap_memory|            sk|         array|
|sk_we1           |  out|     1|   ap_memory|            sk|         array|
|sk_d1            |  out|     8|   ap_memory|            sk|         array|
|sk_q1            |   in|     8|   ap_memory|            sk|         array|
|ptrs             |   in|    11|     ap_none|          ptrs|        scalar|
|type_r           |   in|     3|     ap_none|        type_r|        scalar|
|itr              |   in|     3|     ap_none|           itr|        scalar|
|ptr_i            |   in|    32|     ap_ovld|           ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|           ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|           ptr|       pointer|
+-----------------+-----+------+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 11 16 20 
2 --> 3 25 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 25 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 25 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 
16 --> 17 25 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 25 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 20 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 26 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%itr_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr"   --->   Operation 27 'read' 'itr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%type_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %type_r"   --->   Operation 28 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ptrs_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %ptrs"   --->   Operation 29 'read' 'ptrs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%addr_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %addr"   --->   Operation 30 'read' 'addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read18 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 31 'read' 'p_read18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%this_5_13_loc = alloca i64 1"   --->   Operation 32 'alloca' 'this_5_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%this_5_11_loc = alloca i64 1"   --->   Operation 33 'alloca' 'this_5_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%this_5_9_loc = alloca i64 1"   --->   Operation 34 'alloca' 'this_5_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%this_5_7_loc = alloca i64 1"   --->   Operation 35 'alloca' 'this_5_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%this_5_5_loc = alloca i64 1"   --->   Operation 36 'alloca' 'this_5_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ptrs_cast = zext i11 %ptrs_read"   --->   Operation 37 'zext' 'ptrs_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln600 = store i32 %ptrs_cast, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:600]   --->   Operation 40 'store' 'store_ln600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%switch_ln601 = switch i3 %type_read, void %VITIS_LOOP_630_6.preheader, i3 5, void %VITIS_LOOP_709_12.preheader, i3 6, void %VITIS_LOOP_723_14.preheader, i3 4, void %VITIS_LOOP_693_10.preheader, i3 3, void %VITIS_LOOP_666_8.preheader" [HLS_Final_vitis_src/dpu.cpp:601]   --->   Operation 41 'switch' 'switch_ln601' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 42 'alloca' 'j_4' <Predicate = (type_read == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%this_5_6 = alloca i32 1"   --->   Operation 43 'alloca' 'this_5_6' <Predicate = (type_read == 3)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln665 = store i8192 %p_read18, i8192 %this_5_6" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 44 'store' 'store_ln665' <Predicate = (type_read == 3)> <Delay = 0.46>
ST_1 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln665 = store i3 0, i3 %j_4" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 45 'store' 'store_ln665' <Predicate = (type_read == 3)> <Delay = 0.46>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln665 = br void %VITIS_LOOP_666_8" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 46 'br' 'br_ln665' <Predicate = (type_read == 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 47 'alloca' 'j_3' <Predicate = (type_read == 4)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%this_5_8 = alloca i32 1"   --->   Operation 48 'alloca' 'this_5_8' <Predicate = (type_read == 4)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln691 = store i8192 %p_read18, i8192 %this_5_8" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 49 'store' 'store_ln691' <Predicate = (type_read == 4)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln691 = store i3 0, i3 %j_3" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 50 'store' 'store_ln691' <Predicate = (type_read == 4)> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln691 = br void %VITIS_LOOP_693_10" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 51 'br' 'br_ln691' <Predicate = (type_read == 4)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 52 'alloca' 'j_2' <Predicate = (type_read == 6)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%this_5_12 = alloca i32 1"   --->   Operation 53 'alloca' 'this_5_12' <Predicate = (type_read == 6)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read18, i8192 %this_5_12"   --->   Operation 54 'store' 'store_ln0' <Predicate = (type_read == 6)> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %j_2"   --->   Operation 55 'store' 'store_ln0' <Predicate = (type_read == 6)> <Delay = 0.46>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_723_14"   --->   Operation 56 'br' 'br_ln0' <Predicate = (type_read == 6)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 57 'alloca' 'j_1' <Predicate = (type_read == 5)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%this_5_10 = alloca i32 1"   --->   Operation 58 'alloca' 'this_5_10' <Predicate = (type_read == 5)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln708 = store i8192 %p_read18, i8192 %this_5_10" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 59 'store' 'store_ln708' <Predicate = (type_read == 5)> <Delay = 0.46>
ST_1 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln708 = store i3 0, i3 %j_1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 60 'store' 'store_ln708' <Predicate = (type_read == 5)> <Delay = 0.46>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln708 = br void %VITIS_LOOP_709_12" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 61 'br' 'br_ln708' <Predicate = (type_read == 5)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 62 'alloca' 'j' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%this_5_4 = alloca i32 1"   --->   Operation 63 'alloca' 'this_5_4' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln628 = store i8192 %p_read18, i8192 %this_5_4" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 64 'store' 'store_ln628' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln628 = store i3 0, i3 %j" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 65 'store' 'store_ln628' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln628 = br void %VITIS_LOOP_630_6" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 66 'br' 'br_ln628' <Predicate = (type_read != 5 & type_read != 6 & type_read != 4 & type_read != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%j_13 = load i3 %j_4" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 67 'load' 'j_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%this_5_6_load = load i8192 %this_5_6"   --->   Operation 68 'load' 'this_5_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.56ns)   --->   "%icmp_ln665 = icmp_eq  i3 %j_13, i3 6" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 69 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.71ns)   --->   "%j_14 = add i3 %j_13, i3 1" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 71 'add' 'j_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln665 = br i1 %icmp_ln665, void %VITIS_LOOP_666_8.split, void %sw.epilog.loopexit29" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 72 'br' 'br_ln665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (0.46ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_666_8, i8192 %this_5_6_load, i8 %sk, i8192 %this_5_7_loc, i32 %ptr"   --->   Operation 73 'call' 'call_ln0' <Predicate = (!icmp_ln665)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [1/1] (0.46ns)   --->   "%store_ln665 = store i3 %j_14, i3 %j_4" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 74 'store' 'store_ln665' <Predicate = (!icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 75 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln665)> <Delay = 0.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_666_8, i8192 %this_5_6_load, i8 %sk, i8192 %this_5_7_loc, i32 %ptr"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.86>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%this_5_7_loc_load = load i8192 %this_5_7_loc"   --->   Operation 77 'load' 'this_5_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln687 = zext i3 %j_13" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 78 'zext' 'zext_ln687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.84ns)   --->   "%addr_8 = add i6 %zext_ln687, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 79 'add' 'addr_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [2/2] (3.02ns)   --->   "%call_ln687 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_1, i8192 %this_0, i6 %addr_8, i8192 %this_5_7_loc_load" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 80 'call' 'call_ln687' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln665 = store i8192 %this_5_7_loc_load, i8192 %this_5_6" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 81 'store' 'store_ln665' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln665 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 82 'specloopname' 'specloopname_ln665' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln687 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_1, i8192 %this_0, i6 %addr_8, i8192 %this_5_7_loc_load" [HLS_Final_vitis_src/dpu.cpp:687]   --->   Operation 83 'call' 'call_ln687' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln665 = br void %VITIS_LOOP_666_8" [HLS_Final_vitis_src/dpu.cpp:665]   --->   Operation 84 'br' 'br_ln665' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.13>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%j_11 = load i3 %j_3" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 85 'load' 'j_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%this_5_8_load = load i8192 %this_5_8"   --->   Operation 86 'load' 'this_5_8_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.56ns)   --->   "%icmp_ln691 = icmp_eq  i3 %j_11, i3 5" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 87 'icmp' 'icmp_ln691' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.71ns)   --->   "%j_12 = add i3 %j_11, i3 1" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 89 'add' 'j_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln691 = br i1 %icmp_ln691, void %VITIS_LOOP_693_10.split, void %sw.epilog.loopexit28" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 90 'br' 'br_ln691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i3 %j_11" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 91 'zext' 'zext_ln692' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.84ns)   --->   "%addr_7 = add i6 %zext_ln692, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 92 'add' 'addr_7' <Predicate = (!icmp_ln691)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%idxprom_i84 = zext i6 %addr_7" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 93 'zext' 'idxprom_i84' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%this_0_addr_2 = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i84" [HLS_Final_vitis_src/dpu.cpp:692]   --->   Operation 94 'getelementptr' 'this_0_addr_2' <Predicate = (!icmp_ln691)> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (1.29ns)   --->   "%this_0_load_2 = load i8 %this_0_addr_2" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 95 'load' 'this_0_load_2' <Predicate = (!icmp_ln691)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_6 : Operation 96 [1/1] (0.46ns)   --->   "%store_ln691 = store i3 %j_12, i3 %j_3" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 96 'store' 'store_ln691' <Predicate = (!icmp_ln691)> <Delay = 0.46>
ST_6 : Operation 97 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln691)> <Delay = 0.58>

State 7 <SV = 2> <Delay = 1.75>
ST_7 : Operation 98 [1/2] (1.29ns)   --->   "%this_0_load_2 = load i8 %this_0_addr_2" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 98 'load' 'this_0_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_7 : Operation 99 [2/2] (0.46ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_13, i8192 %this_5_8_load, i8192 %this_0_load_2, i8192 %this_5_9_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 99 'call' 'call_ln73' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.73>
ST_8 : Operation 100 [1/2] (0.73ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_13, i8192 %this_5_8_load, i8192 %this_0_load_2, i8192 %this_5_9_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 100 'call' 'call_ln73' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 3.02>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%this_5_9_loc_load = load i8192 %this_5_9_loc"   --->   Operation 101 'load' 'this_5_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [2/2] (3.02ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_693_10, i8192 %this_5_9_loc_load, i8 %sk, i32 %ptr"   --->   Operation 102 'call' 'call_ln0' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 103 [1/1] (0.46ns)   --->   "%store_ln691 = store i8192 %this_5_9_loc_load, i8192 %this_5_8" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 103 'store' 'store_ln691' <Predicate = true> <Delay = 0.46>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln691 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 104 'specloopname' 'specloopname_ln691' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_693_10, i8192 %this_5_9_loc_load, i8 %sk, i32 %ptr"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln691 = br void %VITIS_LOOP_693_10" [HLS_Final_vitis_src/dpu.cpp:691]   --->   Operation 106 'br' 'br_ln691' <Predicate = true> <Delay = 0.00>

State 11 <SV = 1> <Delay = 2.13>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%j_9 = load i3 %j_2" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 107 'load' 'j_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%this_5_12_load = load i8192 %this_5_12"   --->   Operation 108 'load' 'this_5_12_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.56ns)   --->   "%icmp_ln721 = icmp_eq  i3 %j_9, i3 %itr_read" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 110 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.71ns)   --->   "%j_10 = add i3 %j_9, i3 1" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 111 'add' 'j_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln721 = br i1 %icmp_ln721, void %VITIS_LOOP_723_14.split, void %sw.epilog.loopexit" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 112 'br' 'br_ln721' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln722 = zext i3 %j_9" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 113 'zext' 'zext_ln722' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.84ns)   --->   "%addr_6 = add i6 %zext_ln722, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 114 'add' 'addr_6' <Predicate = (!icmp_ln721)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%idxprom_i102 = zext i6 %addr_6" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 115 'zext' 'idxprom_i102' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%this_0_addr_1 = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i102" [HLS_Final_vitis_src/dpu.cpp:722]   --->   Operation 116 'getelementptr' 'this_0_addr_1' <Predicate = (!icmp_ln721)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (1.29ns)   --->   "%this_0_load_1 = load i8 %this_0_addr_1" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 117 'load' 'this_0_load_1' <Predicate = (!icmp_ln721)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_11 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln721 = store i3 %j_10, i3 %j_2" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 118 'store' 'store_ln721' <Predicate = (!icmp_ln721)> <Delay = 0.46>
ST_11 : Operation 119 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln721)> <Delay = 0.58>

State 12 <SV = 2> <Delay = 1.75>
ST_12 : Operation 120 [1/2] (1.29ns)   --->   "%this_0_load_1 = load i8 %this_0_addr_1" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 120 'load' 'this_0_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_12 : Operation 121 [2/2] (0.46ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_15, i8192 %this_5_12_load, i8192 %this_0_load_1, i8192 %this_5_13_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 121 'call' 'call_ln73' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 3> <Delay = 0.73>
ST_13 : Operation 122 [1/2] (0.73ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_15, i8192 %this_5_12_load, i8192 %this_0_load_1, i8192 %this_5_13_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 122 'call' 'call_ln73' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 4> <Delay = 3.30>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%this_5_13_loc_load = load i8192 %this_5_13_loc"   --->   Operation 123 'load' 'this_5_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [2/2] (3.30ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_723_14, i8192 %this_5_13_loc_load, i8 %sk, i32 %ptr"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 125 [1/1] (0.46ns)   --->   "%store_ln721 = store i8192 %this_5_13_loc_load, i8192 %this_5_12" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 125 'store' 'store_ln721' <Predicate = true> <Delay = 0.46>

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln721 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 126 'specloopname' 'specloopname_ln721' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_723_14, i8192 %this_5_13_loc_load, i8 %sk, i32 %ptr"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln721 = br void %VITIS_LOOP_723_14" [HLS_Final_vitis_src/dpu.cpp:721]   --->   Operation 128 'br' 'br_ln721' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 1.17>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%j_7 = load i3 %j_1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 129 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%this_5_10_load = load i8192 %this_5_10"   --->   Operation 130 'load' 'this_5_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.56ns)   --->   "%icmp_ln708 = icmp_eq  i3 %j_7, i3 5" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 131 'icmp' 'icmp_ln708' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.71ns)   --->   "%j_8 = add i3 %j_7, i3 1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 133 'add' 'j_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln708 = br i1 %icmp_ln708, void %VITIS_LOOP_709_12.split, void %sw.epilog.loopexit27" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 134 'br' 'br_ln708' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [2/2] (0.46ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_709_12, i8192 %this_5_10_load, i8 %sk, i8192 %this_5_11_loc, i32 %ptr"   --->   Operation 135 'call' 'call_ln0' <Predicate = (!icmp_ln708)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 136 [1/1] (0.46ns)   --->   "%store_ln708 = store i3 %j_8, i3 %j_1" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 136 'store' 'store_ln708' <Predicate = (!icmp_ln708)> <Delay = 0.46>
ST_16 : Operation 137 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln708)> <Delay = 0.58>

State 17 <SV = 2> <Delay = 1.16>
ST_17 : Operation 138 [1/2] (1.16ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_709_12, i8192 %this_5_10_load, i8 %sk, i8192 %this_5_11_loc, i32 %ptr"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 3> <Delay = 3.86>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%this_5_11_loc_load = load i8192 %this_5_11_loc"   --->   Operation 139 'load' 'this_5_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln717 = zext i3 %j_7" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 140 'zext' 'zext_ln717' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.84ns)   --->   "%addr_4 = add i6 %zext_ln717, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 141 'add' 'addr_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [2/2] (3.02ns)   --->   "%call_ln717 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_14, i8192 %this_0, i6 %addr_4, i8192 %this_5_11_loc_load" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 142 'call' 'call_ln717' <Predicate = true> <Delay = 3.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 143 [1/1] (0.46ns)   --->   "%store_ln708 = store i8192 %this_5_11_loc_load, i8192 %this_5_10" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 143 'store' 'store_ln708' <Predicate = true> <Delay = 0.46>

State 19 <SV = 4> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 144 'specloopname' 'specloopname_ln708' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln717 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_91_14, i8192 %this_0, i6 %addr_4, i8192 %this_5_11_loc_load" [HLS_Final_vitis_src/dpu.cpp:717]   --->   Operation 145 'call' 'call_ln717' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln708 = br void %VITIS_LOOP_709_12" [HLS_Final_vitis_src/dpu.cpp:708]   --->   Operation 146 'br' 'br_ln708' <Predicate = true> <Delay = 0.00>

State 20 <SV = 1> <Delay = 2.13>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%j_5 = load i3 %j" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 147 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%this_5_4_load = load i8192 %this_5_4"   --->   Operation 148 'load' 'this_5_4_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.56ns)   --->   "%icmp_ln628 = icmp_eq  i3 %j_5, i3 6" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 149 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.71ns)   --->   "%j_6 = add i3 %j_5, i3 1" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 151 'add' 'j_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln628 = br i1 %icmp_ln628, void %VITIS_LOOP_630_6.split, void %sw.epilog.loopexit30" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 152 'br' 'br_ln628' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln629 = zext i3 %j_5" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 153 'zext' 'zext_ln629' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.84ns)   --->   "%addr_1 = add i6 %zext_ln629, i6 %addr_read" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 154 'add' 'addr_1' <Predicate = (!icmp_ln628)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%idxprom_i66 = zext i6 %addr_1" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 155 'zext' 'idxprom_i66' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%this_0_addr = getelementptr i8192 %this_0, i64 0, i64 %idxprom_i66" [HLS_Final_vitis_src/dpu.cpp:629]   --->   Operation 156 'getelementptr' 'this_0_addr' <Predicate = (!icmp_ln628)> <Delay = 0.00>
ST_20 : Operation 157 [2/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 157 'load' 'this_0_load' <Predicate = (!icmp_ln628)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_20 : Operation 158 [1/1] (0.46ns)   --->   "%store_ln628 = store i3 %j_6, i3 %j" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 158 'store' 'store_ln628' <Predicate = (!icmp_ln628)> <Delay = 0.46>
ST_20 : Operation 159 [1/1] (0.58ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 159 'br' 'br_ln0' <Predicate = (icmp_ln628)> <Delay = 0.58>

State 21 <SV = 2> <Delay = 1.75>
ST_21 : Operation 160 [1/2] (1.29ns)   --->   "%this_0_load = load i8 %this_0_addr" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 160 'load' 'this_0_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_21 : Operation 161 [2/2] (0.46ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_4_load, i8192 %this_0_load, i8192 %this_5_5_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 161 'call' 'call_ln73' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 3> <Delay = 0.73>
ST_22 : Operation 162 [1/2] (0.73ns)   --->   "%call_ln73 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_73_1, i8192 %this_5_4_load, i8192 %this_0_load, i8192 %this_5_5_loc" [HLS_Final_vitis_src/dpu.cpp:73]   --->   Operation 162 'call' 'call_ln73' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 3.30>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%this_5_5_loc_load = load i8192 %this_5_5_loc"   --->   Operation 163 'load' 'this_5_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [2/2] (3.30ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_630_6, i8192 %this_5_5_loc_load, i8 %sk, i32 %ptr"   --->   Operation 164 'call' 'call_ln0' <Predicate = true> <Delay = 3.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 165 [1/1] (0.46ns)   --->   "%store_ln628 = store i8192 %this_5_5_loc_load, i8192 %this_5_4" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 165 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln628 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 166 'specloopname' 'specloopname_ln628' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dpu_pack.4_Pipeline_VITIS_LOOP_630_6, i8192 %this_5_5_loc_load, i8 %sk, i32 %ptr"   --->   Operation 167 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln628 = br void %VITIS_LOOP_630_6" [HLS_Final_vitis_src/dpu.cpp:628]   --->   Operation 168 'br' 'br_ln628' <Predicate = true> <Delay = 0.00>

State 25 <SV = 2> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%this_5_31 = phi i8192 %this_5_12_load, void %sw.epilog.loopexit, i8192 %this_5_10_load, void %sw.epilog.loopexit27, i8192 %this_5_8_load, void %sw.epilog.loopexit28, i8192 %this_5_6_load, void %sw.epilog.loopexit29, i8192 %this_5_4_load, void %sw.epilog.loopexit30"   --->   Operation 169 'phi' 'this_5_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i8192 %this_5_31"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ptrs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ type_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000000000000000000]
itr_read                   (read                  ) [ 00000000000111110000000000]
type_read                  (read                  ) [ 01000000000000000000000000]
ptrs_read                  (read                  ) [ 00000000000000000000000000]
addr_read                  (read                  ) [ 00111111111111111111111110]
p_read18                   (read                  ) [ 00000000000000000000000000]
this_5_13_loc              (alloca                ) [ 00000000000111110000000000]
this_5_11_loc              (alloca                ) [ 00000000000000001111000000]
this_5_9_loc               (alloca                ) [ 00000011111000000000000000]
this_5_7_loc               (alloca                ) [ 00111100000000000000000000]
this_5_5_loc               (alloca                ) [ 00000000000000000000111110]
ptrs_cast                  (zext                  ) [ 00000000000000000000000000]
specmemcore_ln0            (specmemcore           ) [ 00000000000000000000000000]
specinterface_ln0          (specinterface         ) [ 00000000000000000000000000]
store_ln600                (store                 ) [ 00000000000000000000000000]
switch_ln601               (switch                ) [ 00000000000000000000000000]
j_4                        (alloca                ) [ 01111100000000000000000000]
this_5_6                   (alloca                ) [ 01111100000000000000000000]
store_ln665                (store                 ) [ 00000000000000000000000000]
store_ln665                (store                 ) [ 00000000000000000000000000]
br_ln665                   (br                    ) [ 00000000000000000000000000]
j_3                        (alloca                ) [ 01000011111000000000000000]
this_5_8                   (alloca                ) [ 01000011111000000000000000]
store_ln691                (store                 ) [ 00000000000000000000000000]
store_ln691                (store                 ) [ 00000000000000000000000000]
br_ln691                   (br                    ) [ 00000000000000000000000000]
j_2                        (alloca                ) [ 01000000000111110000000000]
this_5_12                  (alloca                ) [ 01000000000111110000000000]
store_ln0                  (store                 ) [ 00000000000000000000000000]
store_ln0                  (store                 ) [ 00000000000000000000000000]
br_ln0                     (br                    ) [ 00000000000000000000000000]
j_1                        (alloca                ) [ 01000000000000001111000000]
this_5_10                  (alloca                ) [ 01000000000000001111000000]
store_ln708                (store                 ) [ 00000000000000000000000000]
store_ln708                (store                 ) [ 00000000000000000000000000]
br_ln708                   (br                    ) [ 00000000000000000000000000]
j                          (alloca                ) [ 01000000000000000000111110]
this_5_4                   (alloca                ) [ 01000000000000000000111110]
store_ln628                (store                 ) [ 00000000000000000000000000]
store_ln628                (store                 ) [ 00000000000000000000000000]
br_ln628                   (br                    ) [ 00000000000000000000000000]
j_13                       (load                  ) [ 00011000000000000000000000]
this_5_6_load              (load                  ) [ 00111110000100001000100001]
icmp_ln665                 (icmp                  ) [ 00111100000000000000000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000000000000000000000]
j_14                       (add                   ) [ 00000000000000000000000000]
br_ln665                   (br                    ) [ 00000000000000000000000000]
store_ln665                (store                 ) [ 00000000000000000000000000]
br_ln0                     (br                    ) [ 00111110000100001000100001]
call_ln0                   (call                  ) [ 00000000000000000000000000]
this_5_7_loc_load          (load                  ) [ 00000100000000000000000000]
zext_ln687                 (zext                  ) [ 00000000000000000000000000]
addr_8                     (add                   ) [ 00000100000000000000000000]
store_ln665                (store                 ) [ 00000000000000000000000000]
specloopname_ln665         (specloopname          ) [ 00000000000000000000000000]
call_ln687                 (call                  ) [ 00000000000000000000000000]
br_ln665                   (br                    ) [ 00000000000000000000000000]
j_11                       (load                  ) [ 00000000000000000000000000]
this_5_8_load              (load                  ) [ 00100011111100001000100001]
icmp_ln691                 (icmp                  ) [ 00000011111000000000000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000000000000000000000]
j_12                       (add                   ) [ 00000000000000000000000000]
br_ln691                   (br                    ) [ 00000000000000000000000000]
zext_ln692                 (zext                  ) [ 00000000000000000000000000]
addr_7                     (add                   ) [ 00000000000000000000000000]
idxprom_i84                (zext                  ) [ 00000000000000000000000000]
this_0_addr_2              (getelementptr         ) [ 00000001000000000000000000]
store_ln691                (store                 ) [ 00000000000000000000000000]
br_ln0                     (br                    ) [ 00100011111100001000100001]
this_0_load_2              (load                  ) [ 00000000100000000000000000]
call_ln73                  (call                  ) [ 00000000000000000000000000]
this_5_9_loc_load          (load                  ) [ 00000000001000000000000000]
store_ln691                (store                 ) [ 00000000000000000000000000]
specloopname_ln691         (specloopname          ) [ 00000000000000000000000000]
call_ln0                   (call                  ) [ 00000000000000000000000000]
br_ln691                   (br                    ) [ 00000000000000000000000000]
j_9                        (load                  ) [ 00000000000000000000000000]
this_5_12_load             (load                  ) [ 00100010000111111000100001]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000000000000000000000]
icmp_ln721                 (icmp                  ) [ 00000000000111110000000000]
j_10                       (add                   ) [ 00000000000000000000000000]
br_ln721                   (br                    ) [ 00000000000000000000000000]
zext_ln722                 (zext                  ) [ 00000000000000000000000000]
addr_6                     (add                   ) [ 00000000000000000000000000]
idxprom_i102               (zext                  ) [ 00000000000000000000000000]
this_0_addr_1              (getelementptr         ) [ 00000000000010000000000000]
store_ln721                (store                 ) [ 00000000000000000000000000]
br_ln0                     (br                    ) [ 00100010000111111000100001]
this_0_load_1              (load                  ) [ 00000000000001000000000000]
call_ln73                  (call                  ) [ 00000000000000000000000000]
this_5_13_loc_load         (load                  ) [ 00000000000000010000000000]
store_ln721                (store                 ) [ 00000000000000000000000000]
specloopname_ln721         (specloopname          ) [ 00000000000000000000000000]
call_ln0                   (call                  ) [ 00000000000000000000000000]
br_ln721                   (br                    ) [ 00000000000000000000000000]
j_7                        (load                  ) [ 00000000000000000110000000]
this_5_10_load             (load                  ) [ 00100010000100001111100001]
icmp_ln708                 (icmp                  ) [ 00000000000000001111000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000000000000000000000]
j_8                        (add                   ) [ 00000000000000000000000000]
br_ln708                   (br                    ) [ 00000000000000000000000000]
store_ln708                (store                 ) [ 00000000000000000000000000]
br_ln0                     (br                    ) [ 00100010000100001111100001]
call_ln0                   (call                  ) [ 00000000000000000000000000]
this_5_11_loc_load         (load                  ) [ 00000000000000000001000000]
zext_ln717                 (zext                  ) [ 00000000000000000000000000]
addr_4                     (add                   ) [ 00000000000000000001000000]
store_ln708                (store                 ) [ 00000000000000000000000000]
specloopname_ln708         (specloopname          ) [ 00000000000000000000000000]
call_ln717                 (call                  ) [ 00000000000000000000000000]
br_ln708                   (br                    ) [ 00000000000000000000000000]
j_5                        (load                  ) [ 00000000000000000000000000]
this_5_4_load              (load                  ) [ 00100010000100001000111111]
icmp_ln628                 (icmp                  ) [ 00000000000000000000111110]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000000000000000000000000]
j_6                        (add                   ) [ 00000000000000000000000000]
br_ln628                   (br                    ) [ 00000000000000000000000000]
zext_ln629                 (zext                  ) [ 00000000000000000000000000]
addr_1                     (add                   ) [ 00000000000000000000000000]
idxprom_i66                (zext                  ) [ 00000000000000000000000000]
this_0_addr                (getelementptr         ) [ 00000000000000000000010000]
store_ln628                (store                 ) [ 00000000000000000000000000]
br_ln0                     (br                    ) [ 00100010000100001000111111]
this_0_load                (load                  ) [ 00000000000000000000001000]
call_ln73                  (call                  ) [ 00000000000000000000000000]
this_5_5_loc_load          (load                  ) [ 00000000000000000000000010]
store_ln628                (store                 ) [ 00000000000000000000000000]
specloopname_ln628         (specloopname          ) [ 00000000000000000000000000]
call_ln0                   (call                  ) [ 00000000000000000000000000]
br_ln628                   (br                    ) [ 00000000000000000000000000]
this_5_31                  (phi                   ) [ 00000000000000000000000001]
ret_ln0                    (ret                   ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ptrs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptrs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="type_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="type_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="itr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ptr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_666_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_91_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_73_13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_693_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_73_15"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_723_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_709_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_91_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_73_1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pack.4_Pipeline_VITIS_LOOP_630_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="this_5_13_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_13_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="this_5_11_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_11_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="this_5_9_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_9_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="this_5_7_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_7_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="this_5_5_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_5_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="this_5_6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="this_5_8_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_8/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="this_5_12_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_12/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="this_5_10_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_10/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="j_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="this_5_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_5_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="itr_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="type_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="type_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ptrs_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ptrs_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="addr_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_read18_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8192" slack="0"/>
<pin id="186" dir="0" index="1" bw="8192" slack="0"/>
<pin id="187" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="this_0_addr_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8192" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_0_addr_2/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_0_load_2/6 this_0_load_1/11 this_0_load/20 "/>
</bind>
</comp>

<comp id="203" class="1004" name="this_0_addr_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8192" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_0_addr_1/11 "/>
</bind>
</comp>

<comp id="211" class="1004" name="this_0_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8192" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_0_addr/20 "/>
</bind>
</comp>

<comp id="219" class="1005" name="this_5_31_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8192" slack="2147483647"/>
<pin id="221" dir="1" index="1" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_5_31 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="this_5_31_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8192" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="8192" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="8192" slack="1"/>
<pin id="228" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="8192" slack="1"/>
<pin id="230" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="8" bw="8192" slack="1"/>
<pin id="232" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="10" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_5_31/25 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="8192" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="0" index="3" bw="8192" slack="1"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="8192" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="8192" slack="0"/>
<pin id="249" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln687/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="8192" slack="0"/>
<pin id="256" dir="0" index="3" bw="8192" slack="2"/>
<pin id="257" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="8192" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="0" index="3" bw="32" slack="0"/>
<pin id="265" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="8192" slack="0"/>
<pin id="273" dir="0" index="3" bw="8192" slack="2"/>
<pin id="274" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="8192" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="32" slack="0"/>
<pin id="282" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="8192" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="0" index="3" bw="8192" slack="1"/>
<pin id="291" dir="0" index="4" bw="32" slack="0"/>
<pin id="292" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="8192" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="8192" slack="0"/>
<pin id="301" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln717/18 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="8192" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="8192" slack="0"/>
<pin id="308" dir="0" index="3" bw="8192" slack="2"/>
<pin id="309" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/21 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="8192" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="32" slack="0"/>
<pin id="317" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/23 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8192" slack="1"/>
<pin id="323" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_0_load_2 this_0_load_1 this_0_load "/>
</bind>
</comp>

<comp id="328" class="1004" name="ptrs_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ptrs_cast/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln600_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln600/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln665_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8192" slack="0"/>
<pin id="340" dir="0" index="1" bw="8192" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln665/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln665_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln665/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln691_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8192" slack="0"/>
<pin id="350" dir="0" index="1" bw="8192" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln691_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8192" slack="0"/>
<pin id="360" dir="0" index="1" bw="8192" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln0_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln708_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8192" slack="0"/>
<pin id="370" dir="0" index="1" bw="8192" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln708_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln628_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8192" slack="0"/>
<pin id="380" dir="0" index="1" bw="8192" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln628_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="3" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="j_13_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_13/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="this_5_6_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8192" slack="1"/>
<pin id="393" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_6_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln665_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="3" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln665/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="j_14_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_14/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln665_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="1"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln665/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="this_5_7_loc_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8192" slack="3"/>
<pin id="414" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_7_loc_load/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln687_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="2"/>
<pin id="418" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln687/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="addr_8_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="3"/>
<pin id="422" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_8/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln665_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8192" slack="0"/>
<pin id="427" dir="0" index="1" bw="8192" slack="3"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln665/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="j_11_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="1"/>
<pin id="432" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_11/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="this_5_8_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8192" slack="1"/>
<pin id="435" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_8_load/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln691_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln691/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="j_12_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="3" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln692_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="addr_7_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="1"/>
<pin id="455" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_7/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="idxprom_i84_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i84/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln691_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="3" slack="1"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="this_5_9_loc_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8192" slack="4"/>
<pin id="469" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_9_loc_load/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln691_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8192" slack="0"/>
<pin id="473" dir="0" index="1" bw="8192" slack="4"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="j_9_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="1"/>
<pin id="478" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_9/11 "/>
</bind>
</comp>

<comp id="479" class="1004" name="this_5_12_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8192" slack="1"/>
<pin id="481" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_12_load/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln721_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="1"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln721/11 "/>
</bind>
</comp>

<comp id="487" class="1004" name="j_10_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln722_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln722/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="addr_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="1"/>
<pin id="500" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_6/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="idxprom_i102_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i102/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln721_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="3" slack="1"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln721/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="this_5_13_loc_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8192" slack="4"/>
<pin id="514" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_13_loc_load/14 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln721_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8192" slack="0"/>
<pin id="518" dir="0" index="1" bw="8192" slack="4"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln721/14 "/>
</bind>
</comp>

<comp id="521" class="1004" name="j_7_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="1"/>
<pin id="523" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/16 "/>
</bind>
</comp>

<comp id="524" class="1004" name="this_5_10_load_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8192" slack="1"/>
<pin id="526" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_10_load/16 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln708_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="3" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln708/16 "/>
</bind>
</comp>

<comp id="534" class="1004" name="j_8_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/16 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln708_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="1"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/16 "/>
</bind>
</comp>

<comp id="545" class="1004" name="this_5_11_loc_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8192" slack="3"/>
<pin id="547" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_11_loc_load/18 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln717_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="2"/>
<pin id="551" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln717/18 "/>
</bind>
</comp>

<comp id="552" class="1004" name="addr_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="0"/>
<pin id="554" dir="0" index="1" bw="6" slack="3"/>
<pin id="555" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_4/18 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln708_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8192" slack="0"/>
<pin id="560" dir="0" index="1" bw="8192" slack="3"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln708/18 "/>
</bind>
</comp>

<comp id="563" class="1004" name="j_5_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="1"/>
<pin id="565" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/20 "/>
</bind>
</comp>

<comp id="566" class="1004" name="this_5_4_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8192" slack="1"/>
<pin id="568" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_4_load/20 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln628_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="0"/>
<pin id="571" dir="0" index="1" bw="3" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/20 "/>
</bind>
</comp>

<comp id="575" class="1004" name="j_6_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/20 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln629_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln629/20 "/>
</bind>
</comp>

<comp id="585" class="1004" name="addr_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="6" slack="1"/>
<pin id="588" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_1/20 "/>
</bind>
</comp>

<comp id="590" class="1004" name="idxprom_i66_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i66/20 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln628_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="3" slack="0"/>
<pin id="597" dir="0" index="1" bw="3" slack="1"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/20 "/>
</bind>
</comp>

<comp id="600" class="1004" name="this_5_5_loc_load_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8192" slack="4"/>
<pin id="602" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_5_5_loc_load/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln628_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8192" slack="0"/>
<pin id="606" dir="0" index="1" bw="8192" slack="4"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/23 "/>
</bind>
</comp>

<comp id="609" class="1005" name="itr_read_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="1"/>
<pin id="611" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="itr_read "/>
</bind>
</comp>

<comp id="617" class="1005" name="addr_read_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="1"/>
<pin id="619" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="addr_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="this_5_13_loc_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8192" slack="2"/>
<pin id="628" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="this_5_13_loc "/>
</bind>
</comp>

<comp id="632" class="1005" name="this_5_11_loc_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8192" slack="1"/>
<pin id="634" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_11_loc "/>
</bind>
</comp>

<comp id="638" class="1005" name="this_5_9_loc_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8192" slack="2"/>
<pin id="640" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="this_5_9_loc "/>
</bind>
</comp>

<comp id="644" class="1005" name="this_5_7_loc_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8192" slack="1"/>
<pin id="646" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_7_loc "/>
</bind>
</comp>

<comp id="650" class="1005" name="this_5_5_loc_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8192" slack="2"/>
<pin id="652" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="this_5_5_loc "/>
</bind>
</comp>

<comp id="656" class="1005" name="j_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="0"/>
<pin id="658" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="663" class="1005" name="this_5_6_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8192" slack="0"/>
<pin id="665" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_5_6 "/>
</bind>
</comp>

<comp id="670" class="1005" name="j_3_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="this_5_8_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8192" slack="0"/>
<pin id="679" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_5_8 "/>
</bind>
</comp>

<comp id="684" class="1005" name="j_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="0"/>
<pin id="686" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="this_5_12_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8192" slack="0"/>
<pin id="693" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_5_12 "/>
</bind>
</comp>

<comp id="698" class="1005" name="j_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="this_5_10_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8192" slack="0"/>
<pin id="707" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_5_10 "/>
</bind>
</comp>

<comp id="712" class="1005" name="j_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="719" class="1005" name="this_5_4_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8192" slack="0"/>
<pin id="721" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_5_4 "/>
</bind>
</comp>

<comp id="726" class="1005" name="j_13_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="2"/>
<pin id="728" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="j_13 "/>
</bind>
</comp>

<comp id="731" class="1005" name="this_5_6_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8192" slack="1"/>
<pin id="733" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_6_load "/>
</bind>
</comp>

<comp id="742" class="1005" name="addr_8_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="1"/>
<pin id="744" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="addr_8 "/>
</bind>
</comp>

<comp id="747" class="1005" name="this_5_8_load_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8192" slack="1"/>
<pin id="749" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_8_load "/>
</bind>
</comp>

<comp id="755" class="1005" name="this_0_addr_2_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_0_addr_2 "/>
</bind>
</comp>

<comp id="763" class="1005" name="this_5_12_load_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8192" slack="1"/>
<pin id="765" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_12_load "/>
</bind>
</comp>

<comp id="771" class="1005" name="this_0_addr_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="1"/>
<pin id="773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_0_addr_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="j_7_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="3" slack="2"/>
<pin id="781" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="784" class="1005" name="this_5_10_load_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8192" slack="1"/>
<pin id="786" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_10_load "/>
</bind>
</comp>

<comp id="795" class="1005" name="addr_4_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="1"/>
<pin id="797" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="addr_4 "/>
</bind>
</comp>

<comp id="800" class="1005" name="this_5_4_load_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8192" slack="1"/>
<pin id="802" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_5_4_load "/>
</bind>
</comp>

<comp id="808" class="1005" name="this_0_addr_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="74" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="74" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="0" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="74" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="241"><net_src comp="64" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="197" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="78" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="82" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="197" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="283"><net_src comp="84" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="293"><net_src comp="88" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="0" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="310"><net_src comp="94" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="197" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="318"><net_src comp="96" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="324"><net_src comp="197" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="331"><net_src comp="172" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="184" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="184" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="184" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="184" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="184" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="48" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="388" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="62" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="419" pin="2"/><net_sink comp="244" pin=2"/></net>

<net id="429"><net_src comp="412" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="430" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="62" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="430" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="466"><net_src comp="442" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="476" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="62" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="476" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="511"><net_src comp="487" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="532"><net_src comp="521" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="46" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="521" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="296" pin=3"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="552" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="562"><net_src comp="545" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="48" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="563" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="62" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="563" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="599"><net_src comp="575" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="160" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="620"><net_src comp="178" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="629"><net_src comp="100" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="635"><net_src comp="104" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="641"><net_src comp="108" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="647"><net_src comp="112" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="653"><net_src comp="116" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="304" pin=3"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="659"><net_src comp="120" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="666"><net_src comp="124" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="673"><net_src comp="128" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="680"><net_src comp="132" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="687"><net_src comp="136" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="694"><net_src comp="140" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="701"><net_src comp="144" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="708"><net_src comp="148" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="715"><net_src comp="152" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="722"><net_src comp="156" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="729"><net_src comp="388" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="734"><net_src comp="391" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="222" pin=6"/></net>

<net id="745"><net_src comp="419" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="750"><net_src comp="433" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="758"><net_src comp="190" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="766"><net_src comp="479" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="774"><net_src comp="203" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="782"><net_src comp="521" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="787"><net_src comp="524" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="798"><net_src comp="552" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="803"><net_src comp="566" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="222" pin=8"/></net>

<net id="811"><net_src comp="211" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="197" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {4 5 18 19 }
	Port: sk | {9 10 14 15 23 24 }
	Port: ptr | {1 2 3 9 10 14 15 16 17 23 24 }
 - Input state : 
	Port: dpu_pack.4 : this_0 | {6 7 11 12 20 21 }
	Port: dpu_pack.4 : p_read | {1 }
	Port: dpu_pack.4 : addr | {1 }
	Port: dpu_pack.4 : sk | {2 3 16 17 }
	Port: dpu_pack.4 : ptrs | {1 }
	Port: dpu_pack.4 : type_r | {1 }
	Port: dpu_pack.4 : itr | {1 }
	Port: dpu_pack.4 : ptr | {2 3 9 10 14 15 16 17 23 24 }
  - Chain level:
	State 1
		store_ln600 : 1
		store_ln665 : 1
		store_ln665 : 1
		store_ln691 : 1
		store_ln691 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln708 : 1
		store_ln708 : 1
		store_ln628 : 1
		store_ln628 : 1
	State 2
		icmp_ln665 : 1
		j_14 : 1
		br_ln665 : 2
		call_ln0 : 1
		store_ln665 : 2
	State 3
	State 4
		addr_8 : 1
		call_ln687 : 2
		store_ln665 : 1
	State 5
	State 6
		icmp_ln691 : 1
		j_12 : 1
		br_ln691 : 2
		zext_ln692 : 1
		addr_7 : 2
		idxprom_i84 : 3
		this_0_addr_2 : 4
		this_0_load_2 : 5
		store_ln691 : 2
	State 7
		call_ln73 : 1
	State 8
	State 9
		call_ln0 : 1
		store_ln691 : 1
	State 10
	State 11
		icmp_ln721 : 1
		j_10 : 1
		br_ln721 : 2
		zext_ln722 : 1
		addr_6 : 2
		idxprom_i102 : 3
		this_0_addr_1 : 4
		this_0_load_1 : 5
		store_ln721 : 2
	State 12
		call_ln73 : 1
	State 13
	State 14
		call_ln0 : 1
		store_ln721 : 1
	State 15
	State 16
		icmp_ln708 : 1
		j_8 : 1
		br_ln708 : 2
		call_ln0 : 1
		store_ln708 : 2
	State 17
	State 18
		addr_4 : 1
		call_ln717 : 2
		store_ln708 : 1
	State 19
	State 20
		icmp_ln628 : 1
		j_6 : 1
		br_ln628 : 2
		zext_ln629 : 1
		addr_1 : 2
		idxprom_i66 : 3
		this_0_addr : 4
		this_0_load : 5
		store_ln628 : 2
	State 21
		call_ln73 : 1
	State 22
	State 23
		call_ln0 : 1
		store_ln628 : 1
	State 24
	State 25
		ret_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |  grp_dpu_pack_4_Pipeline_VITIS_LOOP_666_8_fu_234 |  1.8725 |  73993  |  100640 |
|          |  grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244  |    0    |    9    |   2319  |
|          |  grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 |    0    |  16393  |  14690  |
|          | grp_dpu_pack_4_Pipeline_VITIS_LOOP_693_10_fu_260 | 1.92429 |   8241  |   4595  |
|   call   |  grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 |    0    |  16393  |  14690  |
|          | grp_dpu_pack_4_Pipeline_VITIS_LOOP_723_14_fu_277 |    0    |    8    |   4442  |
|          | grp_dpu_pack_4_Pipeline_VITIS_LOOP_709_12_fu_286 | 1.17286 |  24680  |  25241  |
|          |  grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 |    0    |    9    |   2319  |
|          |  grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304  |    0    |  16393  |  14690  |
|          |  grp_dpu_pack_4_Pipeline_VITIS_LOOP_630_6_fu_312 | 2.59857 |   8353  |  18118  |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                    j_14_fu_401                   |    0    |    0    |    10   |
|          |                   addr_8_fu_419                  |    0    |    0    |    13   |
|          |                    j_12_fu_442                   |    0    |    0    |    10   |
|          |                   addr_7_fu_452                  |    0    |    0    |    13   |
|    add   |                    j_10_fu_487                   |    0    |    0    |    10   |
|          |                   addr_6_fu_497                  |    0    |    0    |    13   |
|          |                    j_8_fu_534                    |    0    |    0    |    10   |
|          |                   addr_4_fu_552                  |    0    |    0    |    13   |
|          |                    j_6_fu_575                    |    0    |    0    |    10   |
|          |                   addr_1_fu_585                  |    0    |    0    |    13   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 icmp_ln665_fu_395                |    0    |    0    |    8    |
|          |                 icmp_ln691_fu_436                |    0    |    0    |    8    |
|   icmp   |                 icmp_ln721_fu_482                |    0    |    0    |    8    |
|          |                 icmp_ln708_fu_528                |    0    |    0    |    8    |
|          |                 icmp_ln628_fu_569                |    0    |    0    |    8    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |               itr_read_read_fu_160               |    0    |    0    |    0    |
|          |               type_read_read_fu_166              |    0    |    0    |    0    |
|   read   |               ptrs_read_read_fu_172              |    0    |    0    |    0    |
|          |               addr_read_read_fu_178              |    0    |    0    |    0    |
|          |               p_read18_read_fu_184               |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 ptrs_cast_fu_328                 |    0    |    0    |    0    |
|          |                 zext_ln687_fu_416                |    0    |    0    |    0    |
|          |                 zext_ln692_fu_448                |    0    |    0    |    0    |
|          |                idxprom_i84_fu_457                |    0    |    0    |    0    |
|   zext   |                 zext_ln722_fu_493                |    0    |    0    |    0    |
|          |                idxprom_i102_fu_502               |    0    |    0    |    0    |
|          |                 zext_ln717_fu_549                |    0    |    0    |    0    |
|          |                 zext_ln629_fu_581                |    0    |    0    |    0    |
|          |                idxprom_i66_fu_590                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  | 7.56821 |  164472 |  201899 |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    addr_4_reg_795    |    6   |
|    addr_8_reg_742    |    6   |
|   addr_read_reg_617  |    6   |
|   itr_read_reg_609   |    3   |
|     j_13_reg_726     |    3   |
|      j_1_reg_698     |    3   |
|      j_2_reg_684     |    3   |
|      j_3_reg_670     |    3   |
|      j_4_reg_656     |    3   |
|      j_7_reg_779     |    3   |
|       j_reg_712      |    3   |
|        reg_321       |  8192  |
| this_0_addr_1_reg_771|    8   |
| this_0_addr_2_reg_755|    8   |
|  this_0_addr_reg_808 |    8   |
|this_5_10_load_reg_784|  8192  |
|   this_5_10_reg_705  |  8192  |
| this_5_11_loc_reg_632|  8192  |
|this_5_12_load_reg_763|  8192  |
|   this_5_12_reg_691  |  8192  |
| this_5_13_loc_reg_626|  8192  |
|   this_5_31_reg_219  |  8192  |
| this_5_4_load_reg_800|  8192  |
|   this_5_4_reg_719   |  8192  |
| this_5_5_loc_reg_650 |  8192  |
| this_5_6_load_reg_731|  8192  |
|   this_5_6_reg_663   |  8192  |
| this_5_7_loc_reg_644 |  8192  |
| this_5_8_load_reg_747|  8192  |
|   this_5_8_reg_677   |  8192  |
| this_5_9_loc_reg_638 |  8192  |
+----------------------+--------+
|         Total        | 139330 |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_197                |  p0  |   6  |   8  |   48   ||    31   |
|  grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 |  p2  |   2  |   6  |   12   ||    9    |
| grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 |  p2  |   2  | 8192 |  16384 ||    9    |
| grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 |  p2  |   2  | 8192 |  16384 ||    9    |
| grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 |  p2  |   2  |   6  |   12   ||    9    |
|  grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 |  p2  |   2  | 8192 |  16384 ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |  49224 || 2.92857 ||    76   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   | 164472 | 201899 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   76   |
|  Register |    -   | 139330 |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   | 303802 | 201975 |
+-----------+--------+--------+--------+
