intTypesRandom8kB

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000070                       # Number of seconds simulated
sim_ticks                                    69638000                       # Number of ticks simulated
final_tick                                   69638000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 482295                       # Simulator instruction rate (inst/s)
host_op_rate                                   482112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2640904092                       # Simulator tick rate (ticks/s)
host_mem_usage                                6697116                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                       12708                       # Number of instructions simulated
sim_ops                                         12708                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     69638000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               16336                       # Number of hits
system.cache.misses                               898                       # Number of misses
system.cache.missLatency::samples                 898                       # Ticks for misses to the cache
system.cache.missLatency::mean           58356.347439                       # Ticks for misses to the cache
system.cache.missLatency::gmean          51441.144912                       # Ticks for misses to the cache
system.cache.missLatency::stdev          34222.792395                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                 163     18.15%     18.15% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             535     59.58%     77.73% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             153     17.04%     94.77% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             11      1.22%     95.99% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            23      2.56%     98.55% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             6      0.67%     99.22% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             1      0.11%     99.33% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.33% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             2      0.22%     99.55% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             2      0.22%     99.78% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             1      0.11%     99.89% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%     99.89% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             1      0.11%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   898                       # Ticks for misses to the cache
system.cache.hitRatio                        0.947894                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         2566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       106752                       # Cumulative packet size per connected master and slave (bytes)
