<root><simulation><result_generated_time />2023-05-17 20:20:32<layer><layer_spec />{'B': 1, 'K': 24, 'C': 128, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />3072<total_data_size_element />{'W': 3072, 'I': 128, 'O': 24}<total_data_reuse />{'W': 1, 'I': 24.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('C', 4)], [('K', 3), ('C', 2)], []]<I />[[('C', 2), ('C', 4), ('K', 3), ('C', 2)], [], []]<O />[[('C', 2), ('C', 4)], [('K', 3), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [8.0, 3.0, 1.0, 1.0], 'O': [8.0, 8, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 24576, 24576], 'I': [128, 1024, 1024], 'O': [8, 192, 192], 'O_partial': [8, 192, 0], 'O_final': [0, 0, 192]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.0, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [32, 8192, 24576], 'I': [64, 1024, 1024], 'O': [8, 192, 192], 'O_partial': [8, 192, 0], 'O_final': [0, 0, 192]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3072, 3072], [3072, 3072], [3072, 0]]<I />[[384, 128], [128, 128], [128, 0]]<O />[[(360, 384), (48, 24)], [(24, 48), (24, 0)], [(0, 24), (0, 0)]]<O_partial />[[(360, 384), (48, 24)], [(24, 48), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (24, 0)], [(0, 24), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[384, 384], [192, 192], [12, 0]]<I />[[48, 16], [8, 8], [0, 0]]<O />[[(45, 48), (6, 3)], [(2, 3), (2, 0)], [(0, 0), (0, 0)]]<O_partial />[([45, 48], [6, 3]), ([2, 3], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />3072<idle />0</mac_count></basic_info><energy><total_energy />6742.5<mem_energy_breakdown><W />[0.3, 9.5, 16.0]<I />[0.0, 0.4, 0.7]<O />[0.0, 0.1, 0.1]</mem_energy_breakdown><MAC_energy><active_MAC />6715.4<idle_MAC />0.0<total />6715.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1277<utilization_without_data_loading />0.2857<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.1277<mac_utilize_temporal_without_data_loading />0.2857</mac_array_utilization><latency><latency_cycle_with_data_loading />376<latency_cycle_without_data_loading />168<ideal_computing_cycle />48<data_loading><load_cycle_total />208<load_cycle_individual />{'W': [32, 192, 0], 'I': [8, 8, 0]}<load_cycle_combined />{'W': 192, 'I': 9}</data_loading><mem_stalling><mem_stall_cycle_total />120<mem_stall_cycle_individual />{'W': [[-47], [-35, 120], [-48, -48]], 'I': [[-47], [-48, -48], [-48, -48]], 'O': [[-48], [-48, -48], [-46, -48]]}<mem_stall_cycle_shared />{'W': [[-47], [-35, 120], [0, 0]], 'I': [[-47], [-48, 120], [0, 0]], 'O': [[-48], [-48, -48], [-46, -48]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 24576, 24576], 'I': [128, 1024, 1024], 'O': [8, 192, 192], 'O_partial': [8, 192, 0], 'O_final': [0, 0, 192]}<data_size_each_level_total />{'W': [4096, 24576, 24576], 'I': [1024, 1024, 1024], 'O': [64, 192, 192]}<loop_cycles_each_level />{'W': [8, 48, 48], 'I': [48, 48, 48], 'O': [8, 48, 48]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [8, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]], 'I': [[8.0, 2.7], [21.3, 21.3], [21.3, 21.3]], 'O': [[8.0, 1.0], [8.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]], 'I': [[8.0, 2.7], [21.3, 21.3], [21.3, 21.3]], 'O': [[8.0, 8.0], [64.0, 8.0], [8.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 0]], 'I': [[8.0, 2.7], [21.3, 21.3], [21.3, 0]], 'O': [[8.0, 1.0], [8.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [545.3, 541.3], [533.3, 4.0]], 'I': [[8.0, 2.7], [545.3, 541.3], [533.3, 4.0]], 'O': [[8.0, 1.0], [545.3, 541.3], [533.3, 4.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 48], [8, 8, 6], [48, 48, 1]], 'I': [[1, 1, 48], [48, 48, 1], [48, 48, 1]], 'O': [[1, 1, 48], [8, 8, 6], [48, 48, 1]]}<trans_time_real />{'W': [[0, 1, 48], [[1, 8, 6], [32, 8, 6]], [[192, 48, 1], [12, 48, 1]]], 'I': [[0, 1, 48], [[2, 48, 1], [8, 48, 1]], [[8, 48, 1], [0, 48, 1]]], 'O': [[0, 1, 48], [[0, 8, 6], [0, 8, 6]], [[2, 48, 1], [0, 48, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, 24], [144, -36]], 'I': [[-1], [-46, -40], [-40, -48]], 'O': [[-1], [-8, -8], [-46, -48]]}<single_stall_count />{'W': [47, 5, 0], 'I': [47, 0, 0], 'O': [48, 6, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [2, 0]}, 1: {'W': [40, 0], 'I': [0, 0], 'O': [0, 2]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-48, -48], [-46, -48]], 1: [[-8, -48], [-48, -46]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>