Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 20:18:24 2021
| Host         : DESKTOP-J7VM5Q4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wwm_top_timing_summary_routed.rpt -pb wwm_top_timing_summary_routed.pb -rpx wwm_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wwm_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (11)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sm/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sm/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sm/state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sm/state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.331        0.000                      0                  315        0.199        0.000                      0                  315        4.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             3.331        0.000                      0                  315        0.199        0.000                      0                  315        4.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 vb/targetCenterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 2.396ns (37.359%)  route 4.018ns (62.641%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.733     5.336    vb/CLK
    SLICE_X87Y52         FDRE                                         r  vb/targetCenterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  vb/targetCenterX_reg[2]/Q
                         net (fo=18, routed)          0.766     6.520    vb/targetCenterX[2]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.291     6.811 f  vb/target2_carry_i_10/O
                         net (fo=3, routed)           0.468     7.279    vb/target2_carry_i_10_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I3_O)        0.328     7.607 r  vb/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.316     7.923    vb/i__carry__0_i_3__0_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.047 r  vb/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.330     8.377    sm/state[3]_i_7_1[0]
    SLICE_X86Y54         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.756 r  sm/state4_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.322    vb/state_reg[1]_0[0]
    SLICE_X83Y55         LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  vb/state[3]_i_7/O
                         net (fo=3, routed)           0.580    10.275    vb/projectileCenterY_reg[5]_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I4_O)        0.150    10.425 f  vb/state[3]_i_6/O
                         net (fo=1, routed)           0.267    10.692    sm/state_reg[0]_4
    SLICE_X83Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.024 r  sm/state[3]_i_1/O
                         net (fo=4, routed)           0.726    11.749    sm/state[3]_i_1_n_0
    SLICE_X80Y54         FDPE                                         r  sm/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    sm/CLK
    SLICE_X80Y54         FDPE                                         r  sm/state_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X80Y54         FDPE (Setup_fdpe_C_CE)      -0.169    15.080    sm/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 vb/targetCenterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 2.396ns (37.359%)  route 4.018ns (62.641%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.733     5.336    vb/CLK
    SLICE_X87Y52         FDRE                                         r  vb/targetCenterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  vb/targetCenterX_reg[2]/Q
                         net (fo=18, routed)          0.766     6.520    vb/targetCenterX[2]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.291     6.811 f  vb/target2_carry_i_10/O
                         net (fo=3, routed)           0.468     7.279    vb/target2_carry_i_10_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I3_O)        0.328     7.607 r  vb/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.316     7.923    vb/i__carry__0_i_3__0_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.047 r  vb/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.330     8.377    sm/state[3]_i_7_1[0]
    SLICE_X86Y54         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.756 r  sm/state4_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.322    vb/state_reg[1]_0[0]
    SLICE_X83Y55         LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  vb/state[3]_i_7/O
                         net (fo=3, routed)           0.580    10.275    vb/projectileCenterY_reg[5]_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I4_O)        0.150    10.425 f  vb/state[3]_i_6/O
                         net (fo=1, routed)           0.267    10.692    sm/state_reg[0]_4
    SLICE_X83Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.024 r  sm/state[3]_i_1/O
                         net (fo=4, routed)           0.726    11.749    sm/state[3]_i_1_n_0
    SLICE_X80Y54         FDCE                                         r  sm/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    sm/CLK
    SLICE_X80Y54         FDCE                                         r  sm/state_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X80Y54         FDCE (Setup_fdce_C_CE)      -0.169    15.080    sm/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.337ns  (required time - arrival time)
  Source:                 vY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileCenterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 2.556ns (38.218%)  route 4.132ns (61.782%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    ClkPort_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  vY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vY_reg[2]/Q
                         net (fo=17, routed)          2.073     7.861    vb/projectileCenterY2__0_carry__1_i_3_0[2]
    SLICE_X83Y51         LUT2 (Prop_lut2_I1_O)        0.152     8.013 r  vb/projectileCenterY2__0_carry_i_8/O
                         net (fo=1, routed)           1.054     9.067    vb/projectileCenterY2__0_carry_i_8_n_0
    SLICE_X80Y52         LUT6 (Prop_lut6_I2_O)        0.326     9.393 r  vb/projectileCenterY2__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.393    vb/projectileCenterY2__0_carry_i_4_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.769 r  vb/projectileCenterY2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.769    vb/projectileCenterY2__0_carry_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.988 r  vb/projectileCenterY2__0_carry__0/O[0]
                         net (fo=3, routed)           1.005    10.994    vb/projectileCenterY2__0[4]
    SLICE_X80Y56         LUT5 (Prop_lut5_I0_O)        0.295    11.289 r  vb/projectileCenterY0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    11.289    vb/projectileCenterY0_carry__0_i_8_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.802 r  vb/projectileCenterY0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.802    vb/projectileCenterY0_carry__0_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.021 r  vb/projectileCenterY0_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.021    vb/projectileCenterY0_carry__1_n_7
    SLICE_X80Y57         FDRE                                         r  vb/projectileCenterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.602    15.025    vb/CLK
    SLICE_X80Y57         FDRE                                         r  vb/projectileCenterY_reg[9]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.109    15.357    vb/projectileCenterY_reg[9]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  3.337    

Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 vb/targetCenterX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 2.396ns (38.221%)  route 3.873ns (61.779%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.733     5.336    vb/CLK
    SLICE_X87Y52         FDRE                                         r  vb/targetCenterX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  vb/targetCenterX_reg[2]/Q
                         net (fo=18, routed)          0.766     6.520    vb/targetCenterX[2]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.291     6.811 f  vb/target2_carry_i_10/O
                         net (fo=3, routed)           0.468     7.279    vb/target2_carry_i_10_n_0
    SLICE_X88Y55         LUT6 (Prop_lut6_I3_O)        0.328     7.607 r  vb/i__carry__0_i_3__0/O
                         net (fo=2, routed)           0.316     7.923    vb/i__carry__0_i_3__0_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.047 r  vb/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.330     8.377    sm/state[3]_i_7_1[0]
    SLICE_X86Y54         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     8.756 r  sm/state4_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.565     9.322    vb/state_reg[1]_0[0]
    SLICE_X83Y55         LUT6 (Prop_lut6_I3_O)        0.373     9.695 f  vb/state[3]_i_7/O
                         net (fo=3, routed)           0.580    10.275    vb/projectileCenterY_reg[5]_0
    SLICE_X83Y56         LUT5 (Prop_lut5_I4_O)        0.150    10.425 f  vb/state[3]_i_6/O
                         net (fo=1, routed)           0.267    10.692    sm/state_reg[0]_4
    SLICE_X83Y56         LUT6 (Prop_lut6_I4_O)        0.332    11.024 r  sm/state[3]_i_1/O
                         net (fo=4, routed)           0.581    11.605    sm/state[3]_i_1_n_0
    SLICE_X83Y56         FDCE                                         r  sm/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.610    15.033    sm/CLK
    SLICE_X83Y56         FDCE                                         r  sm/state_reg[1]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X83Y56         FDCE (Setup_fdce_C_CE)      -0.205    15.051    sm/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 vY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileCenterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.493ns (37.962%)  route 4.074ns (62.038%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    ClkPort_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  vY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vY_reg[2]/Q
                         net (fo=17, routed)          2.073     7.861    vb/projectileCenterY2__0_carry__1_i_3_0[2]
    SLICE_X83Y51         LUT2 (Prop_lut2_I1_O)        0.152     8.013 r  vb/projectileCenterY2__0_carry_i_8/O
                         net (fo=1, routed)           1.054     9.067    vb/projectileCenterY2__0_carry_i_8_n_0
    SLICE_X80Y52         LUT6 (Prop_lut6_I2_O)        0.326     9.393 r  vb/projectileCenterY2__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.393    vb/projectileCenterY2__0_carry_i_4_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.769 r  vb/projectileCenterY2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.769    vb/projectileCenterY2__0_carry_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.008 r  vb/projectileCenterY2__0_carry__0/O[2]
                         net (fo=3, routed)           0.947    10.956    vb/projectileCenterY2__0[6]
    SLICE_X80Y56         LUT5 (Prop_lut5_I2_O)        0.301    11.257 r  vb/projectileCenterY0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.257    vb/projectileCenterY0_carry__0_i_7_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.900 r  vb/projectileCenterY0_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.900    vb/projectileCenterY0_carry__0_n_4
    SLICE_X80Y56         FDRE                                         r  vb/projectileCenterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    vb/CLK
    SLICE_X80Y56         FDRE                                         r  vb/projectileCenterY_reg[8]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X80Y56         FDRE (Setup_fdre_C_D)        0.109    15.358    vb/projectileCenterY_reg[8]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 vY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileCenterY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.428ns (37.342%)  route 4.074ns (62.658%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    ClkPort_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  vY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vY_reg[2]/Q
                         net (fo=17, routed)          2.073     7.861    vb/projectileCenterY2__0_carry__1_i_3_0[2]
    SLICE_X83Y51         LUT2 (Prop_lut2_I1_O)        0.152     8.013 r  vb/projectileCenterY2__0_carry_i_8/O
                         net (fo=1, routed)           1.054     9.067    vb/projectileCenterY2__0_carry_i_8_n_0
    SLICE_X80Y52         LUT6 (Prop_lut6_I2_O)        0.326     9.393 r  vb/projectileCenterY2__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.393    vb/projectileCenterY2__0_carry_i_4_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.769 r  vb/projectileCenterY2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.769    vb/projectileCenterY2__0_carry_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.008 r  vb/projectileCenterY2__0_carry__0/O[2]
                         net (fo=3, routed)           0.947    10.956    vb/projectileCenterY2__0[6]
    SLICE_X80Y56         LUT5 (Prop_lut5_I2_O)        0.301    11.257 r  vb/projectileCenterY0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.257    vb/projectileCenterY0_carry__0_i_7_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.835 r  vb/projectileCenterY0_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.835    vb/projectileCenterY0_carry__0_n_5
    SLICE_X80Y56         FDRE                                         r  vb/projectileCenterY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    vb/CLK
    SLICE_X80Y56         FDRE                                         r  vb/projectileCenterY_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X80Y56         FDRE (Setup_fdre_C_D)        0.109    15.358    vb/projectileCenterY_reg[7]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 vY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileCenterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 2.523ns (39.050%)  route 3.938ns (60.950%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.730     5.333    ClkPort_IBUF_BUFG
    SLICE_X85Y54         FDRE                                         r  vY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  vY_reg[2]/Q
                         net (fo=17, routed)          2.073     7.861    vb/projectileCenterY2__0_carry__1_i_3_0[2]
    SLICE_X83Y51         LUT2 (Prop_lut2_I1_O)        0.152     8.013 r  vb/projectileCenterY2__0_carry_i_8/O
                         net (fo=1, routed)           1.054     9.067    vb/projectileCenterY2__0_carry_i_8_n_0
    SLICE_X80Y52         LUT6 (Prop_lut6_I2_O)        0.326     9.393 r  vb/projectileCenterY2__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.393    vb/projectileCenterY2__0_carry_i_4_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.769 r  vb/projectileCenterY2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.769    vb/projectileCenterY2__0_carry_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.988 r  vb/projectileCenterY2__0_carry__0/O[0]
                         net (fo=3, routed)           0.811    10.800    vb/projectileCenterY2__0[4]
    SLICE_X80Y55         LUT5 (Prop_lut5_I2_O)        0.295    11.095 r  vb/projectileCenterY0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.095    vb/projectileCenterY0_carry_i_5_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.471 r  vb/projectileCenterY0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.471    vb/projectileCenterY0_carry_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.794 r  vb/projectileCenterY0_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.794    vb/projectileCenterY0_carry__0_n_6
    SLICE_X80Y56         FDRE                                         r  vb/projectileCenterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.603    15.026    vb/CLK
    SLICE_X80Y56         FDRE                                         r  vb/projectileCenterY_reg[6]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X80Y56         FDRE (Setup_fdre_C_D)        0.109    15.358    vb/projectileCenterY_reg[6]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.166ns (20.861%)  route 4.423ns (79.139%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    vb/CLK
    SLICE_X78Y56         FDRE                                         r  vb/projectileTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y56         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  vb/projectileTime_reg[8]/Q
                         net (fo=2, routed)           1.090     6.932    vb/projectileTime_reg[8]
    SLICE_X79Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.056 f  vb/projectileCenterY2_i_13/O
                         net (fo=1, routed)           0.459     7.515    vb/projectileCenterY2_i_13_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.639 f  vb/projectileCenterY2_i_10/O
                         net (fo=1, routed)           0.435     8.074    vb/projectileCenterY2_i_10_n_0
    SLICE_X79Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.198 f  vb/projectileCenterY2_i_7/O
                         net (fo=1, routed)           0.402     8.600    vb/projectileCenterY2_i_7_n_0
    SLICE_X79Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.724 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.864     9.588    vb/projectileTime_reg[23]_0
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.152     9.740 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          1.173    10.913    vb/projectileTime[0]_i_1_n_0
    SLICE_X78Y64         FDRE                                         r  vb/projectileTime_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.595    15.018    vb/CLK
    SLICE_X78Y64         FDRE                                         r  vb/projectileTime_reg[40]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y64         FDRE (Setup_fdre_C_R)       -0.732    14.526    vb/projectileTime_reg[40]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.166ns (20.861%)  route 4.423ns (79.139%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    vb/CLK
    SLICE_X78Y56         FDRE                                         r  vb/projectileTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y56         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  vb/projectileTime_reg[8]/Q
                         net (fo=2, routed)           1.090     6.932    vb/projectileTime_reg[8]
    SLICE_X79Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.056 f  vb/projectileCenterY2_i_13/O
                         net (fo=1, routed)           0.459     7.515    vb/projectileCenterY2_i_13_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.639 f  vb/projectileCenterY2_i_10/O
                         net (fo=1, routed)           0.435     8.074    vb/projectileCenterY2_i_10_n_0
    SLICE_X79Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.198 f  vb/projectileCenterY2_i_7/O
                         net (fo=1, routed)           0.402     8.600    vb/projectileCenterY2_i_7_n_0
    SLICE_X79Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.724 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.864     9.588    vb/projectileTime_reg[23]_0
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.152     9.740 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          1.173    10.913    vb/projectileTime[0]_i_1_n_0
    SLICE_X78Y64         FDRE                                         r  vb/projectileTime_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.595    15.018    vb/CLK
    SLICE_X78Y64         FDRE                                         r  vb/projectileTime_reg[41]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y64         FDRE (Setup_fdre_C_R)       -0.732    14.526    vb/projectileTime_reg[41]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 vb/projectileTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.166ns (20.861%)  route 4.423ns (79.139%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    vb/CLK
    SLICE_X78Y56         FDRE                                         r  vb/projectileTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y56         FDRE (Prop_fdre_C_Q)         0.518     5.842 r  vb/projectileTime_reg[8]/Q
                         net (fo=2, routed)           1.090     6.932    vb/projectileTime_reg[8]
    SLICE_X79Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.056 f  vb/projectileCenterY2_i_13/O
                         net (fo=1, routed)           0.459     7.515    vb/projectileCenterY2_i_13_n_0
    SLICE_X79Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.639 f  vb/projectileCenterY2_i_10/O
                         net (fo=1, routed)           0.435     8.074    vb/projectileCenterY2_i_10_n_0
    SLICE_X79Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.198 f  vb/projectileCenterY2_i_7/O
                         net (fo=1, routed)           0.402     8.600    vb/projectileCenterY2_i_7_n_0
    SLICE_X79Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.724 r  vb/projectileCenterY2_i_1/O
                         net (fo=15, routed)          0.864     9.588    vb/projectileTime_reg[23]_0
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.152     9.740 r  vb/projectileTime[0]_i_1/O
                         net (fo=50, routed)          1.173    10.913    vb/projectileTime[0]_i_1_n_0
    SLICE_X78Y64         FDRE                                         r  vb/projectileTime_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.595    15.018    vb/CLK
    SLICE_X78Y64         FDRE                                         r  vb/projectileTime_reg[42]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X78Y64         FDRE (Setup_fdre_C_R)       -0.732    14.526    vb/projectileTime_reg[42]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                  3.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vb/rnd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/rnd_reg__0/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X84Y51         FDRE                                         r  vb/rnd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  vb/rnd_reg[0]/Q
                         net (fo=13, routed)          0.094     1.785    vb/rnd_reg__6[0]
    SLICE_X85Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  vb/rnd__0_i_1/O
                         net (fo=1, routed)           0.000     1.830    vb/rnd__0_i_1_n_0
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.879     2.044    vb/CLK
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__0/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.091     1.630    vb/rnd_reg__0
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vb/rnd_reg__0/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/targetCenterX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.736%)  route 0.163ns (46.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/rnd_reg__0/Q
                         net (fo=12, routed)          0.163     1.830    vb/PCOUT[1]
    SLICE_X87Y52         LUT3 (Prop_lut3_I1_O)        0.048     1.878 r  vb/targetCenterX[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    vb/targetCenterX0[2]
    SLICE_X87Y52         FDRE                                         r  vb/targetCenterX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.880     2.045    vb/CLK
    SLICE_X87Y52         FDRE                                         r  vb/targetCenterX_reg[2]/C
                         clock pessimism             -0.479     1.565    
    SLICE_X87Y52         FDRE (Hold_fdre_C_D)         0.107     1.672    vb/targetCenterX_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vb/rnd_reg__4/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/targetCenterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.236%)  route 0.151ns (44.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/rnd_reg__4/Q
                         net (fo=7, routed)           0.151     1.818    vb/PCOUT[6]
    SLICE_X86Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  vb/targetCenterX[9]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vb/targetCenterX[9]_i_1_n_0
    SLICE_X86Y50         FDRE                                         r  vb/targetCenterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.880     2.045    vb/CLK
    SLICE_X86Y50         FDRE                                         r  vb/targetCenterX_reg[9]/C
                         clock pessimism             -0.479     1.565    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.091     1.656    vb/targetCenterX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vb/rnd_reg__0/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/targetCenterX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.338%)  route 0.163ns (46.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/rnd_reg__0/Q
                         net (fo=12, routed)          0.163     1.830    vb/PCOUT[1]
    SLICE_X87Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  vb/targetCenterX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vb/targetCenterX[1]_i_1_n_0
    SLICE_X87Y52         FDRE                                         r  vb/targetCenterX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.880     2.045    vb/CLK
    SLICE_X87Y52         FDRE                                         r  vb/targetCenterX_reg[1]/C
                         clock pessimism             -0.479     1.565    
    SLICE_X87Y52         FDRE (Hold_fdre_C_D)         0.091     1.656    vb/targetCenterX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vb/rnd_reg__4/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/targetCenterX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.045%)  route 0.171ns (47.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/rnd_reg__4/Q
                         net (fo=7, routed)           0.171     1.839    vb/PCOUT[6]
    SLICE_X86Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.884 r  vb/targetCenterX[8]_i_1/O
                         net (fo=1, routed)           0.000     1.884    vb/targetCenterX0[8]
    SLICE_X86Y52         FDRE                                         r  vb/targetCenterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.880     2.045    vb/CLK
    SLICE_X86Y52         FDRE                                         r  vb/targetCenterX_reg[8]/C
                         clock pessimism             -0.479     1.565    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.092     1.657    vb/targetCenterX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vb/rnd_reg__0/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/rnd_reg__3/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.948%)  route 0.172ns (48.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/rnd_reg__0/Q
                         net (fo=12, routed)          0.172     1.839    vb/PCOUT[1]
    SLICE_X86Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.884 r  vb/rnd__3_i_1/O
                         net (fo=1, routed)           0.000     1.884    vb/rnd__3_i_1_n_0
    SLICE_X86Y51         FDRE                                         r  vb/rnd_reg__3/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.880     2.045    vb/CLK
    SLICE_X86Y51         FDRE                                         r  vb/rnd_reg__3/C
                         clock pessimism             -0.479     1.565    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.092     1.657    vb/rnd_reg__3
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vb/rnd_reg__4/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/targetCenterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.755%)  route 0.173ns (48.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.607     1.526    vb/CLK
    SLICE_X85Y51         FDRE                                         r  vb/rnd_reg__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vb/rnd_reg__4/Q
                         net (fo=7, routed)           0.173     1.841    vb/PCOUT[6]
    SLICE_X86Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.886 r  vb/targetCenterX[7]_i_1/O
                         net (fo=1, routed)           0.000     1.886    vb/targetCenterX0[7]
    SLICE_X86Y52         FDRE                                         r  vb/targetCenterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.880     2.045    vb/CLK
    SLICE_X86Y52         FDRE                                         r  vb/targetCenterX_reg[7]/C
                         clock pessimism             -0.479     1.565    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.092     1.657    vb/targetCenterX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vb/projectileTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    vb/CLK
    SLICE_X78Y54         FDRE                                         r  vb/projectileTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y54         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  vb/projectileTime_reg[2]/Q
                         net (fo=1, routed)           0.114     1.798    vb/projectileTime_reg_n_0_[2]
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  vb/projectileTime_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.908    vb/projectileTime_reg[0]_i_3_n_5
    SLICE_X78Y54         FDRE                                         r  vb/projectileTime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    vb/CLK
    SLICE_X78Y54         FDRE                                         r  vb/projectileTime_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X78Y54         FDRE (Hold_fdre_C_D)         0.134     1.653    vb/projectileTime_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vb/projectileTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vb/projectileTime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    vb/CLK
    SLICE_X78Y55         FDRE                                         r  vb/projectileTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y55         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  vb/projectileTime_reg[6]/Q
                         net (fo=1, routed)           0.114     1.798    vb/projectileTime_reg_n_0_[6]
    SLICE_X78Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  vb/projectileTime_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    vb/projectileTime_reg[4]_i_1_n_5
    SLICE_X78Y55         FDRE                                         r  vb/projectileTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    vb/CLK
    SLICE_X78Y55         FDRE                                         r  vb/projectileTime_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X78Y55         FDRE (Hold_fdre_C_D)         0.134     1.653    vb/projectileTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dc/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.524    dc/CLK
    SLICE_X85Y58         FDRE                                         r  dc/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDRE (Prop_fdre_C_Q)         0.141     1.665 f  dc/pulse_reg/Q
                         net (fo=2, routed)           0.168     1.834    dc/pulse
    SLICE_X85Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.879 r  dc/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.879    dc/p_0_in
    SLICE_X85Y58         FDRE                                         r  dc/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.877     2.042    dc/CLK
    SLICE_X85Y58         FDRE                                         r  dc/pulse_reg/C
                         clock pessimism             -0.517     1.524    
    SLICE_X85Y58         FDRE (Hold_fdre_C_D)         0.091     1.615    dc/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y69    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y71    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y71    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y72    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    DIV_CLK_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    DIV_CLK_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    DIV_CLK_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    DIV_CLK_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    DIV_CLK_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    DIV_CLK_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    DIV_CLK_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    DIV_CLK_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y70    DIV_CLK_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    DIV_CLK_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y71    DIV_CLK_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    dc/pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y62    vb/projectileTime_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y62    vb/projectileTime_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y62    vb/projectileTime_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y62    vb/projectileTime_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y63    vb/projectileTime_reg[36]/C



