Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:11:54 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 227 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 107 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.399        0.000                      0                 1947        0.149        0.000                      0                 1947        3.000        0.000                       0                   789  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.399        0.000                      0                 1947        0.149        0.000                      0                 1947        3.000        0.000                       0                   789  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.071ns (18.010%)  route 4.876ns (81.990%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm1/clk
    SLICE_X44Y49         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.859     2.288    fsm1/fsm1_out[19]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.412 r  fsm1/tmp_addr0[3]_INST_0_i_35/O
                         net (fo=2, routed)           0.819     3.232    fsm1/tmp_addr0[3]_INST_0_i_35_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.356 r  fsm1/tmp_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.322     3.678    fsm1/tmp_addr0[3]_INST_0_i_22_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.802 f  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=39, routed)          0.833     4.634    fsm0/out_tmp_reg__0_1
    SLICE_X39Y52         LUT5 (Prop_lut5_I3_O)        0.124     4.758 f  fsm0/out_tmp_reg_i_1__2/O
                         net (fo=185, routed)         1.326     6.084    fsm0/out_reg[0]_2
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.119     6.203 r  fsm0/out_tmp_reg_i_33__0/O
                         net (fo=2, routed)           0.717     6.920    mult1/out_tmp0_1[0]
    DSP48_X2Y17          DSP48E1                                      r  mult1/out_tmp_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y17          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.570     7.319    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.319    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.069ns (18.399%)  route 4.741ns (81.601%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm1/clk
    SLICE_X44Y49         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.859     2.288    fsm1/fsm1_out[19]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.412 r  fsm1/tmp_addr0[3]_INST_0_i_35/O
                         net (fo=2, routed)           0.819     3.232    fsm1/tmp_addr0[3]_INST_0_i_35_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.356 r  fsm1/tmp_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.322     3.678    fsm1/tmp_addr0[3]_INST_0_i_22_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.802 f  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=39, routed)          0.833     4.634    fsm0/out_tmp_reg__0_1
    SLICE_X39Y52         LUT5 (Prop_lut5_I3_O)        0.124     4.758 f  fsm0/out_tmp_reg_i_1__2/O
                         net (fo=185, routed)         1.347     6.105    fsm0/out_reg[0]_2
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.117     6.222 r  fsm0/out_tmp_reg_i_3/O
                         net (fo=1, routed)           0.561     6.783    mult1/out_tmp_reg_0[13]
    DSP48_X2Y17          DSP48E1                                      r  mult1/out_tmp_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y17          DSP48E1                                      r  mult1/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.674     7.215    mult1/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.076ns (18.138%)  route 4.856ns (81.862%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm1/clk
    SLICE_X44Y49         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.859     2.288    fsm1/fsm1_out[19]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.412 r  fsm1/tmp_addr0[3]_INST_0_i_35/O
                         net (fo=2, routed)           0.819     3.232    fsm1/tmp_addr0[3]_INST_0_i_35_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.356 r  fsm1/tmp_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.322     3.678    fsm1/tmp_addr0[3]_INST_0_i_22_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.802 f  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=39, routed)          0.833     4.634    fsm0/out_tmp_reg__0_1
    SLICE_X39Y52         LUT5 (Prop_lut5_I3_O)        0.124     4.758 f  fsm0/out_tmp_reg_i_1__2/O
                         net (fo=185, routed)         1.326     6.084    fsm0/out_reg[0]_2
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.208 r  fsm0/out_tmp_reg_i_23__0/O
                         net (fo=2, routed)           0.698     6.905    mult1/out_tmp0_1[10]
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.439    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 1.071ns (18.897%)  route 4.597ns (81.103%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm1/clk
    SLICE_X44Y49         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.859     2.288    fsm1/fsm1_out[19]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.412 r  fsm1/tmp_addr0[3]_INST_0_i_35/O
                         net (fo=2, routed)           0.819     3.232    fsm1/tmp_addr0[3]_INST_0_i_35_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.356 r  fsm1/tmp_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.322     3.678    fsm1/tmp_addr0[3]_INST_0_i_22_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.802 f  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=39, routed)          0.833     4.634    fsm0/out_tmp_reg__0_1
    SLICE_X39Y52         LUT5 (Prop_lut5_I3_O)        0.124     4.758 f  fsm0/out_tmp_reg_i_1__2/O
                         net (fo=185, routed)         1.326     6.084    fsm0/out_reg[0]_2
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.119     6.203 r  fsm0/out_tmp_reg_i_33__0/O
                         net (fo=2, routed)           0.438     6.641    mult1/out_tmp0_1[0]
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.658     7.231    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.138ns (19.321%)  route 4.752ns (80.679%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm8/clk
    SLICE_X46Y56         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm8/out_reg[1]/Q
                         net (fo=11, routed)          0.700     2.191    fsm8/fsm8_out[1]
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.124     2.315 f  fsm8/D_addr0[3]_INST_0_i_9/O
                         net (fo=14, routed)          0.793     3.108    fsm7/out_reg[0]_8
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.232 r  fsm7/D_addr0[3]_INST_0_i_6/O
                         net (fo=13, routed)          0.457     3.689    fsm6/done_reg_2
    SLICE_X56Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.813 r  fsm6/out[31]_i_5__0/O
                         net (fo=100, routed)         1.267     5.080    fsm3/out_reg[0]_1
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  fsm3/out[31]_i_4__0/O
                         net (fo=3, routed)           0.651     5.855    fsm3/out[31]_i_4__0_n_0
    SLICE_X82Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.884     6.863    fsm3/out[31]_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    fsm3/clk
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y55         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.138ns (19.321%)  route 4.752ns (80.679%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm8/clk
    SLICE_X46Y56         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm8/out_reg[1]/Q
                         net (fo=11, routed)          0.700     2.191    fsm8/fsm8_out[1]
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.124     2.315 f  fsm8/D_addr0[3]_INST_0_i_9/O
                         net (fo=14, routed)          0.793     3.108    fsm7/out_reg[0]_8
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.232 r  fsm7/D_addr0[3]_INST_0_i_6/O
                         net (fo=13, routed)          0.457     3.689    fsm6/done_reg_2
    SLICE_X56Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.813 r  fsm6/out[31]_i_5__0/O
                         net (fo=100, routed)         1.267     5.080    fsm3/out_reg[0]_1
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  fsm3/out[31]_i_4__0/O
                         net (fo=3, routed)           0.651     5.855    fsm3/out[31]_i_4__0_n_0
    SLICE_X82Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.884     6.863    fsm3/out[31]_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    fsm3/clk
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y55         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.138ns (19.321%)  route 4.752ns (80.679%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm8/clk
    SLICE_X46Y56         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm8/out_reg[1]/Q
                         net (fo=11, routed)          0.700     2.191    fsm8/fsm8_out[1]
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.124     2.315 f  fsm8/D_addr0[3]_INST_0_i_9/O
                         net (fo=14, routed)          0.793     3.108    fsm7/out_reg[0]_8
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.232 r  fsm7/D_addr0[3]_INST_0_i_6/O
                         net (fo=13, routed)          0.457     3.689    fsm6/done_reg_2
    SLICE_X56Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.813 r  fsm6/out[31]_i_5__0/O
                         net (fo=100, routed)         1.267     5.080    fsm3/out_reg[0]_1
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  fsm3/out[31]_i_4__0/O
                         net (fo=3, routed)           0.651     5.855    fsm3/out[31]_i_4__0_n_0
    SLICE_X82Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.884     6.863    fsm3/out[31]_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    fsm3/clk
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y55         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.138ns (19.321%)  route 4.752ns (80.679%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm8/clk
    SLICE_X46Y56         FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm8/out_reg[1]/Q
                         net (fo=11, routed)          0.700     2.191    fsm8/fsm8_out[1]
    SLICE_X47Y56         LUT4 (Prop_lut4_I1_O)        0.124     2.315 f  fsm8/D_addr0[3]_INST_0_i_9/O
                         net (fo=14, routed)          0.793     3.108    fsm7/out_reg[0]_8
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.124     3.232 r  fsm7/D_addr0[3]_INST_0_i_6/O
                         net (fo=13, routed)          0.457     3.689    fsm6/done_reg_2
    SLICE_X56Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.813 r  fsm6/out[31]_i_5__0/O
                         net (fo=100, routed)         1.267     5.080    fsm3/out_reg[0]_1
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.204 r  fsm3/out[31]_i_4__0/O
                         net (fo=3, routed)           0.651     5.855    fsm3/out[31]_i_4__0_n_0
    SLICE_X82Y58         LUT2 (Prop_lut2_I0_O)        0.124     5.979 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.884     6.863    fsm3/out[31]_i_1_n_0
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    fsm3/clk
    SLICE_X80Y55         FDRE                                         r  fsm3/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y55         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.069ns (18.890%)  route 4.590ns (81.110%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm1/clk
    SLICE_X44Y49         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.859     2.288    fsm1/fsm1_out[19]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.412 r  fsm1/tmp_addr0[3]_INST_0_i_35/O
                         net (fo=2, routed)           0.819     3.232    fsm1/tmp_addr0[3]_INST_0_i_35_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.356 r  fsm1/tmp_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.322     3.678    fsm1/tmp_addr0[3]_INST_0_i_22_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.802 f  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=39, routed)          0.833     4.634    fsm0/out_tmp_reg__0_1
    SLICE_X39Y52         LUT5 (Prop_lut5_I3_O)        0.124     4.758 f  fsm0/out_tmp_reg_i_1__2/O
                         net (fo=185, routed)         1.082     5.840    fsm0/out_reg[0]_2
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.117     5.957 r  fsm0/out_tmp_reg_i_21__0/O
                         net (fo=2, routed)           0.675     6.632    mult1/out_tmp0_1[12]
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y18          DSP48E1                                      r  mult1/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y18          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.657     7.232    mult1/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 fsm1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_tmp_reg__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.076ns (18.420%)  route 4.765ns (81.580%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.973     0.973    fsm1/clk
    SLICE_X44Y49         FDRE                                         r  fsm1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[19]/Q
                         net (fo=3, routed)           0.859     2.288    fsm1/fsm1_out[19]
    SLICE_X45Y49         LUT4 (Prop_lut4_I0_O)        0.124     2.412 r  fsm1/tmp_addr0[3]_INST_0_i_35/O
                         net (fo=2, routed)           0.819     3.232    fsm1/tmp_addr0[3]_INST_0_i_35_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.356 r  fsm1/tmp_addr0[3]_INST_0_i_22/O
                         net (fo=4, routed)           0.322     3.678    fsm1/tmp_addr0[3]_INST_0_i_22_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.802 f  fsm1/out_tmp_reg_i_35__0/O
                         net (fo=39, routed)          0.833     4.634    fsm0/out_tmp_reg__0_1
    SLICE_X39Y52         LUT5 (Prop_lut5_I3_O)        0.124     4.758 f  fsm0/out_tmp_reg_i_1__2/O
                         net (fo=185, routed)         1.327     6.086    fsm0/out_reg[0]_2
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.210 r  fsm0/out_tmp_reg__0_i_4__0/O
                         net (fo=1, routed)           0.605     6.814    mult1/B[11]
    DSP48_X2Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=792, unset)          0.924     7.924    mult1/clk
    DSP48_X2Y19          DSP48E1                                      r  mult1/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y19          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450     7.439    mult1/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mult0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    mult0/clk
    SLICE_X37Y51         FDRE                                         r  mult0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[0]/Q
                         net (fo=1, routed)           0.099     0.650    v0/Q[0]
    SLICE_X39Y50         FDRE                                         r  v0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    v0/clk
    SLICE_X39Y50         FDRE                                         r  v0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     0.502    v0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 v10/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    v10/clk
    SLICE_X67Y63         FDRE                                         r  v10/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v10/out_reg[17]/Q
                         net (fo=1, routed)           0.108     0.659    DWrite10/out_reg[17]_1
    SLICE_X66Y64         FDRE                                         r  DWrite10/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    DWrite10/clk
    SLICE_X66Y64         FDRE                                         r  DWrite10/out_reg[17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y64         FDRE (Hold_fdre_C_D)         0.076     0.508    DWrite10/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 v10/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    v10/clk
    SLICE_X67Y64         FDRE                                         r  v10/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  v10/out_reg[27]/Q
                         net (fo=1, routed)           0.059     0.597    DWrite10/out_reg[27]_1
    SLICE_X66Y64         FDRE                                         r  DWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    DWrite10/clk
    SLICE_X66Y64         FDRE                                         r  DWrite10/out_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y64         FDRE (Hold_fdre_C_D)         0.010     0.442    DWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 v10/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    v10/clk
    SLICE_X67Y63         FDRE                                         r  v10/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  v10/out_reg[31]/Q
                         net (fo=1, routed)           0.059     0.597    DWrite10/out_reg[31]_1
    SLICE_X66Y63         FDRE                                         r  DWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    DWrite10/clk
    SLICE_X66Y63         FDRE                                         r  DWrite10/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y63         FDRE (Hold_fdre_C_D)         0.010     0.442    DWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 v10/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    v10/clk
    SLICE_X67Y63         FDRE                                         r  v10/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  v10/out_reg[30]/Q
                         net (fo=1, routed)           0.059     0.597    DWrite10/out_reg[30]_1
    SLICE_X66Y63         FDRE                                         r  DWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    DWrite10/clk
    SLICE_X66Y63         FDRE                                         r  DWrite10/out_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y63         FDRE (Hold_fdre_C_D)         0.009     0.441    DWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.033%)  route 0.057ns (27.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y51         FDRE                                         r  mult0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.057     0.616    mult0/p_1_in[9]
    SLICE_X36Y51         FDRE                                         r  mult0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y51         FDRE                                         r  mult0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    mult2/clk
    SLICE_X39Y67         FDRE                                         r  mult2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[10]/Q
                         net (fo=1, routed)           0.113     0.664    DWrite00/Q[10]
    SLICE_X41Y67         FDRE                                         r  DWrite00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    DWrite00/clk
    SLICE_X41Y67         FDRE                                         r  DWrite00/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.070     0.502    DWrite00/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 v10/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    v10/clk
    SLICE_X64Y60         FDRE                                         r  v10/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v10/out_reg[7]/Q
                         net (fo=1, routed)           0.119     0.670    DWrite10/out_reg[7]_1
    SLICE_X64Y62         FDRE                                         r  DWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    DWrite10/clk
    SLICE_X64Y62         FDRE                                         r  DWrite10/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.076     0.508    DWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mult2/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            DWrite00/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    mult2/clk
    SLICE_X39Y68         FDRE                                         r  mult2/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[8]/Q
                         net (fo=1, routed)           0.114     0.665    DWrite00/Q[8]
    SLICE_X40Y67         FDRE                                         r  DWrite00/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    DWrite00/clk
    SLICE_X40Y67         FDRE                                         r  DWrite00/out_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y67         FDRE (Hold_fdre_C_D)         0.070     0.502    DWrite00/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.410     0.410    mult0/clk
    SLICE_X36Y52         FDRE                                         r  mult0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.059     0.617    mult0/p_1_in[10]
    SLICE_X36Y52         FDRE                                         r  mult0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=792, unset)          0.432     0.432    mult0/clk
    SLICE_X36Y52         FDRE                                         r  mult0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.022     0.454    mult0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y20   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y22   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y22   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y28   mult2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y24   mult3/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X37Y46  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y46  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y46  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y46  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y41  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y42  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y46  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y46  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y46  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y48  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y41  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y42  ARead00/out_reg[18]/C



