library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Display_azucar_tb is

end Display_azucar_tb;

architecture Behavioral of Display_azucar_tb is
  COMPONENT Display_azucar is 
    port(
          clk_azucar : in STD_LOGIC;                      
          up : in STD_LOGIC;                       
          down : in STD_LOGIC;                     
          clr: in STD_LOGIC;                       
          LOAD_N: in STD_LOGIC;                    
          q_out: out STD_LOGIC_VECTOR(5-1 downto 0)

);
end component;
SIGNAL clk_azucar_tb : STD_LOGIC:='0';
SIGNAL up_tb : STD_LOGIC:='0';
SIGNAL down_tb : STD_LOGIC:='0';
SIGNAL clr_tb: STD_LOGIC:='0';
SIGNAL LOAD_N_tb: STD_LOGIC:='0';
SIGNAL q_out_tb:STD_LOGIC_VECTOR(5-1 downto 0);
  begin
      Dis: Display_azucar port map(
      clk_azucar=>clk_azucar_tb,
      up=> up_tb,
      down=> down_tb, 
      clr=> clr_tb, 
      LOAD_N=> LOAD_N_tb, 
      q_out=> q_out_tb
      );


clk_azucar_tb<= not clk_azucar_tb after 10 ns;
LOAD_N_tb<= '1' after 15ns;
up_tb<= '1' after 30 ns, '0' after 35ns;
down_tb<= '1' after 45 ns;


end Behavioral;
