// Seed: 2785736973
module module_0 (
    input id_0,
    input logic id_1,
    input reg id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    input id_9,
    output id_10,
    output id_11,
    input logic id_12,
    input logic id_13
);
  always begin
    id_10 <= id_2;
  end
  assign id_10 = 1;
endmodule
