#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May 26 13:05:54 2025
# Process ID         : 17204
# Current directory  : C:/Users/Varada Govind/Documents/Coding/Verilog/AND_Gate
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3504 C:\Users\Varada Govind\Documents\Coding\Verilog\AND_Gate\AND_Gate.xpr
# Log file           : C:/Users/Varada Govind/Documents/Coding/Verilog/AND_Gate/vivado.log
# Journal file       : C:/Users/Varada Govind/Documents/Coding/Verilog/AND_Gate\vivado.jou
# Running On         : DESKTOP-0OABQQ7
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16366 MB
# Swap memory        : 3623 MB
# Total Virtual      : 19990 MB
# Available Virtual  : 4028 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Varada Govind/Documents/Coding/Verilog/AND_Gate/AND_Gate.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Varada Govind/Documents/Coding/Verilog/AND_Gate/AND_Gate.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 26 13:11:14 2025...
