module tb_alu4bit();

reg [3:0] A, B;
reg [2:0] opcode;
wire [3:0] result;

alu4bit uut (A, B, opcode, result);

initial begin
  A = 4'b0101; B = 4'b0011; opcode = 3'b000; #10; // ADD
  opcode = 3'b001; #10; // SUB
  opcode = 3'b010; #10; // AND
  opcode = 3'b011; #10; // OR
  opcode = 3'b100; #10; // XOR
  opcode = 3'b101; #10; // NOT
  opcode = 3'b110; #10; // LSHIFT
  opcode = 3'b111; #10; // RSHIFT
  $stop;
end

endmodule
