// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\test1\test1.v
// Created: 2023-10-04 10:53:23
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 1
// Target subsystem base rate: 1
// 
// 
// Clock Enable  Sample Time
// -- -------------------------------------------------------------
// ce_out        1
// -- -------------------------------------------------------------
// 
// 
// Output Signal                 Clock Enable  Sample Time
// -- -------------------------------------------------------------
// CNT_OUT                       ce_out        1
// -- -------------------------------------------------------------
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: test1
// Source Path: test1
// Hierarchy Level: 0
// Model version: 1.3
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module test1
          (clk,
           reset,
           clk_enable,
           ce_out,
           CNT_OUT);


  input   clk;
  input   reset;
  input   clk_enable;
  output  ce_out;
  output  [7:0] CNT_OUT;  // uint8


  wire [7:0] myCNT09_out1;  // uint8


  myCNT09 u_myCNT09 (.clk(clk),
                     .reset(reset),
                     .enb(clk_enable),
                     .CNT_OUT(myCNT09_out1)  // uint8
                     );

  assign CNT_OUT = myCNT09_out1;

  assign ce_out = clk_enable;

endmodule  // test1

