{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 15:49:38 2018 " "Info: Processing started: Wed Oct 24 15:49:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SD -c SD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SD -c SD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] Saida 11.117 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"Saida\" is 11.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns B\[1\] 1 PIN PIN_A5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A5; Fanout = 1; PIN Node = 'B\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "Igualdade4Bits.bdf" "" { Schematic "W:/public_html/Igualdade4Bits.bdf" { { 144 40 208 160 "B\[3..0\]" "" } { 152 256 272 216 "B\[0\]" "" } { 152 448 464 216 "B\[1\]" "" } { 152 640 656 216 "B\[2\]" "" } { 152 832 848 216 "B\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.582 ns) + CELL(0.357 ns) 5.806 ns Igualdade1Bit:inst2\|inst~0 2 COMB LCCOMB_X31_Y1_N0 1 " "Info: 2: + IC(4.582 ns) + CELL(0.357 ns) = 5.806 ns; Loc. = LCCOMB_X31_Y1_N0; Fanout = 1; COMB Node = 'Igualdade1Bit:inst2\|inst~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.939 ns" { B[1] Igualdade1Bit:inst2|inst~0 } "NODE_NAME" } } { "Igualdade1Bit.bdf" "" { Schematic "W:/public_html/Igualdade1Bit.bdf" { { 216 608 672 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.357 ns) 6.409 ns Igualdade1Bit:inst2\|inst 3 COMB LCCOMB_X31_Y1_N6 1 " "Info: 3: + IC(0.246 ns) + CELL(0.357 ns) = 6.409 ns; Loc. = LCCOMB_X31_Y1_N6; Fanout = 1; COMB Node = 'Igualdade1Bit:inst2\|inst'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.603 ns" { Igualdade1Bit:inst2|inst~0 Igualdade1Bit:inst2|inst } "NODE_NAME" } } { "Igualdade1Bit.bdf" "" { Schematic "W:/public_html/Igualdade1Bit.bdf" { { 216 608 672 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(2.124 ns) 11.117 ns Saida 4 PIN PIN_K17 0 " "Info: 4: + IC(2.584 ns) + CELL(2.124 ns) = 11.117 ns; Loc. = PIN_K17; Fanout = 0; PIN Node = 'Saida'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.708 ns" { Igualdade1Bit:inst2|inst Saida } "NODE_NAME" } } { "Igualdade4Bits.bdf" "" { Schematic "W:/public_html/Igualdade4Bits.bdf" { { 232 968 1144 248 "Saida" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 33.33 % ) " "Info: Total cell delay = 3.705 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.412 ns ( 66.67 % ) " "Info: Total interconnect delay = 7.412 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "11.117 ns" { B[1] Igualdade1Bit:inst2|inst~0 Igualdade1Bit:inst2|inst Saida } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "11.117 ns" { B[1] {} B[1]~combout {} Igualdade1Bit:inst2|inst~0 {} Igualdade1Bit:inst2|inst {} Saida {} } { 0.000ns 0.000ns 4.582ns 0.246ns 2.584ns } { 0.000ns 0.867ns 0.357ns 0.357ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 15:49:39 2018 " "Info: Processing ended: Wed Oct 24 15:49:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
