INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.srcs/sources_1/new/led_7doan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.srcs/sources_1/new/test_led7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_segment7_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAthi/Câu2/led7doan/led7 doan.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
