
Prova_pulita.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bdf4  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800c098  0800c098  0000d098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c534  0800c534  0000d534  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c53c  0800c53c  0000d53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c540  0800c540  0000d540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001d8  24000000  0800c544  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000328  240001d8  0800c71c  0000e1d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000500  0800c71c  0000e500  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018cd1  00000000  00000000  0000e206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002c93  00000000  00000000  00026ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000012b8  00000000  00000000  00029b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e95  00000000  00000000  0002ae28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003957b  00000000  00000000  0002bcbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000187b7  00000000  00000000  00065238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016b873  00000000  00000000  0007d9ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001e9262  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000062f8  00000000  00000000  001e92a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001ef5a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c07c 	.word	0x0800c07c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800c07c 	.word	0x0800c07c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	0a1b      	lsrs	r3, r3, #8
 8000bc6:	b29b      	uxth	r3, r3
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000bcc:	88fb      	ldrh	r3, [r7, #6]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000bd2:	f107 0308 	add.w	r3, r7, #8
 8000bd6:	2102      	movs	r1, #2
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ff63 	bl	8000aa4 <calculate_pec>
 8000bde:	4603      	mov	r3, r0
 8000be0:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000be2:	89fb      	ldrh	r3, [r7, #14]
 8000be4:	0a1b      	lsrs	r3, r3, #8
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000bec:	89fb      	ldrh	r3, [r7, #14]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	72fb      	strb	r3, [r7, #11]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bf8:	480b      	ldr	r0, [pc, #44]	@ (8000c28 <ltc6811_send_command+0x70>)
 8000bfa:	f001 fc61 	bl	80024c0 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_data, 4, HAL_MAX_DELAY);
 8000bfe:	f107 0108 	add.w	r1, r7, #8
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
 8000c06:	2204      	movs	r2, #4
 8000c08:	4808      	ldr	r0, [pc, #32]	@ (8000c2c <ltc6811_send_command+0x74>)
 8000c0a:	f004 fc25 	bl	8005458 <HAL_SPI_Transmit>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000c12:	2201      	movs	r2, #1
 8000c14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c18:	4803      	ldr	r0, [pc, #12]	@ (8000c28 <ltc6811_send_command+0x70>)
 8000c1a:	f001 fc51 	bl	80024c0 <HAL_GPIO_WritePin>

    return status;
 8000c1e:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	58020c00 	.word	0x58020c00
 8000c2c:	240001f4 	.word	0x240001f4

08000c30 <ltc6811_write_data>:

// Scrive dati all'LTC6811 (per comandi WRCFGA, WRPWM, etc.)
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c34:	b091      	sub	sp, #68	@ 0x44
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	4603      	mov	r3, r0
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	81fb      	strh	r3, [r7, #14]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	737b      	strb	r3, [r7, #13]
 8000c42:	466b      	mov	r3, sp
 8000c44:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c46:	89fb      	ldrh	r3, [r7, #14]
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c50:	89fb      	ldrh	r3, [r7, #14]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	2102      	movs	r1, #2
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff ff21 	bl	8000aa4 <calculate_pec>
 8000c62:	4603      	mov	r3, r0
 8000c64:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c66:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c70:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000c76:	7b7b      	ldrb	r3, [r7, #13]
 8000c78:	1c99      	adds	r1, r3, #2
 8000c7a:	1e4b      	subs	r3, r1, #1
 8000c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c7e:	460a      	mov	r2, r1
 8000c80:	2300      	movs	r3, #0
 8000c82:	603a      	str	r2, [r7, #0]
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	f04f 0200 	mov.w	r2, #0
 8000c8a:	f04f 0300 	mov.w	r3, #0
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	00c3      	lsls	r3, r0, #3
 8000c92:	6838      	ldr	r0, [r7, #0]
 8000c94:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000c98:	6838      	ldr	r0, [r7, #0]
 8000c9a:	00c2      	lsls	r2, r0, #3
 8000c9c:	460a      	mov	r2, r1
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	4692      	mov	sl, r2
 8000ca2:	469b      	mov	fp, r3
 8000ca4:	f04f 0200 	mov.w	r2, #0
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000cb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000cb8:	460b      	mov	r3, r1
 8000cba:	3307      	adds	r3, #7
 8000cbc:	08db      	lsrs	r3, r3, #3
 8000cbe:	00db      	lsls	r3, r3, #3
 8000cc0:	ebad 0d03 	sub.w	sp, sp, r3
 8000cc4:	466b      	mov	r3, sp
 8000cc6:	3300      	adds	r3, #0
 8000cc8:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000cca:	2300      	movs	r3, #0
 8000ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cce:	e00b      	b.n	8000ce8 <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000cd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	7819      	ldrb	r1, [r3, #0]
 8000cd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cdc:	4413      	add	r3, r2
 8000cde:	460a      	mov	r2, r1
 8000ce0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000ce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ce8:	7b7b      	ldrb	r3, [r7, #13]
 8000cea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000cec:	429a      	cmp	r2, r3
 8000cee:	dbef      	blt.n	8000cd0 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000cf0:	7b7b      	ldrb	r3, [r7, #13]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	68b8      	ldr	r0, [r7, #8]
 8000cf6:	f7ff fed5 	bl	8000aa4 <calculate_pec>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000cfe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29a      	uxth	r2, r3
 8000d04:	7b7b      	ldrb	r3, [r7, #13]
 8000d06:	b2d1      	uxtb	r1, r2
 8000d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d0a:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d0c:	7b7b      	ldrb	r3, [r7, #13]
 8000d0e:	3301      	adds	r3, #1
 8000d10:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d12:	b2d1      	uxtb	r1, r2
 8000d14:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d16:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d18:	7b7b      	ldrb	r3, [r7, #13]
 8000d1a:	1d99      	adds	r1, r3, #6
 8000d1c:	1e4b      	subs	r3, r1, #1
 8000d1e:	623b      	str	r3, [r7, #32]
 8000d20:	460a      	mov	r2, r1
 8000d22:	2300      	movs	r3, #0
 8000d24:	4690      	mov	r8, r2
 8000d26:	4699      	mov	r9, r3
 8000d28:	f04f 0200 	mov.w	r2, #0
 8000d2c:	f04f 0300 	mov.w	r3, #0
 8000d30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000d34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000d38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000d3c:	460a      	mov	r2, r1
 8000d3e:	2300      	movs	r3, #0
 8000d40:	4614      	mov	r4, r2
 8000d42:	461d      	mov	r5, r3
 8000d44:	f04f 0200 	mov.w	r2, #0
 8000d48:	f04f 0300 	mov.w	r3, #0
 8000d4c:	00eb      	lsls	r3, r5, #3
 8000d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000d52:	00e2      	lsls	r2, r4, #3
 8000d54:	460b      	mov	r3, r1
 8000d56:	3307      	adds	r3, #7
 8000d58:	08db      	lsrs	r3, r3, #3
 8000d5a:	00db      	lsls	r3, r3, #3
 8000d5c:	ebad 0d03 	sub.w	sp, sp, r3
 8000d60:	466b      	mov	r3, sp
 8000d62:	3300      	adds	r3, #0
 8000d64:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000d66:	2300      	movs	r3, #0
 8000d68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d6a:	e00c      	b.n	8000d86 <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000d6c:	f107 0214 	add.w	r2, r7, #20
 8000d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d72:	4413      	add	r3, r2
 8000d74:	7819      	ldrb	r1, [r3, #0]
 8000d76:	69fa      	ldr	r2, [r7, #28]
 8000d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d7a:	4413      	add	r3, r2
 8000d7c:	460a      	mov	r2, r1
 8000d7e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d82:	3301      	adds	r3, #1
 8000d84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d88:	2b03      	cmp	r3, #3
 8000d8a:	ddef      	ble.n	8000d6c <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000d90:	e00a      	b.n	8000da8 <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d94:	3304      	adds	r3, #4
 8000d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000d98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000d9a:	440a      	add	r2, r1
 8000d9c:	7811      	ldrb	r1, [r2, #0]
 8000d9e:	69fa      	ldr	r2, [r7, #28]
 8000da0:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000da4:	3301      	adds	r3, #1
 8000da6:	637b      	str	r3, [r7, #52]	@ 0x34
 8000da8:	7b7b      	ldrb	r3, [r7, #13]
 8000daa:	3301      	adds	r3, #1
 8000dac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000dae:	429a      	cmp	r2, r3
 8000db0:	ddef      	ble.n	8000d92 <ltc6811_write_data+0x162>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000db8:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <ltc6811_write_data+0x1c0>)
 8000dba:	f001 fb81 	bl	80024c0 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_send, data_len + 6, HAL_MAX_DELAY);
 8000dbe:	7b7b      	ldrb	r3, [r7, #13]
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	3306      	adds	r3, #6
 8000dc4:	b29a      	uxth	r2, r3
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dca:	69f9      	ldr	r1, [r7, #28]
 8000dcc:	4809      	ldr	r0, [pc, #36]	@ (8000df4 <ltc6811_write_data+0x1c4>)
 8000dce:	f004 fb43 	bl	8005458 <HAL_SPI_Transmit>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ddc:	4804      	ldr	r0, [pc, #16]	@ (8000df0 <ltc6811_write_data+0x1c0>)
 8000dde:	f001 fb6f 	bl	80024c0 <HAL_GPIO_WritePin>

    return status;
 8000de2:	7efb      	ldrb	r3, [r7, #27]
 8000de4:	46b5      	mov	sp, r6
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3744      	adds	r7, #68	@ 0x44
 8000dea:	46bd      	mov	sp, r7
 8000dec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000df0:	58020c00 	.word	0x58020c00
 8000df4:	240001f4 	.word	0x240001f4

08000df8 <ltc6811_read_data>:

// Legge dati dall'LTC6811 (per comandi RDCFGA, RDCVA, etc.)
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000df8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dfc:	b089      	sub	sp, #36	@ 0x24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	4603      	mov	r3, r0
 8000e02:	6039      	str	r1, [r7, #0]
 8000e04:	80fb      	strh	r3, [r7, #6]
 8000e06:	4613      	mov	r3, r2
 8000e08:	717b      	strb	r3, [r7, #5]
 8000e0a:	466b      	mov	r3, sp
 8000e0c:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	0a1b      	lsrs	r3, r3, #8
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e18:	88fb      	ldrh	r3, [r7, #6]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	2102      	movs	r1, #2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fe3d 	bl	8000aa4 <calculate_pec>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000e2e:	8b7b      	ldrh	r3, [r7, #26]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000e38:	8b7b      	ldrh	r3, [r7, #26]
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000e3e:	797b      	ldrb	r3, [r7, #5]
 8000e40:	1c99      	adds	r1, r3, #2
 8000e42:	1e4b      	subs	r3, r1, #1
 8000e44:	617b      	str	r3, [r7, #20]
 8000e46:	460a      	mov	r2, r1
 8000e48:	2300      	movs	r3, #0
 8000e4a:	4690      	mov	r8, r2
 8000e4c:	4699      	mov	r9, r3
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 0300 	mov.w	r3, #0
 8000e56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e62:	460a      	mov	r2, r1
 8000e64:	2300      	movs	r3, #0
 8000e66:	4614      	mov	r4, r2
 8000e68:	461d      	mov	r5, r3
 8000e6a:	f04f 0200 	mov.w	r2, #0
 8000e6e:	f04f 0300 	mov.w	r3, #0
 8000e72:	00eb      	lsls	r3, r5, #3
 8000e74:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e78:	00e2      	lsls	r2, r4, #3
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	3307      	adds	r3, #7
 8000e7e:	08db      	lsrs	r3, r3, #3
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	ebad 0d03 	sub.w	sp, sp, r3
 8000e86:	466b      	mov	r3, sp
 8000e88:	3300      	adds	r3, #0
 8000e8a:	613b      	str	r3, [r7, #16]


    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4829      	ldr	r0, [pc, #164]	@ (8000f38 <ltc6811_read_data+0x140>)
 8000e94:	f001 fb14 	bl	80024c0 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi3, tx_data, 4, 10);
 8000e98:	f107 0108 	add.w	r1, r7, #8
 8000e9c:	230a      	movs	r3, #10
 8000e9e:	2204      	movs	r2, #4
 8000ea0:	4826      	ldr	r0, [pc, #152]	@ (8000f3c <ltc6811_read_data+0x144>)
 8000ea2:	f004 fad9 	bl	8005458 <HAL_SPI_Transmit>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status = HAL_SPI_Receive(&hspi3, rx_buffer, data_len+2, HAL_MAX_DELAY);
 8000eaa:	797b      	ldrb	r3, [r7, #5]
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	3302      	adds	r3, #2
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000eb6:	6939      	ldr	r1, [r7, #16]
 8000eb8:	4820      	ldr	r0, [pc, #128]	@ (8000f3c <ltc6811_read_data+0x144>)
 8000eba:	f004 fcbb 	bl	8005834 <HAL_SPI_Receive>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ec8:	481b      	ldr	r0, [pc, #108]	@ (8000f38 <ltc6811_read_data+0x140>)
 8000eca:	f001 faf9 	bl	80024c0 <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000ece:	7bbb      	ldrb	r3, [r7, #14]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d12a      	bne.n	8000f2a <ltc6811_read_data+0x132>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61fb      	str	r3, [r7, #28]
 8000ed8:	e00a      	b.n	8000ef0 <ltc6811_read_data+0xf8>
            rx_data[i] = rx_buffer[i];
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	683a      	ldr	r2, [r7, #0]
 8000ede:	4413      	add	r3, r2
 8000ee0:	6939      	ldr	r1, [r7, #16]
 8000ee2:	69fa      	ldr	r2, [r7, #28]
 8000ee4:	440a      	add	r2, r1
 8000ee6:	7812      	ldrb	r2, [r2, #0]
 8000ee8:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	3301      	adds	r3, #1
 8000eee:	61fb      	str	r3, [r7, #28]
 8000ef0:	797b      	ldrb	r3, [r7, #5]
 8000ef2:	69fa      	ldr	r2, [r7, #28]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	dbf0      	blt.n	8000eda <ltc6811_read_data+0xe2>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000ef8:	797b      	ldrb	r3, [r7, #5]
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	5cd3      	ldrb	r3, [r2, r3]
 8000efe:	b21b      	sxth	r3, r3
 8000f00:	021b      	lsls	r3, r3, #8
 8000f02:	b21a      	sxth	r2, r3
 8000f04:	797b      	ldrb	r3, [r7, #5]
 8000f06:	3301      	adds	r3, #1
 8000f08:	6939      	ldr	r1, [r7, #16]
 8000f0a:	5ccb      	ldrb	r3, [r1, r3]
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f14:	89ba      	ldrh	r2, [r7, #12]
 8000f16:	797b      	ldrb	r3, [r7, #5]
 8000f18:	4619      	mov	r1, r3
 8000f1a:	6838      	ldr	r0, [r7, #0]
 8000f1c:	f7ff fe31 	bl	8000b82 <verify_pec>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <ltc6811_read_data+0x132>
            return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e000      	b.n	8000f2c <ltc6811_read_data+0x134>
        }
    }

    return status;
 8000f2a:	7bbb      	ldrb	r3, [r7, #14]
 8000f2c:	46b5      	mov	sp, r6
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3724      	adds	r7, #36	@ 0x24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f38:	58020c00 	.word	0x58020c00
 8000f3c:	240001f4 	.word	0x240001f4

08000f40 <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
    uint8_t config_data[6] = {0};
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	809a      	strh	r2, [r3, #4]

    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    config_data[0] = 0xFC; // 0b11111100 - tutti GPIO pull-down OFF
 8000f4e:	23fc      	movs	r3, #252	@ 0xfc
 8000f50:	713b      	strb	r3, [r7, #4]

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = 33000 / 16; // 33000mV / (16 * 0.1mV)
 8000f52:	f640 030e 	movw	r3, #2062	@ 0x80e
 8000f56:	81fb      	strh	r3, [r7, #14]
    config_data[1] = vuv & 0xFF;
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	717b      	strb	r3, [r7, #5]
    //config_data[2] = (vuv >> 8) & 0x0F;

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = 42000 / 16; // 42000mV / (16 * 0.1mV)
 8000f5e:	f640 2341 	movw	r3, #2625	@ 0xa41
 8000f62:	81bb      	strh	r3, [r7, #12]
    config_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 8000f64:	89bb      	ldrh	r3, [r7, #12]
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	b25a      	sxtb	r2, r3
 8000f6c:	89fb      	ldrh	r3, [r7, #14]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	b25b      	sxtb	r3, r3
 8000f74:	f003 030f 	and.w	r3, r3, #15
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b25b      	sxtb	r3, r3
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	71bb      	strb	r3, [r7, #6]
    config_data[3] = (vov >> 4) & 0xFF;
 8000f82:	89bb      	ldrh	r3, [r7, #12]
 8000f84:	091b      	lsrs	r3, r3, #4
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	71fb      	strb	r3, [r7, #7]

    // CFGR4-CFGR5: Discharge control disabilitato
    config_data[4] = 0x00;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	723b      	strb	r3, [r7, #8]
    config_data[5] = 0x00;
 8000f90:	2300      	movs	r3, #0
 8000f92:	727b      	strb	r3, [r7, #9]

    // Invia comando WRCFGA

    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2206      	movs	r2, #6
 8000f98:	4619      	mov	r1, r3
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f7ff fe48 	bl	8000c30 <ltc6811_write_data>
 8000fa0:	4603      	mov	r3, r0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages(float *voltages) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b094      	sub	sp, #80	@ 0x50
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
    // Avvia conversione ADC
    HAL_StatusTypeDef status = ltc6811_send_command(0x0360); // ADCV - tutte le celle, 7kHz
 8000fb4:	f44f 7058 	mov.w	r0, #864	@ 0x360
 8000fb8:	f7ff fdfe 	bl	8000bb8 <ltc6811_send_command>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8000fc2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d002      	beq.n	8000fd0 <ltc6811_read_cell_voltages+0x24>
 8000fca:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fce:	e08f      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Attendi fine conversione (290s)
    HAL_Delay(3); // 1ms per sicurezza
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f000 ff3d 	bl	8001e50 <HAL_Delay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[48]; // 12 celle  4 bytes (2 bytes dato + 2 bytes PEC per gruppo)

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(0x0004, &cell_data[0], 6);
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	2206      	movs	r2, #6
 8000fdc:	4619      	mov	r1, r3
 8000fde:	2004      	movs	r0, #4
 8000fe0:	f7ff ff0a 	bl	8000df8 <ltc6811_read_data>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8000fea:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d002      	beq.n	8000ff8 <ltc6811_read_cell_voltages+0x4c>
 8000ff2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000ff6:	e07b      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(0x0006, &cell_data[6], 6);
 8000ff8:	f107 0308 	add.w	r3, r7, #8
 8000ffc:	3306      	adds	r3, #6
 8000ffe:	2206      	movs	r2, #6
 8001000:	4619      	mov	r1, r3
 8001002:	2006      	movs	r0, #6
 8001004:	f7ff fef8 	bl	8000df8 <ltc6811_read_data>
 8001008:	4603      	mov	r3, r0
 800100a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 800100e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <ltc6811_read_cell_voltages+0x70>
 8001016:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800101a:	e069      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(0x0008, &cell_data[12], 6);
 800101c:	f107 0308 	add.w	r3, r7, #8
 8001020:	330c      	adds	r3, #12
 8001022:	2206      	movs	r2, #6
 8001024:	4619      	mov	r1, r3
 8001026:	2008      	movs	r0, #8
 8001028:	f7ff fee6 	bl	8000df8 <ltc6811_read_data>
 800102c:	4603      	mov	r3, r0
 800102e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001032:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001036:	2b00      	cmp	r3, #0
 8001038:	d002      	beq.n	8001040 <ltc6811_read_cell_voltages+0x94>
 800103a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800103e:	e057      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(0x000A, &cell_data[18], 6);
 8001040:	f107 0308 	add.w	r3, r7, #8
 8001044:	3312      	adds	r3, #18
 8001046:	2206      	movs	r2, #6
 8001048:	4619      	mov	r1, r3
 800104a:	200a      	movs	r0, #10
 800104c:	f7ff fed4 	bl	8000df8 <ltc6811_read_data>
 8001050:	4603      	mov	r3, r0
 8001052:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (status != HAL_OK) return status;
 8001056:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800105a:	2b00      	cmp	r3, #0
 800105c:	d002      	beq.n	8001064 <ltc6811_read_cell_voltages+0xb8>
 800105e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001062:	e045      	b.n	80010f0 <ltc6811_read_cell_voltages+0x144>

    // Decodifica tensioni
    for (int cell = 0; cell < 12; cell++) {
 8001064:	2300      	movs	r3, #0
 8001066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001068:	e03e      	b.n	80010e8 <ltc6811_read_cell_voltages+0x13c>
        int group_offset = (cell / 3) * 6;
 800106a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800106c:	4a22      	ldr	r2, [pc, #136]	@ (80010f8 <ltc6811_read_cell_voltages+0x14c>)
 800106e:	fb82 1203 	smull	r1, r2, r2, r3
 8001072:	17db      	asrs	r3, r3, #31
 8001074:	1ad2      	subs	r2, r2, r3
 8001076:	4613      	mov	r3, r2
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	4413      	add	r3, r2
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	647b      	str	r3, [r7, #68]	@ 0x44
        int cell_in_group = cell % 3;
 8001080:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001082:	4b1d      	ldr	r3, [pc, #116]	@ (80010f8 <ltc6811_read_cell_voltages+0x14c>)
 8001084:	fb83 3102 	smull	r3, r1, r3, r2
 8001088:	17d3      	asrs	r3, r2, #31
 800108a:	1ac9      	subs	r1, r1, r3
 800108c:	460b      	mov	r3, r1
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	440b      	add	r3, r1
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	643b      	str	r3, [r7, #64]	@ 0x40
        int byte_offset = group_offset + (cell_in_group * 2);
 8001096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800109c:	4413      	add	r3, r2
 800109e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 80010a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010a2:	3301      	adds	r3, #1
 80010a4:	3350      	adds	r3, #80	@ 0x50
 80010a6:	443b      	add	r3, r7
 80010a8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	b21a      	sxth	r2, r3
 80010b2:	f107 0108 	add.w	r1, r7, #8
 80010b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010b8:	440b      	add	r3, r1
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	877b      	strh	r3, [r7, #58]	@ 0x3a
        voltages[cell] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 80010c4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80010fc <ltc6811_read_cell_voltages+0x150>
 80010da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010de:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < 12; cell++) {
 80010e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010e4:	3301      	adds	r3, #1
 80010e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ea:	2b0b      	cmp	r3, #11
 80010ec:	ddbd      	ble.n	800106a <ltc6811_read_cell_voltages+0xbe>
    }

    return HAL_OK;
 80010ee:	2300      	movs	r3, #0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3750      	adds	r7, #80	@ 0x50
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	55555556 	.word	0x55555556
 80010fc:	38d1b717 	.word	0x38d1b717

08001100 <main>:
  * @retval int
  */
uint8_t timer_flag=0;

int main(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b0a6      	sub	sp, #152	@ 0x98
 8001104:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001106:	f000 fa5f 	bl	80015c8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800110a:	f000 fe45 	bl	8001d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800110e:	f000 f88d 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001112:	f000 f9f5 	bl	8001500 <MX_GPIO_Init>
  MX_SPI3_Init();
 8001116:	f000 f903 	bl	8001320 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 800111a:	f000 f9a5 	bl	8001468 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 800111e:	f000 f955 	bl	80013cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001122:	483d      	ldr	r0, [pc, #244]	@ (8001218 <main+0x118>)
 8001124:	f004 ff38 	bl	8005f98 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ltc6811_configure();
 8001128:	f7ff ff0a 	bl	8000f40 <ltc6811_configure>
  uint8_t config[6]={0};
 800112c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	809a      	strh	r2, [r3, #4]
  HAL_StatusTypeDef status1;	//verifichiamo se effettivamente stiamo scrivendo nel modo giusto
  status1 = ltc6811_read_data(0x0002, &config[0], 6);
 8001136:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800113a:	2206      	movs	r2, #6
 800113c:	4619      	mov	r1, r3
 800113e:	2002      	movs	r0, #2
 8001140:	f7ff fe5a 	bl	8000df8 <ltc6811_read_data>
 8001144:	4603      	mov	r3, r0
 8001146:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (int i = 0; i < 6; i++)
 800114a:	2300      	movs	r3, #0
 800114c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001150:	e01d      	b.n	800118e <main+0x8e>
  {
	  char buffer2[80];
           	// Converti float in stringa
      int length2 = sprintf(buffer2, "Il valore %d della configurazione: %x \n", i+1, config[i]);
 8001152:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001156:	1c59      	adds	r1, r3, #1
 8001158:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 800115c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001160:	4413      	add	r3, r2
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001168:	460a      	mov	r2, r1
 800116a:	492c      	ldr	r1, [pc, #176]	@ (800121c <main+0x11c>)
 800116c:	f007 fc06 	bl	800897c <siprintf>
 8001170:	67f8      	str	r0, [r7, #124]	@ 0x7c
         	// Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer2, length2, HAL_MAX_DELAY);
 8001172:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001174:	b29a      	uxth	r2, r3
 8001176:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800117a:	f04f 33ff 	mov.w	r3, #4294967295
 800117e:	4828      	ldr	r0, [pc, #160]	@ (8001220 <main+0x120>)
 8001180:	f005 fbe4 	bl	800694c <HAL_UART_Transmit>
  for (int i = 0; i < 6; i++)
 8001184:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001188:	3301      	adds	r3, #1
 800118a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800118e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001192:	2b05      	cmp	r3, #5
 8001194:	dddd      	ble.n	8001152 <main+0x52>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	   if(timer_flag==1)
 8001196:	4b23      	ldr	r3, [pc, #140]	@ (8001224 <main+0x124>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d1fb      	bne.n	8001196 <main+0x96>
	   {
	        float cell_voltages[12]={0};
 800119e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a2:	2230      	movs	r2, #48	@ 0x30
 80011a4:	2100      	movs	r1, #0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f007 fc4d 	bl	8008a46 <memset>
	        	if (ltc6811_read_cell_voltages(cell_voltages) == HAL_OK)
 80011ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fefb 	bl	8000fac <ltc6811_read_cell_voltages>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1ec      	bne.n	8001196 <main+0x96>
	        	{
	        		// Stampa risultati
	        		for (int i = 0; i < 12; i++)
 80011bc:	2300      	movs	r3, #0
 80011be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80011c2:	e023      	b.n	800120c <main+0x10c>
	        		{
	        			char buffer[32];
	        			// Converti float in stringa
	        			int length = sprintf(buffer, "Valore %d: %.2f\r\n",i+1, cell_voltages[i]);
 80011c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80011c8:	1c5a      	adds	r2, r3, #1
 80011ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	3390      	adds	r3, #144	@ 0x90
 80011d2:	443b      	add	r3, r7
 80011d4:	3b6c      	subs	r3, #108	@ 0x6c
 80011d6:	edd3 7a00 	vldr	s15, [r3]
 80011da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011de:	1d3b      	adds	r3, r7, #4
 80011e0:	ed8d 7b00 	vstr	d7, [sp]
 80011e4:	4910      	ldr	r1, [pc, #64]	@ (8001228 <main+0x128>)
 80011e6:	4618      	mov	r0, r3
 80011e8:	f007 fbc8 	bl	800897c <siprintf>
 80011ec:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
	        			// Invia via UART
	        			HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80011f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	1d39      	adds	r1, r7, #4
 80011f8:	f04f 33ff 	mov.w	r3, #4294967295
 80011fc:	4808      	ldr	r0, [pc, #32]	@ (8001220 <main+0x120>)
 80011fe:	f005 fba5 	bl	800694c <HAL_UART_Transmit>
	        		for (int i = 0; i < 12; i++)
 8001202:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001206:	3301      	adds	r3, #1
 8001208:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800120c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001210:	2b0b      	cmp	r3, #11
 8001212:	ddd7      	ble.n	80011c4 <main+0xc4>
	   if(timer_flag==1)
 8001214:	e7bf      	b.n	8001196 <main+0x96>
 8001216:	bf00      	nop
 8001218:	2400027c 	.word	0x2400027c
 800121c:	0800c098 	.word	0x0800c098
 8001220:	240002c8 	.word	0x240002c8
 8001224:	2400035c 	.word	0x2400035c
 8001228:	0800c0c0 	.word	0x0800c0c0

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b09c      	sub	sp, #112	@ 0x70
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001236:	224c      	movs	r2, #76	@ 0x4c
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f007 fc03 	bl	8008a46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	2220      	movs	r2, #32
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f007 fbfd 	bl	8008a46 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800124c:	2002      	movs	r0, #2
 800124e:	f001 f951 	bl	80024f4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]
 8001256:	4b30      	ldr	r3, [pc, #192]	@ (8001318 <SystemClock_Config+0xec>)
 8001258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800125a:	4a2f      	ldr	r2, [pc, #188]	@ (8001318 <SystemClock_Config+0xec>)
 800125c:	f023 0301 	bic.w	r3, r3, #1
 8001260:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001262:	4b2d      	ldr	r3, [pc, #180]	@ (8001318 <SystemClock_Config+0xec>)
 8001264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	603b      	str	r3, [r7, #0]
 800126c:	4b2b      	ldr	r3, [pc, #172]	@ (800131c <SystemClock_Config+0xf0>)
 800126e:	699b      	ldr	r3, [r3, #24]
 8001270:	4a2a      	ldr	r2, [pc, #168]	@ (800131c <SystemClock_Config+0xf0>)
 8001272:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001276:	6193      	str	r3, [r2, #24]
 8001278:	4b28      	ldr	r3, [pc, #160]	@ (800131c <SystemClock_Config+0xf0>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001280:	603b      	str	r3, [r7, #0]
 8001282:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001284:	bf00      	nop
 8001286:	4b25      	ldr	r3, [pc, #148]	@ (800131c <SystemClock_Config+0xf0>)
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800128e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001292:	d1f8      	bne.n	8001286 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001294:	2301      	movs	r3, #1
 8001296:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001298:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800129c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129e:	2302      	movs	r3, #2
 80012a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012a2:	2302      	movs	r3, #2
 80012a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80012a6:	2301      	movs	r3, #1
 80012a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80012aa:	2364      	movs	r3, #100	@ 0x64
 80012ac:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80012ae:	2302      	movs	r3, #2
 80012b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012b2:	2304      	movs	r3, #4
 80012b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012b6:	2302      	movs	r3, #2
 80012b8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80012ba:	230c      	movs	r3, #12
 80012bc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80012be:	2300      	movs	r3, #0
 80012c0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80012c2:	2300      	movs	r3, #0
 80012c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ca:	4618      	mov	r0, r3
 80012cc:	f001 f94c 	bl	8002568 <HAL_RCC_OscConfig>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <SystemClock_Config+0xae>
  {
    Error_Handler();
 80012d6:	f000 f9bf 	bl	8001658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012da:	233f      	movs	r3, #63	@ 0x3f
 80012dc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012de:	2303      	movs	r3, #3
 80012e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80012e6:	2308      	movs	r3, #8
 80012e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80012ea:	2340      	movs	r3, #64	@ 0x40
 80012ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012ee:	2340      	movs	r3, #64	@ 0x40
 80012f0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012f6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80012f8:	2340      	movs	r3, #64	@ 0x40
 80012fa:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	2102      	movs	r1, #2
 8001300:	4618      	mov	r0, r3
 8001302:	f001 fd8b 	bl	8002e1c <HAL_RCC_ClockConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800130c:	f000 f9a4 	bl	8001658 <Error_Handler>
  }
}
 8001310:	bf00      	nop
 8001312:	3770      	adds	r7, #112	@ 0x70
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	58000400 	.word	0x58000400
 800131c:	58024800 	.word	0x58024800

08001320 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001324:	4b27      	ldr	r3, [pc, #156]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001326:	4a28      	ldr	r2, [pc, #160]	@ (80013c8 <MX_SPI3_Init+0xa8>)
 8001328:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800132a:	4b26      	ldr	r3, [pc, #152]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800132c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001330:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001332:	4b24      	ldr	r3, [pc, #144]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001334:	2200      	movs	r2, #0
 8001336:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001338:	4b22      	ldr	r3, [pc, #136]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800133a:	2207      	movs	r2, #7
 800133c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800133e:	4b21      	ldr	r3, [pc, #132]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001340:	2200      	movs	r2, #0
 8001342:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001344:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001346:	2200      	movs	r2, #0
 8001348:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800134a:	4b1e      	ldr	r3, [pc, #120]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800134c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001350:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001352:	4b1c      	ldr	r3, [pc, #112]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001354:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001358:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800135a:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800135c:	2200      	movs	r2, #0
 800135e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001360:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001362:	2200      	movs	r2, #0
 8001364:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001366:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001368:	2200      	movs	r2, #0
 800136a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800136c:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800136e:	2200      	movs	r2, #0
 8001370:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001372:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001374:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001378:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800137a:	4b12      	ldr	r3, [pc, #72]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800137c:	2200      	movs	r2, #0
 800137e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001380:	4b10      	ldr	r3, [pc, #64]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001382:	2200      	movs	r2, #0
 8001384:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001386:	4b0f      	ldr	r3, [pc, #60]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001388:	2200      	movs	r2, #0
 800138a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800138c:	4b0d      	ldr	r3, [pc, #52]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800138e:	2200      	movs	r2, #0
 8001390:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001392:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 8001394:	2200      	movs	r2, #0
 8001396:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001398:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 800139a:	2200      	movs	r2, #0
 800139c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800139e:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80013a4:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80013aa:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80013b0:	4804      	ldr	r0, [pc, #16]	@ (80013c4 <MX_SPI3_Init+0xa4>)
 80013b2:	f003 ff2d 	bl	8005210 <HAL_SPI_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80013bc:	f000 f94c 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	240001f4 	.word	0x240001f4
 80013c8:	40003c00 	.word	0x40003c00

080013cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b088      	sub	sp, #32
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d2:	f107 0310 	add.w	r3, r7, #16
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001464 <MX_TIM2_Init+0x98>)
 80013ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1999;
 80013f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001464 <MX_TIM2_Init+0x98>)
 80013f4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80013f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001464 <MX_TIM2_Init+0x98>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001400:	4b18      	ldr	r3, [pc, #96]	@ (8001464 <MX_TIM2_Init+0x98>)
 8001402:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001406:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001408:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_TIM2_Init+0x98>)
 800140a:	2200      	movs	r2, #0
 800140c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <MX_TIM2_Init+0x98>)
 8001410:	2280      	movs	r2, #128	@ 0x80
 8001412:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001414:	4813      	ldr	r0, [pc, #76]	@ (8001464 <MX_TIM2_Init+0x98>)
 8001416:	f004 fd68 	bl	8005eea <HAL_TIM_Base_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001420:	f000 f91a 	bl	8001658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001424:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001428:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800142a:	f107 0310 	add.w	r3, r7, #16
 800142e:	4619      	mov	r1, r3
 8001430:	480c      	ldr	r0, [pc, #48]	@ (8001464 <MX_TIM2_Init+0x98>)
 8001432:	f004 ff31 	bl	8006298 <HAL_TIM_ConfigClockSource>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800143c:	f000 f90c 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	4619      	mov	r1, r3
 800144c:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_TIM2_Init+0x98>)
 800144e:	f005 f981 	bl	8006754 <HAL_TIMEx_MasterConfigSynchronization>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001458:	f000 f8fe 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800145c:	bf00      	nop
 800145e:	3720      	adds	r7, #32
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2400027c 	.word	0x2400027c

08001468 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800146c:	4b22      	ldr	r3, [pc, #136]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 800146e:	4a23      	ldr	r2, [pc, #140]	@ (80014fc <MX_USART3_UART_Init+0x94>)
 8001470:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001472:	4b21      	ldr	r3, [pc, #132]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 8001474:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001478:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800147a:	4b1f      	ldr	r3, [pc, #124]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001480:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 8001482:	2200      	movs	r2, #0
 8001484:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001486:	4b1c      	ldr	r3, [pc, #112]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800148c:	4b1a      	ldr	r3, [pc, #104]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 800148e:	220c      	movs	r2, #12
 8001490:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001492:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001498:	4b17      	ldr	r3, [pc, #92]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 800149a:	2200      	movs	r2, #0
 800149c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800149e:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014a4:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014aa:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014b0:	4811      	ldr	r0, [pc, #68]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 80014b2:	f005 f9fb 	bl	80068ac <HAL_UART_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80014bc:	f000 f8cc 	bl	8001658 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014c0:	2100      	movs	r1, #0
 80014c2:	480d      	ldr	r0, [pc, #52]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 80014c4:	f006 fa91 	bl	80079ea <HAL_UARTEx_SetTxFifoThreshold>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80014ce:	f000 f8c3 	bl	8001658 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014d2:	2100      	movs	r1, #0
 80014d4:	4808      	ldr	r0, [pc, #32]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 80014d6:	f006 fac6 	bl	8007a66 <HAL_UARTEx_SetRxFifoThreshold>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80014e0:	f000 f8ba 	bl	8001658 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80014e4:	4804      	ldr	r0, [pc, #16]	@ (80014f8 <MX_USART3_UART_Init+0x90>)
 80014e6:	f006 fa47 	bl	8007978 <HAL_UARTEx_DisableFifoMode>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80014f0:	f000 f8b2 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	240002c8 	.word	0x240002c8
 80014fc:	40004800 	.word	0x40004800

08001500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	@ 0x28
 8001504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001516:	4b2a      	ldr	r3, [pc, #168]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800151c:	4a28      	ldr	r2, [pc, #160]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 800151e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001522:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001526:	4b26      	ldr	r3, [pc, #152]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800152c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001534:	4b22      	ldr	r3, [pc, #136]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800153a:	4a21      	ldr	r2, [pc, #132]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001544:	4b1e      	ldr	r3, [pc, #120]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001552:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001554:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001558:	4a19      	ldr	r2, [pc, #100]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 800155a:	f043 0308 	orr.w	r3, r3, #8
 800155e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001562:	4b17      	ldr	r3, [pc, #92]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001568:	f003 0308 	and.w	r3, r3, #8
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001570:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001576:	4a12      	ldr	r2, [pc, #72]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001578:	f043 0304 	orr.w	r3, r3, #4
 800157c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001580:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <MX_GPIO_Init+0xc0>)
 8001582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800158e:	2201      	movs	r2, #1
 8001590:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001594:	480b      	ldr	r0, [pc, #44]	@ (80015c4 <MX_GPIO_Init+0xc4>)
 8001596:	f000 ff93 	bl	80024c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800159a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800159e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a0:	2301      	movs	r3, #1
 80015a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4619      	mov	r1, r3
 80015b2:	4804      	ldr	r0, [pc, #16]	@ (80015c4 <MX_GPIO_Init+0xc4>)
 80015b4:	f000 fdd4 	bl	8002160 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015b8:	bf00      	nop
 80015ba:	3728      	adds	r7, #40	@ 0x28
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	58024400 	.word	0x58024400
 80015c4:	58020c00 	.word	0x58020c00

080015c8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80015ce:	463b      	mov	r3, r7
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80015da:	f000 fd49 	bl	8002070 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80015de:	2301      	movs	r3, #1
 80015e0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80015ea:	231f      	movs	r3, #31
 80015ec:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80015ee:	2387      	movs	r3, #135	@ 0x87
 80015f0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80015f6:	2300      	movs	r3, #0
 80015f8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80015fa:	2301      	movs	r3, #1
 80015fc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80015fe:	2301      	movs	r3, #1
 8001600:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001606:	2300      	movs	r3, #0
 8001608:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800160a:	463b      	mov	r3, r7
 800160c:	4618      	mov	r0, r3
 800160e:	f000 fd67 	bl	80020e0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001612:	2004      	movs	r0, #4
 8001614:	f000 fd44 	bl	80020a0 <HAL_MPU_Enable>

}
 8001618:	bf00      	nop
 800161a:	3710      	adds	r7, #16
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}

08001620 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a08      	ldr	r2, [pc, #32]	@ (8001650 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d101      	bne.n	8001636 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001632:	f000 fbed 	bl	8001e10 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800163e:	d102      	bne.n	8001646 <HAL_TIM_PeriodElapsedCallback+0x26>
    {
      /* IL TUO CODICE PER TIM2 - ogni 100ms */
	  timer_flag=1;
 8001640:	4b04      	ldr	r3, [pc, #16]	@ (8001654 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001642:	2201      	movs	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]

    }

  /* USER CODE END Callback 1 */
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40010000 	.word	0x40010000
 8001654:	2400035c 	.word	0x2400035c

08001658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800165c:	b672      	cpsid	i
}
 800165e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <Error_Handler+0x8>

08001664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800166a:	4b0a      	ldr	r3, [pc, #40]	@ (8001694 <HAL_MspInit+0x30>)
 800166c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001670:	4a08      	ldr	r2, [pc, #32]	@ (8001694 <HAL_MspInit+0x30>)
 8001672:	f043 0302 	orr.w	r3, r3, #2
 8001676:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_MspInit+0x30>)
 800167c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001680:	f003 0302 	and.w	r3, r3, #2
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	58024400 	.word	0x58024400

08001698 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b0bc      	sub	sp, #240	@ 0xf0
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016b0:	f107 0318 	add.w	r3, r7, #24
 80016b4:	22c0      	movs	r2, #192	@ 0xc0
 80016b6:	2100      	movs	r1, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f007 f9c4 	bl	8008a46 <memset>
  if(hspi->Instance==SPI3)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a41      	ldr	r2, [pc, #260]	@ (80017c8 <HAL_SPI_MspInit+0x130>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d17b      	bne.n	80017c0 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80016c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016cc:	f04f 0300 	mov.w	r3, #0
 80016d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 80016d4:	2301      	movs	r3, #1
 80016d6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 80016d8:	2312      	movs	r3, #18
 80016da:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 15;
 80016dc:	230f      	movs	r3, #15
 80016de:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80016e0:	2302      	movs	r3, #2
 80016e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80016e4:	2302      	movs	r3, #2
 80016e6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80016e8:	23c0      	movs	r3, #192	@ 0xc0
 80016ea:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80016ec:	2320      	movs	r3, #32
 80016ee:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 80016f0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80016f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 80016f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fa:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016fc:	f107 0318 	add.w	r3, r7, #24
 8001700:	4618      	mov	r0, r3
 8001702:	f001 ff59 	bl	80035b8 <HAL_RCCEx_PeriphCLKConfig>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 800170c:	f7ff ffa4 	bl	8001658 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001710:	4b2e      	ldr	r3, [pc, #184]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 8001712:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001716:	4a2d      	ldr	r2, [pc, #180]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 8001718:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800171c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001720:	4b2a      	ldr	r3, [pc, #168]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 8001722:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001726:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800172a:	617b      	str	r3, [r7, #20]
 800172c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800172e:	4b27      	ldr	r3, [pc, #156]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 8001730:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001734:	4a25      	ldr	r2, [pc, #148]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 8001736:	f043 0302 	orr.w	r3, r3, #2
 800173a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800173e:	4b23      	ldr	r3, [pc, #140]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 8001740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001744:	f003 0302 	and.w	r3, r3, #2
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800174c:	4b1f      	ldr	r3, [pc, #124]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 800174e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001752:	4a1e      	ldr	r2, [pc, #120]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 8001754:	f043 0304 	orr.w	r3, r3, #4
 8001758:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800175c:	4b1b      	ldr	r3, [pc, #108]	@ (80017cc <HAL_SPI_MspInit+0x134>)
 800175e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800176a:	2304      	movs	r3, #4
 800176c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001770:	2302      	movs	r3, #2
 8001772:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177c:	2300      	movs	r3, #0
 800177e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001782:	2307      	movs	r3, #7
 8001784:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001788:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800178c:	4619      	mov	r1, r3
 800178e:	4810      	ldr	r0, [pc, #64]	@ (80017d0 <HAL_SPI_MspInit+0x138>)
 8001790:	f000 fce6 	bl	8002160 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001794:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001798:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179c:	2302      	movs	r3, #2
 800179e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017ae:	2306      	movs	r3, #6
 80017b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80017b8:	4619      	mov	r1, r3
 80017ba:	4806      	ldr	r0, [pc, #24]	@ (80017d4 <HAL_SPI_MspInit+0x13c>)
 80017bc:	f000 fcd0 	bl	8002160 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80017c0:	bf00      	nop
 80017c2:	37f0      	adds	r7, #240	@ 0xf0
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40003c00 	.word	0x40003c00
 80017cc:	58024400 	.word	0x58024400
 80017d0:	58020400 	.word	0x58020400
 80017d4:	58020800 	.word	0x58020800

080017d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017e8:	d116      	bne.n	8001818 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001820 <HAL_TIM_Base_MspInit+0x48>)
 80017ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001820 <HAL_TIM_Base_MspInit+0x48>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80017fa:	4b09      	ldr	r3, [pc, #36]	@ (8001820 <HAL_TIM_Base_MspInit+0x48>)
 80017fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001800:	f003 0301 	and.w	r3, r3, #1
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8001808:	2200      	movs	r2, #0
 800180a:	2103      	movs	r1, #3
 800180c:	201c      	movs	r0, #28
 800180e:	f000 fc07 	bl	8002020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001812:	201c      	movs	r0, #28
 8001814:	f000 fc1e 	bl	8002054 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001818:	bf00      	nop
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	58024400 	.word	0x58024400

08001824 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b0ba      	sub	sp, #232	@ 0xe8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]
 800183a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800183c:	f107 0310 	add.w	r3, r7, #16
 8001840:	22c0      	movs	r2, #192	@ 0xc0
 8001842:	2100      	movs	r1, #0
 8001844:	4618      	mov	r0, r3
 8001846:	f007 f8fe 	bl	8008a46 <memset>
  if(huart->Instance==USART3)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a27      	ldr	r2, [pc, #156]	@ (80018ec <HAL_UART_MspInit+0xc8>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d146      	bne.n	80018e2 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001854:	f04f 0202 	mov.w	r2, #2
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001860:	2300      	movs	r3, #0
 8001862:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	4618      	mov	r0, r3
 800186c:	f001 fea4 	bl	80035b8 <HAL_RCCEx_PeriphCLKConfig>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001876:	f7ff feef 	bl	8001658 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800187a:	4b1d      	ldr	r3, [pc, #116]	@ (80018f0 <HAL_UART_MspInit+0xcc>)
 800187c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001880:	4a1b      	ldr	r2, [pc, #108]	@ (80018f0 <HAL_UART_MspInit+0xcc>)
 8001882:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001886:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800188a:	4b19      	ldr	r3, [pc, #100]	@ (80018f0 <HAL_UART_MspInit+0xcc>)
 800188c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001890:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001898:	4b15      	ldr	r3, [pc, #84]	@ (80018f0 <HAL_UART_MspInit+0xcc>)
 800189a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800189e:	4a14      	ldr	r2, [pc, #80]	@ (80018f0 <HAL_UART_MspInit+0xcc>)
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <HAL_UART_MspInit+0xcc>)
 80018aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018d0:	2307      	movs	r3, #7
 80018d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018da:	4619      	mov	r1, r3
 80018dc:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <HAL_UART_MspInit+0xd0>)
 80018de:	f000 fc3f 	bl	8002160 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80018e2:	bf00      	nop
 80018e4:	37e8      	adds	r7, #232	@ 0xe8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40004800 	.word	0x40004800
 80018f0:	58024400 	.word	0x58024400
 80018f4:	58020400 	.word	0x58020400

080018f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b08e      	sub	sp, #56	@ 0x38
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2b0f      	cmp	r3, #15
 8001904:	d844      	bhi.n	8001990 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001906:	2200      	movs	r2, #0
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	2019      	movs	r0, #25
 800190c:	f000 fb88 	bl	8002020 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001910:	2019      	movs	r0, #25
 8001912:	f000 fb9f 	bl	8002054 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001916:	4a24      	ldr	r2, [pc, #144]	@ (80019a8 <HAL_InitTick+0xb0>)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800191c:	4b23      	ldr	r3, [pc, #140]	@ (80019ac <HAL_InitTick+0xb4>)
 800191e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001922:	4a22      	ldr	r2, [pc, #136]	@ (80019ac <HAL_InitTick+0xb4>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800192c:	4b1f      	ldr	r3, [pc, #124]	@ (80019ac <HAL_InitTick+0xb4>)
 800192e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	60bb      	str	r3, [r7, #8]
 8001938:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800193a:	f107 020c 	add.w	r2, r7, #12
 800193e:	f107 0310 	add.w	r3, r7, #16
 8001942:	4611      	mov	r1, r2
 8001944:	4618      	mov	r0, r3
 8001946:	f001 fdf5 	bl	8003534 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800194a:	f001 fddd 	bl	8003508 <HAL_RCC_GetPCLK2Freq>
 800194e:	4603      	mov	r3, r0
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001956:	4a16      	ldr	r2, [pc, #88]	@ (80019b0 <HAL_InitTick+0xb8>)
 8001958:	fba2 2303 	umull	r2, r3, r2, r3
 800195c:	0c9b      	lsrs	r3, r3, #18
 800195e:	3b01      	subs	r3, #1
 8001960:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001962:	4b14      	ldr	r3, [pc, #80]	@ (80019b4 <HAL_InitTick+0xbc>)
 8001964:	4a14      	ldr	r2, [pc, #80]	@ (80019b8 <HAL_InitTick+0xc0>)
 8001966:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <HAL_InitTick+0xbc>)
 800196a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800196e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001970:	4a10      	ldr	r2, [pc, #64]	@ (80019b4 <HAL_InitTick+0xbc>)
 8001972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001974:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001976:	4b0f      	ldr	r3, [pc, #60]	@ (80019b4 <HAL_InitTick+0xbc>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197c:	4b0d      	ldr	r3, [pc, #52]	@ (80019b4 <HAL_InitTick+0xbc>)
 800197e:	2200      	movs	r2, #0
 8001980:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001982:	480c      	ldr	r0, [pc, #48]	@ (80019b4 <HAL_InitTick+0xbc>)
 8001984:	f004 fab1 	bl	8005eea <HAL_TIM_Base_Init>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d107      	bne.n	800199e <HAL_InitTick+0xa6>
 800198e:	e001      	b.n	8001994 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e005      	b.n	80019a0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001994:	4807      	ldr	r0, [pc, #28]	@ (80019b4 <HAL_InitTick+0xbc>)
 8001996:	f004 faff 	bl	8005f98 <HAL_TIM_Base_Start_IT>
 800199a:	4603      	mov	r3, r0
 800199c:	e000      	b.n	80019a0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3738      	adds	r7, #56	@ 0x38
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	24000008 	.word	0x24000008
 80019ac:	58024400 	.word	0x58024400
 80019b0:	431bde83 	.word	0x431bde83
 80019b4:	24000360 	.word	0x24000360
 80019b8:	40010000 	.word	0x40010000

080019bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <NMI_Handler+0x4>

080019c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <HardFault_Handler+0x4>

080019cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <MemManage_Handler+0x4>

080019d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001a20:	4802      	ldr	r0, [pc, #8]	@ (8001a2c <TIM1_UP_IRQHandler+0x10>)
 8001a22:	f004 fb31 	bl	8006088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	24000360 	.word	0x24000360

08001a30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a34:	4802      	ldr	r0, [pc, #8]	@ (8001a40 <TIM2_IRQHandler+0x10>)
 8001a36:	f004 fb27 	bl	8006088 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2400027c 	.word	0x2400027c

08001a44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return 1;
 8001a48:	2301      	movs	r3, #1
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <_kill>:

int _kill(int pid, int sig)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a5e:	f007 f845 	bl	8008aec <__errno>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2216      	movs	r2, #22
 8001a66:	601a      	str	r2, [r3, #0]
  return -1;
 8001a68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3708      	adds	r7, #8
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <_exit>:

void _exit (int status)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f7ff ffe7 	bl	8001a54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a86:	bf00      	nop
 8001a88:	e7fd      	b.n	8001a86 <_exit+0x12>

08001a8a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b086      	sub	sp, #24
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	60b9      	str	r1, [r7, #8]
 8001a94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]
 8001a9a:	e00a      	b.n	8001ab2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a9c:	f3af 8000 	nop.w
 8001aa0:	4601      	mov	r1, r0
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	60ba      	str	r2, [r7, #8]
 8001aa8:	b2ca      	uxtb	r2, r1
 8001aaa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	617b      	str	r3, [r7, #20]
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	dbf0      	blt.n	8001a9c <_read+0x12>
  }

  return len;
 8001aba:	687b      	ldr	r3, [r7, #4]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3718      	adds	r7, #24
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	e009      	b.n	8001aea <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	1c5a      	adds	r2, r3, #1
 8001ada:	60ba      	str	r2, [r7, #8]
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	dbf1      	blt.n	8001ad6 <_write+0x12>
  }
  return len;
 8001af2:	687b      	ldr	r3, [r7, #4]
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <_close>:

int _close(int file)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b24:	605a      	str	r2, [r3, #4]
  return 0;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <_isatty>:

int _isatty(int file)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b3c:	2301      	movs	r3, #1
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b085      	sub	sp, #20
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b6c:	4a14      	ldr	r2, [pc, #80]	@ (8001bc0 <_sbrk+0x5c>)
 8001b6e:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <_sbrk+0x60>)
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b78:	4b13      	ldr	r3, [pc, #76]	@ (8001bc8 <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d102      	bne.n	8001b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b80:	4b11      	ldr	r3, [pc, #68]	@ (8001bc8 <_sbrk+0x64>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	@ (8001bcc <_sbrk+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b86:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d207      	bcs.n	8001ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b94:	f006 ffaa 	bl	8008aec <__errno>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	e009      	b.n	8001bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001baa:	4b07      	ldr	r3, [pc, #28]	@ (8001bc8 <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <_sbrk+0x64>)
 8001bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	24080000 	.word	0x24080000
 8001bc4:	00000400 	.word	0x00000400
 8001bc8:	240003ac 	.word	0x240003ac
 8001bcc:	24000500 	.word	0x24000500

08001bd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bd4:	4b43      	ldr	r3, [pc, #268]	@ (8001ce4 <SystemInit+0x114>)
 8001bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bda:	4a42      	ldr	r2, [pc, #264]	@ (8001ce4 <SystemInit+0x114>)
 8001bdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001be0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001be4:	4b40      	ldr	r3, [pc, #256]	@ (8001ce8 <SystemInit+0x118>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 030f 	and.w	r3, r3, #15
 8001bec:	2b06      	cmp	r3, #6
 8001bee:	d807      	bhi.n	8001c00 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001bf0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ce8 <SystemInit+0x118>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f023 030f 	bic.w	r3, r3, #15
 8001bf8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ce8 <SystemInit+0x118>)
 8001bfa:	f043 0307 	orr.w	r3, r3, #7
 8001bfe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001c00:	4b3a      	ldr	r3, [pc, #232]	@ (8001cec <SystemInit+0x11c>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a39      	ldr	r2, [pc, #228]	@ (8001cec <SystemInit+0x11c>)
 8001c06:	f043 0301 	orr.w	r3, r3, #1
 8001c0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001c0c:	4b37      	ldr	r3, [pc, #220]	@ (8001cec <SystemInit+0x11c>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001c12:	4b36      	ldr	r3, [pc, #216]	@ (8001cec <SystemInit+0x11c>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	4935      	ldr	r1, [pc, #212]	@ (8001cec <SystemInit+0x11c>)
 8001c18:	4b35      	ldr	r3, [pc, #212]	@ (8001cf0 <SystemInit+0x120>)
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001c1e:	4b32      	ldr	r3, [pc, #200]	@ (8001ce8 <SystemInit+0x118>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d007      	beq.n	8001c3a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <SystemInit+0x118>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f023 030f 	bic.w	r3, r3, #15
 8001c32:	4a2d      	ldr	r2, [pc, #180]	@ (8001ce8 <SystemInit+0x118>)
 8001c34:	f043 0307 	orr.w	r3, r3, #7
 8001c38:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001c3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001cec <SystemInit+0x11c>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001c40:	4b2a      	ldr	r3, [pc, #168]	@ (8001cec <SystemInit+0x11c>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001c46:	4b29      	ldr	r3, [pc, #164]	@ (8001cec <SystemInit+0x11c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001c4c:	4b27      	ldr	r3, [pc, #156]	@ (8001cec <SystemInit+0x11c>)
 8001c4e:	4a29      	ldr	r2, [pc, #164]	@ (8001cf4 <SystemInit+0x124>)
 8001c50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001c52:	4b26      	ldr	r3, [pc, #152]	@ (8001cec <SystemInit+0x11c>)
 8001c54:	4a28      	ldr	r2, [pc, #160]	@ (8001cf8 <SystemInit+0x128>)
 8001c56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001c58:	4b24      	ldr	r3, [pc, #144]	@ (8001cec <SystemInit+0x11c>)
 8001c5a:	4a28      	ldr	r2, [pc, #160]	@ (8001cfc <SystemInit+0x12c>)
 8001c5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001c5e:	4b23      	ldr	r3, [pc, #140]	@ (8001cec <SystemInit+0x11c>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001c64:	4b21      	ldr	r3, [pc, #132]	@ (8001cec <SystemInit+0x11c>)
 8001c66:	4a25      	ldr	r2, [pc, #148]	@ (8001cfc <SystemInit+0x12c>)
 8001c68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001c6a:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <SystemInit+0x11c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001c70:	4b1e      	ldr	r3, [pc, #120]	@ (8001cec <SystemInit+0x11c>)
 8001c72:	4a22      	ldr	r2, [pc, #136]	@ (8001cfc <SystemInit+0x12c>)
 8001c74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001c76:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <SystemInit+0x11c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <SystemInit+0x11c>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a1a      	ldr	r2, [pc, #104]	@ (8001cec <SystemInit+0x11c>)
 8001c82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001c88:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <SystemInit+0x11c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d00 <SystemInit+0x130>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	4b1c      	ldr	r3, [pc, #112]	@ (8001d04 <SystemInit+0x134>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c9a:	d202      	bcs.n	8001ca2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <SystemInit+0x138>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001ca2:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <SystemInit+0x11c>)
 8001ca4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ca8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d113      	bne.n	8001cd8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001cec <SystemInit+0x11c>)
 8001cb2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cb6:	4a0d      	ldr	r2, [pc, #52]	@ (8001cec <SystemInit+0x11c>)
 8001cb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cbc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001cc0:	4b12      	ldr	r3, [pc, #72]	@ (8001d0c <SystemInit+0x13c>)
 8001cc2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001cc6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001cc8:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <SystemInit+0x11c>)
 8001cca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cce:	4a07      	ldr	r2, [pc, #28]	@ (8001cec <SystemInit+0x11c>)
 8001cd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001cd4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	e000ed00 	.word	0xe000ed00
 8001ce8:	52002000 	.word	0x52002000
 8001cec:	58024400 	.word	0x58024400
 8001cf0:	eaf6ed7f 	.word	0xeaf6ed7f
 8001cf4:	02020200 	.word	0x02020200
 8001cf8:	01ff0000 	.word	0x01ff0000
 8001cfc:	01010280 	.word	0x01010280
 8001d00:	5c001000 	.word	0x5c001000
 8001d04:	ffff0000 	.word	0xffff0000
 8001d08:	51008108 	.word	0x51008108
 8001d0c:	52004000 	.word	0x52004000

08001d10 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <ExitRun0Mode+0x2c>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	4a08      	ldr	r2, [pc, #32]	@ (8001d3c <ExitRun0Mode+0x2c>)
 8001d1a:	f043 0302 	orr.w	r3, r3, #2
 8001d1e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001d20:	bf00      	nop
 8001d22:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <ExitRun0Mode+0x2c>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d0f9      	beq.n	8001d22 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001d2e:	bf00      	nop
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	58024800 	.word	0x58024800

08001d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001d40:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001d7c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001d44:	f7ff ffe4 	bl	8001d10 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d48:	f7ff ff42 	bl	8001bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d4c:	480c      	ldr	r0, [pc, #48]	@ (8001d80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d4e:	490d      	ldr	r1, [pc, #52]	@ (8001d84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d50:	4a0d      	ldr	r2, [pc, #52]	@ (8001d88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d54:	e002      	b.n	8001d5c <LoopCopyDataInit>

08001d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d5a:	3304      	adds	r3, #4

08001d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d60:	d3f9      	bcc.n	8001d56 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d64:	4c0a      	ldr	r4, [pc, #40]	@ (8001d90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d68:	e001      	b.n	8001d6e <LoopFillZerobss>

08001d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d6c:	3204      	adds	r2, #4

08001d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d70:	d3fb      	bcc.n	8001d6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d72:	f006 fec1 	bl	8008af8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d76:	f7ff f9c3 	bl	8001100 <main>
  bx  lr
 8001d7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d7c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001d80:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001d84:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001d88:	0800c544 	.word	0x0800c544
  ldr r2, =_sbss
 8001d8c:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001d90:	24000500 	.word	0x24000500

08001d94 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d94:	e7fe      	b.n	8001d94 <ADC3_IRQHandler>
	...

08001d98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d9e:	2003      	movs	r0, #3
 8001da0:	f000 f933 	bl	800200a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001da4:	f001 f9f0 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 8001da8:	4602      	mov	r2, r0
 8001daa:	4b15      	ldr	r3, [pc, #84]	@ (8001e00 <HAL_Init+0x68>)
 8001dac:	699b      	ldr	r3, [r3, #24]
 8001dae:	0a1b      	lsrs	r3, r3, #8
 8001db0:	f003 030f 	and.w	r3, r3, #15
 8001db4:	4913      	ldr	r1, [pc, #76]	@ (8001e04 <HAL_Init+0x6c>)
 8001db6:	5ccb      	ldrb	r3, [r1, r3]
 8001db8:	f003 031f 	and.w	r3, r3, #31
 8001dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001dc0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e00 <HAL_Init+0x68>)
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	4a0e      	ldr	r2, [pc, #56]	@ (8001e04 <HAL_Init+0x6c>)
 8001dcc:	5cd3      	ldrb	r3, [r2, r3]
 8001dce:	f003 031f 	and.w	r3, r3, #31
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001e08 <HAL_Init+0x70>)
 8001dda:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ddc:	4a0b      	ldr	r2, [pc, #44]	@ (8001e0c <HAL_Init+0x74>)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001de2:	200f      	movs	r0, #15
 8001de4:	f7ff fd88 	bl	80018f8 <HAL_InitTick>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e002      	b.n	8001df8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001df2:	f7ff fc37 	bl	8001664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	58024400 	.word	0x58024400
 8001e04:	0800c0d4 	.word	0x0800c0d4
 8001e08:	24000004 	.word	0x24000004
 8001e0c:	24000000 	.word	0x24000000

08001e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_IncTick+0x20>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_IncTick+0x24>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4413      	add	r3, r2
 8001e20:	4a04      	ldr	r2, [pc, #16]	@ (8001e34 <HAL_IncTick+0x24>)
 8001e22:	6013      	str	r3, [r2, #0]
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	2400000c 	.word	0x2400000c
 8001e34:	240003b0 	.word	0x240003b0

08001e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e3c:	4b03      	ldr	r3, [pc, #12]	@ (8001e4c <HAL_GetTick+0x14>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	240003b0 	.word	0x240003b0

08001e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e58:	f7ff ffee 	bl	8001e38 <HAL_GetTick>
 8001e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e68:	d005      	beq.n	8001e76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e94 <HAL_Delay+0x44>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4413      	add	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e76:	bf00      	nop
 8001e78:	f7ff ffde 	bl	8001e38 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d8f7      	bhi.n	8001e78 <HAL_Delay+0x28>
  {
  }
}
 8001e88:	bf00      	nop
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	2400000c 	.word	0x2400000c

08001e98 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001e9c:	4b03      	ldr	r3, [pc, #12]	@ (8001eac <HAL_GetREVID+0x14>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	0c1b      	lsrs	r3, r3, #16
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	5c001000 	.word	0x5c001000

08001eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x40>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ed8:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8001eda:	4313      	orrs	r3, r2
 8001edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ede:	4a04      	ldr	r2, [pc, #16]	@ (8001ef0 <__NVIC_SetPriorityGrouping+0x40>)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	60d3      	str	r3, [r2, #12]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00
 8001ef4:	05fa0000 	.word	0x05fa0000

08001ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001efc:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <__NVIC_GetPriorityGrouping+0x18>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	0a1b      	lsrs	r3, r3, #8
 8001f02:	f003 0307 	and.w	r3, r3, #7
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	db0b      	blt.n	8001f3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f26:	88fb      	ldrh	r3, [r7, #6]
 8001f28:	f003 021f 	and.w	r2, r3, #31
 8001f2c:	4907      	ldr	r1, [pc, #28]	@ (8001f4c <__NVIC_EnableIRQ+0x38>)
 8001f2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f32:	095b      	lsrs	r3, r3, #5
 8001f34:	2001      	movs	r0, #1
 8001f36:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	e000e100 	.word	0xe000e100

08001f50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	6039      	str	r1, [r7, #0]
 8001f5a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	db0a      	blt.n	8001f7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	490c      	ldr	r1, [pc, #48]	@ (8001f9c <__NVIC_SetPriority+0x4c>)
 8001f6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f6e:	0112      	lsls	r2, r2, #4
 8001f70:	b2d2      	uxtb	r2, r2
 8001f72:	440b      	add	r3, r1
 8001f74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f78:	e00a      	b.n	8001f90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	4908      	ldr	r1, [pc, #32]	@ (8001fa0 <__NVIC_SetPriority+0x50>)
 8001f80:	88fb      	ldrh	r3, [r7, #6]
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	3b04      	subs	r3, #4
 8001f88:	0112      	lsls	r2, r2, #4
 8001f8a:	b2d2      	uxtb	r2, r2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	761a      	strb	r2, [r3, #24]
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	e000e100 	.word	0xe000e100
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b089      	sub	sp, #36	@ 0x24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	f1c3 0307 	rsb	r3, r3, #7
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	bf28      	it	cs
 8001fc2:	2304      	movcs	r3, #4
 8001fc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	3304      	adds	r3, #4
 8001fca:	2b06      	cmp	r3, #6
 8001fcc:	d902      	bls.n	8001fd4 <NVIC_EncodePriority+0x30>
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	3b03      	subs	r3, #3
 8001fd2:	e000      	b.n	8001fd6 <NVIC_EncodePriority+0x32>
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	43da      	mvns	r2, r3
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	401a      	ands	r2, r3
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff6:	43d9      	mvns	r1, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ffc:	4313      	orrs	r3, r2
         );
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3724      	adds	r7, #36	@ 0x24
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200a:	b580      	push	{r7, lr}
 800200c:	b082      	sub	sp, #8
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f7ff ff4c 	bl	8001eb0 <__NVIC_SetPriorityGrouping>
}
 8002018:	bf00      	nop
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
 800202c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800202e:	f7ff ff63 	bl	8001ef8 <__NVIC_GetPriorityGrouping>
 8002032:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	68b9      	ldr	r1, [r7, #8]
 8002038:	6978      	ldr	r0, [r7, #20]
 800203a:	f7ff ffb3 	bl	8001fa4 <NVIC_EncodePriority>
 800203e:	4602      	mov	r2, r0
 8002040:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002044:	4611      	mov	r1, r2
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff ff82 	bl	8001f50 <__NVIC_SetPriority>
}
 800204c:	bf00      	nop
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800205e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff ff56 	bl	8001f14 <__NVIC_EnableIRQ>
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002074:	f3bf 8f5f 	dmb	sy
}
 8002078:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800207a:	4b07      	ldr	r3, [pc, #28]	@ (8002098 <HAL_MPU_Disable+0x28>)
 800207c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800207e:	4a06      	ldr	r2, [pc, #24]	@ (8002098 <HAL_MPU_Disable+0x28>)
 8002080:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002084:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002086:	4b05      	ldr	r3, [pc, #20]	@ (800209c <HAL_MPU_Disable+0x2c>)
 8002088:	2200      	movs	r2, #0
 800208a:	605a      	str	r2, [r3, #4]
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed00 	.word	0xe000ed00
 800209c:	e000ed90 	.word	0xe000ed90

080020a0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80020a8:	4a0b      	ldr	r2, [pc, #44]	@ (80020d8 <HAL_MPU_Enable+0x38>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f043 0301 	orr.w	r3, r3, #1
 80020b0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80020b2:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <HAL_MPU_Enable+0x3c>)
 80020b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b6:	4a09      	ldr	r2, [pc, #36]	@ (80020dc <HAL_MPU_Enable+0x3c>)
 80020b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020bc:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80020be:	f3bf 8f4f 	dsb	sy
}
 80020c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80020c4:	f3bf 8f6f 	isb	sy
}
 80020c8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80020ca:	bf00      	nop
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	e000ed90 	.word	0xe000ed90
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	785a      	ldrb	r2, [r3, #1]
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <HAL_MPU_ConfigRegion+0x7c>)
 80020ee:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80020f0:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <HAL_MPU_ConfigRegion+0x7c>)
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	4a19      	ldr	r2, [pc, #100]	@ (800215c <HAL_MPU_ConfigRegion+0x7c>)
 80020f6:	f023 0301 	bic.w	r3, r3, #1
 80020fa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80020fc:	4a17      	ldr	r2, [pc, #92]	@ (800215c <HAL_MPU_ConfigRegion+0x7c>)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	7b1b      	ldrb	r3, [r3, #12]
 8002108:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	7adb      	ldrb	r3, [r3, #11]
 800210e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002110:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	7a9b      	ldrb	r3, [r3, #10]
 8002116:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002118:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	7b5b      	ldrb	r3, [r3, #13]
 800211e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002120:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	7b9b      	ldrb	r3, [r3, #14]
 8002126:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002128:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	7bdb      	ldrb	r3, [r3, #15]
 800212e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002130:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	7a5b      	ldrb	r3, [r3, #9]
 8002136:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002138:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	7a1b      	ldrb	r3, [r3, #8]
 800213e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002140:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	7812      	ldrb	r2, [r2, #0]
 8002146:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002148:	4a04      	ldr	r2, [pc, #16]	@ (800215c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800214a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800214c:	6113      	str	r3, [r2, #16]
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000ed90 	.word	0xe000ed90

08002160 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002160:	b480      	push	{r7}
 8002162:	b089      	sub	sp, #36	@ 0x24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800216a:	2300      	movs	r3, #0
 800216c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800216e:	4b89      	ldr	r3, [pc, #548]	@ (8002394 <HAL_GPIO_Init+0x234>)
 8002170:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002172:	e194      	b.n	800249e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	2101      	movs	r1, #1
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	fa01 f303 	lsl.w	r3, r1, r3
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8186 	beq.w	8002498 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f003 0303 	and.w	r3, r3, #3
 8002194:	2b01      	cmp	r3, #1
 8002196:	d005      	beq.n	80021a4 <HAL_GPIO_Init+0x44>
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d130      	bne.n	8002206 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	2203      	movs	r2, #3
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	43db      	mvns	r3, r3
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	4013      	ands	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	68da      	ldr	r2, [r3, #12]
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021da:	2201      	movs	r2, #1
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	091b      	lsrs	r3, r3, #4
 80021f0:	f003 0201 	and.w	r2, r3, #1
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	2b03      	cmp	r3, #3
 8002210:	d017      	beq.n	8002242 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	2203      	movs	r2, #3
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f003 0303 	and.w	r3, r3, #3
 800224a:	2b02      	cmp	r3, #2
 800224c:	d123      	bne.n	8002296 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	08da      	lsrs	r2, r3, #3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	3208      	adds	r2, #8
 8002256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800225a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	220f      	movs	r2, #15
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43db      	mvns	r3, r3
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	4013      	ands	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	691a      	ldr	r2, [r3, #16]
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	f003 0307 	and.w	r3, r3, #7
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4313      	orrs	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	08da      	lsrs	r2, r3, #3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	3208      	adds	r2, #8
 8002290:	69b9      	ldr	r1, [r7, #24]
 8002292:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800229c:	69fb      	ldr	r3, [r7, #28]
 800229e:	005b      	lsls	r3, r3, #1
 80022a0:	2203      	movs	r2, #3
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43db      	mvns	r3, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4013      	ands	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f003 0203 	and.w	r2, r3, #3
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	69ba      	ldr	r2, [r7, #24]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	f000 80e0 	beq.w	8002498 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002398 <HAL_GPIO_Init+0x238>)
 80022da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022de:	4a2e      	ldr	r2, [pc, #184]	@ (8002398 <HAL_GPIO_Init+0x238>)
 80022e0:	f043 0302 	orr.w	r3, r3, #2
 80022e4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80022e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002398 <HAL_GPIO_Init+0x238>)
 80022ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022f6:	4a29      	ldr	r2, [pc, #164]	@ (800239c <HAL_GPIO_Init+0x23c>)
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	089b      	lsrs	r3, r3, #2
 80022fc:	3302      	adds	r3, #2
 80022fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002302:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	220f      	movs	r2, #15
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43db      	mvns	r3, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4013      	ands	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a20      	ldr	r2, [pc, #128]	@ (80023a0 <HAL_GPIO_Init+0x240>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d052      	beq.n	80023c8 <HAL_GPIO_Init+0x268>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a1f      	ldr	r2, [pc, #124]	@ (80023a4 <HAL_GPIO_Init+0x244>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d031      	beq.n	800238e <HAL_GPIO_Init+0x22e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a1e      	ldr	r2, [pc, #120]	@ (80023a8 <HAL_GPIO_Init+0x248>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d02b      	beq.n	800238a <HAL_GPIO_Init+0x22a>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a1d      	ldr	r2, [pc, #116]	@ (80023ac <HAL_GPIO_Init+0x24c>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d025      	beq.n	8002386 <HAL_GPIO_Init+0x226>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a1c      	ldr	r2, [pc, #112]	@ (80023b0 <HAL_GPIO_Init+0x250>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d01f      	beq.n	8002382 <HAL_GPIO_Init+0x222>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a1b      	ldr	r2, [pc, #108]	@ (80023b4 <HAL_GPIO_Init+0x254>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d019      	beq.n	800237e <HAL_GPIO_Init+0x21e>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a1a      	ldr	r2, [pc, #104]	@ (80023b8 <HAL_GPIO_Init+0x258>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d013      	beq.n	800237a <HAL_GPIO_Init+0x21a>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a19      	ldr	r2, [pc, #100]	@ (80023bc <HAL_GPIO_Init+0x25c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d00d      	beq.n	8002376 <HAL_GPIO_Init+0x216>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a18      	ldr	r2, [pc, #96]	@ (80023c0 <HAL_GPIO_Init+0x260>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d007      	beq.n	8002372 <HAL_GPIO_Init+0x212>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a17      	ldr	r2, [pc, #92]	@ (80023c4 <HAL_GPIO_Init+0x264>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d101      	bne.n	800236e <HAL_GPIO_Init+0x20e>
 800236a:	2309      	movs	r3, #9
 800236c:	e02d      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 800236e:	230a      	movs	r3, #10
 8002370:	e02b      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 8002372:	2308      	movs	r3, #8
 8002374:	e029      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 8002376:	2307      	movs	r3, #7
 8002378:	e027      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 800237a:	2306      	movs	r3, #6
 800237c:	e025      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 800237e:	2305      	movs	r3, #5
 8002380:	e023      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 8002382:	2304      	movs	r3, #4
 8002384:	e021      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 8002386:	2303      	movs	r3, #3
 8002388:	e01f      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 800238a:	2302      	movs	r3, #2
 800238c:	e01d      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 800238e:	2301      	movs	r3, #1
 8002390:	e01b      	b.n	80023ca <HAL_GPIO_Init+0x26a>
 8002392:	bf00      	nop
 8002394:	58000080 	.word	0x58000080
 8002398:	58024400 	.word	0x58024400
 800239c:	58000400 	.word	0x58000400
 80023a0:	58020000 	.word	0x58020000
 80023a4:	58020400 	.word	0x58020400
 80023a8:	58020800 	.word	0x58020800
 80023ac:	58020c00 	.word	0x58020c00
 80023b0:	58021000 	.word	0x58021000
 80023b4:	58021400 	.word	0x58021400
 80023b8:	58021800 	.word	0x58021800
 80023bc:	58021c00 	.word	0x58021c00
 80023c0:	58022000 	.word	0x58022000
 80023c4:	58022400 	.word	0x58022400
 80023c8:	2300      	movs	r3, #0
 80023ca:	69fa      	ldr	r2, [r7, #28]
 80023cc:	f002 0203 	and.w	r2, r2, #3
 80023d0:	0092      	lsls	r2, r2, #2
 80023d2:	4093      	lsls	r3, r2
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023da:	4938      	ldr	r1, [pc, #224]	@ (80024bc <HAL_GPIO_Init+0x35c>)
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	089b      	lsrs	r3, r3, #2
 80023e0:	3302      	adds	r3, #2
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	43db      	mvns	r3, r3
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	4013      	ands	r3, r2
 80023f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800240e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002416:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	43db      	mvns	r3, r3
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4013      	ands	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d003      	beq.n	800243c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4313      	orrs	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800243c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	43db      	mvns	r3, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4013      	ands	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	4313      	orrs	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	3301      	adds	r3, #1
 800249c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f47f ae63 	bne.w	8002174 <HAL_GPIO_Init+0x14>
  }
}
 80024ae:	bf00      	nop
 80024b0:	bf00      	nop
 80024b2:	3724      	adds	r7, #36	@ 0x24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr
 80024bc:	58000400 	.word	0x58000400

080024c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	460b      	mov	r3, r1
 80024ca:	807b      	strh	r3, [r7, #2]
 80024cc:	4613      	mov	r3, r2
 80024ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024d0:	787b      	ldrb	r3, [r7, #1]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024d6:	887a      	ldrh	r2, [r7, #2]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80024dc:	e003      	b.n	80024e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80024de:	887b      	ldrh	r3, [r7, #2]
 80024e0:	041a      	lsls	r2, r3, #16
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	619a      	str	r2, [r3, #24]
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
	...

080024f4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80024fc:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <HAL_PWREx_ConfigSupply+0x70>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f003 0304 	and.w	r3, r3, #4
 8002504:	2b04      	cmp	r3, #4
 8002506:	d00a      	beq.n	800251e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002508:	4b16      	ldr	r3, [pc, #88]	@ (8002564 <HAL_PWREx_ConfigSupply+0x70>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	429a      	cmp	r2, r3
 8002514:	d001      	beq.n	800251a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e01f      	b.n	800255a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800251a:	2300      	movs	r3, #0
 800251c:	e01d      	b.n	800255a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800251e:	4b11      	ldr	r3, [pc, #68]	@ (8002564 <HAL_PWREx_ConfigSupply+0x70>)
 8002520:	68db      	ldr	r3, [r3, #12]
 8002522:	f023 0207 	bic.w	r2, r3, #7
 8002526:	490f      	ldr	r1, [pc, #60]	@ (8002564 <HAL_PWREx_ConfigSupply+0x70>)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4313      	orrs	r3, r2
 800252c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800252e:	f7ff fc83 	bl	8001e38 <HAL_GetTick>
 8002532:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002534:	e009      	b.n	800254a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002536:	f7ff fc7f 	bl	8001e38 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002544:	d901      	bls.n	800254a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e007      	b.n	800255a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800254a:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <HAL_PWREx_ConfigSupply+0x70>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002552:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002556:	d1ee      	bne.n	8002536 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	58024800 	.word	0x58024800

08002568 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08c      	sub	sp, #48	@ 0x30
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d102      	bne.n	800257c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	f000 bc48 	b.w	8002e0c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0301 	and.w	r3, r3, #1
 8002584:	2b00      	cmp	r3, #0
 8002586:	f000 8088 	beq.w	800269a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800258a:	4b99      	ldr	r3, [pc, #612]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002592:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002594:	4b96      	ldr	r3, [pc, #600]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002598:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800259a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800259c:	2b10      	cmp	r3, #16
 800259e:	d007      	beq.n	80025b0 <HAL_RCC_OscConfig+0x48>
 80025a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025a2:	2b18      	cmp	r3, #24
 80025a4:	d111      	bne.n	80025ca <HAL_RCC_OscConfig+0x62>
 80025a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a8:	f003 0303 	and.w	r3, r3, #3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d10c      	bne.n	80025ca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b0:	4b8f      	ldr	r3, [pc, #572]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d06d      	beq.n	8002698 <HAL_RCC_OscConfig+0x130>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d169      	bne.n	8002698 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	f000 bc21 	b.w	8002e0c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025d2:	d106      	bne.n	80025e2 <HAL_RCC_OscConfig+0x7a>
 80025d4:	4b86      	ldr	r3, [pc, #536]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a85      	ldr	r2, [pc, #532]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80025da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025de:	6013      	str	r3, [r2, #0]
 80025e0:	e02e      	b.n	8002640 <HAL_RCC_OscConfig+0xd8>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10c      	bne.n	8002604 <HAL_RCC_OscConfig+0x9c>
 80025ea:	4b81      	ldr	r3, [pc, #516]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a80      	ldr	r2, [pc, #512]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80025f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	4b7e      	ldr	r3, [pc, #504]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a7d      	ldr	r2, [pc, #500]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80025fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	e01d      	b.n	8002640 <HAL_RCC_OscConfig+0xd8>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800260c:	d10c      	bne.n	8002628 <HAL_RCC_OscConfig+0xc0>
 800260e:	4b78      	ldr	r3, [pc, #480]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a77      	ldr	r2, [pc, #476]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002614:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	4b75      	ldr	r3, [pc, #468]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a74      	ldr	r2, [pc, #464]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002624:	6013      	str	r3, [r2, #0]
 8002626:	e00b      	b.n	8002640 <HAL_RCC_OscConfig+0xd8>
 8002628:	4b71      	ldr	r3, [pc, #452]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a70      	ldr	r2, [pc, #448]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800262e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	4b6e      	ldr	r3, [pc, #440]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a6d      	ldr	r2, [pc, #436]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800263a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800263e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d013      	beq.n	8002670 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002648:	f7ff fbf6 	bl	8001e38 <HAL_GetTick>
 800264c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800264e:	e008      	b.n	8002662 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002650:	f7ff fbf2 	bl	8001e38 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b64      	cmp	r3, #100	@ 0x64
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e3d4      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002662:	4b63      	ldr	r3, [pc, #396]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d0f0      	beq.n	8002650 <HAL_RCC_OscConfig+0xe8>
 800266e:	e014      	b.n	800269a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002670:	f7ff fbe2 	bl	8001e38 <HAL_GetTick>
 8002674:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002678:	f7ff fbde 	bl	8001e38 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	@ 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e3c0      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800268a:	4b59      	ldr	r3, [pc, #356]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f0      	bne.n	8002678 <HAL_RCC_OscConfig+0x110>
 8002696:	e000      	b.n	800269a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0302 	and.w	r3, r3, #2
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	f000 80ca 	beq.w	800283c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026a8:	4b51      	ldr	r3, [pc, #324]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026b0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026b2:	4b4f      	ldr	r3, [pc, #316]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80026b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80026b8:	6a3b      	ldr	r3, [r7, #32]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d007      	beq.n	80026ce <HAL_RCC_OscConfig+0x166>
 80026be:	6a3b      	ldr	r3, [r7, #32]
 80026c0:	2b18      	cmp	r3, #24
 80026c2:	d156      	bne.n	8002772 <HAL_RCC_OscConfig+0x20a>
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d151      	bne.n	8002772 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026ce:	4b48      	ldr	r3, [pc, #288]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0304 	and.w	r3, r3, #4
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d005      	beq.n	80026e6 <HAL_RCC_OscConfig+0x17e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e392      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80026e6:	4b42      	ldr	r3, [pc, #264]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 0219 	bic.w	r2, r3, #25
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	493f      	ldr	r1, [pc, #252]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f8:	f7ff fb9e 	bl	8001e38 <HAL_GetTick>
 80026fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002700:	f7ff fb9a 	bl	8001e38 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e37c      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002712:	4b37      	ldr	r3, [pc, #220]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0304 	and.w	r3, r3, #4
 800271a:	2b00      	cmp	r3, #0
 800271c:	d0f0      	beq.n	8002700 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800271e:	f7ff fbbb 	bl	8001e98 <HAL_GetREVID>
 8002722:	4603      	mov	r3, r0
 8002724:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002728:	4293      	cmp	r3, r2
 800272a:	d817      	bhi.n	800275c <HAL_RCC_OscConfig+0x1f4>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	2b40      	cmp	r3, #64	@ 0x40
 8002732:	d108      	bne.n	8002746 <HAL_RCC_OscConfig+0x1de>
 8002734:	4b2e      	ldr	r3, [pc, #184]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800273c:	4a2c      	ldr	r2, [pc, #176]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800273e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002742:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002744:	e07a      	b.n	800283c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002746:	4b2a      	ldr	r3, [pc, #168]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	031b      	lsls	r3, r3, #12
 8002754:	4926      	ldr	r1, [pc, #152]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002756:	4313      	orrs	r3, r2
 8002758:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800275a:	e06f      	b.n	800283c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800275c:	4b24      	ldr	r3, [pc, #144]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	691b      	ldr	r3, [r3, #16]
 8002768:	061b      	lsls	r3, r3, #24
 800276a:	4921      	ldr	r1, [pc, #132]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800276c:	4313      	orrs	r3, r2
 800276e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002770:	e064      	b.n	800283c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d047      	beq.n	800280a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800277a:	4b1d      	ldr	r3, [pc, #116]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f023 0219 	bic.w	r2, r3, #25
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	491a      	ldr	r1, [pc, #104]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 8002788:	4313      	orrs	r3, r2
 800278a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278c:	f7ff fb54 	bl	8001e38 <HAL_GetTick>
 8002790:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002794:	f7ff fb50 	bl	8001e38 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e332      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027a6:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b2:	f7ff fb71 	bl	8001e98 <HAL_GetREVID>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80027bc:	4293      	cmp	r3, r2
 80027be:	d819      	bhi.n	80027f4 <HAL_RCC_OscConfig+0x28c>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	2b40      	cmp	r3, #64	@ 0x40
 80027c6:	d108      	bne.n	80027da <HAL_RCC_OscConfig+0x272>
 80027c8:	4b09      	ldr	r3, [pc, #36]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80027d0:	4a07      	ldr	r2, [pc, #28]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80027d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027d6:	6053      	str	r3, [r2, #4]
 80027d8:	e030      	b.n	800283c <HAL_RCC_OscConfig+0x2d4>
 80027da:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	031b      	lsls	r3, r3, #12
 80027e8:	4901      	ldr	r1, [pc, #4]	@ (80027f0 <HAL_RCC_OscConfig+0x288>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	604b      	str	r3, [r1, #4]
 80027ee:	e025      	b.n	800283c <HAL_RCC_OscConfig+0x2d4>
 80027f0:	58024400 	.word	0x58024400
 80027f4:	4b9a      	ldr	r3, [pc, #616]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	061b      	lsls	r3, r3, #24
 8002802:	4997      	ldr	r1, [pc, #604]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002804:	4313      	orrs	r3, r2
 8002806:	604b      	str	r3, [r1, #4]
 8002808:	e018      	b.n	800283c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800280a:	4b95      	ldr	r3, [pc, #596]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a94      	ldr	r2, [pc, #592]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002810:	f023 0301 	bic.w	r3, r3, #1
 8002814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002816:	f7ff fb0f 	bl	8001e38 <HAL_GetTick>
 800281a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800281c:	e008      	b.n	8002830 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800281e:	f7ff fb0b 	bl	8001e38 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e2ed      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002830:	4b8b      	ldr	r3, [pc, #556]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1f0      	bne.n	800281e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0310 	and.w	r3, r3, #16
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 80a9 	beq.w	800299c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800284a:	4b85      	ldr	r3, [pc, #532]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002852:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002854:	4b82      	ldr	r3, [pc, #520]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002858:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	2b08      	cmp	r3, #8
 800285e:	d007      	beq.n	8002870 <HAL_RCC_OscConfig+0x308>
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2b18      	cmp	r3, #24
 8002864:	d13a      	bne.n	80028dc <HAL_RCC_OscConfig+0x374>
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	2b01      	cmp	r3, #1
 800286e:	d135      	bne.n	80028dc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002870:	4b7b      	ldr	r3, [pc, #492]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_RCC_OscConfig+0x320>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	2b80      	cmp	r3, #128	@ 0x80
 8002882:	d001      	beq.n	8002888 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e2c1      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002888:	f7ff fb06 	bl	8001e98 <HAL_GetREVID>
 800288c:	4603      	mov	r3, r0
 800288e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002892:	4293      	cmp	r3, r2
 8002894:	d817      	bhi.n	80028c6 <HAL_RCC_OscConfig+0x35e>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	2b20      	cmp	r3, #32
 800289c:	d108      	bne.n	80028b0 <HAL_RCC_OscConfig+0x348>
 800289e:	4b70      	ldr	r3, [pc, #448]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80028a6:	4a6e      	ldr	r2, [pc, #440]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80028ac:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028ae:	e075      	b.n	800299c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028b0:	4b6b      	ldr	r3, [pc, #428]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	069b      	lsls	r3, r3, #26
 80028be:	4968      	ldr	r1, [pc, #416]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028c4:	e06a      	b.n	800299c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028c6:	4b66      	ldr	r3, [pc, #408]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1b      	ldr	r3, [r3, #32]
 80028d2:	061b      	lsls	r3, r3, #24
 80028d4:	4962      	ldr	r1, [pc, #392]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028da:	e05f      	b.n	800299c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d042      	beq.n	800296a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80028e4:	4b5e      	ldr	r3, [pc, #376]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a5d      	ldr	r2, [pc, #372]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80028ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7ff faa2 	bl	8001e38 <HAL_GetTick>
 80028f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80028f8:	f7ff fa9e 	bl	8001e38 <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e280      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800290a:	4b55      	ldr	r3, [pc, #340]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002912:	2b00      	cmp	r3, #0
 8002914:	d0f0      	beq.n	80028f8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002916:	f7ff fabf 	bl	8001e98 <HAL_GetREVID>
 800291a:	4603      	mov	r3, r0
 800291c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002920:	4293      	cmp	r3, r2
 8002922:	d817      	bhi.n	8002954 <HAL_RCC_OscConfig+0x3ec>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	2b20      	cmp	r3, #32
 800292a:	d108      	bne.n	800293e <HAL_RCC_OscConfig+0x3d6>
 800292c:	4b4c      	ldr	r3, [pc, #304]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002934:	4a4a      	ldr	r2, [pc, #296]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002936:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800293a:	6053      	str	r3, [r2, #4]
 800293c:	e02e      	b.n	800299c <HAL_RCC_OscConfig+0x434>
 800293e:	4b48      	ldr	r3, [pc, #288]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6a1b      	ldr	r3, [r3, #32]
 800294a:	069b      	lsls	r3, r3, #26
 800294c:	4944      	ldr	r1, [pc, #272]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 800294e:	4313      	orrs	r3, r2
 8002950:	604b      	str	r3, [r1, #4]
 8002952:	e023      	b.n	800299c <HAL_RCC_OscConfig+0x434>
 8002954:	4b42      	ldr	r3, [pc, #264]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	061b      	lsls	r3, r3, #24
 8002962:	493f      	ldr	r1, [pc, #252]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002964:	4313      	orrs	r3, r2
 8002966:	60cb      	str	r3, [r1, #12]
 8002968:	e018      	b.n	800299c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800296a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a3c      	ldr	r2, [pc, #240]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002970:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002976:	f7ff fa5f 	bl	8001e38 <HAL_GetTick>
 800297a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800297e:	f7ff fa5b 	bl	8001e38 <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e23d      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002990:	4b33      	ldr	r3, [pc, #204]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002998:	2b00      	cmp	r3, #0
 800299a:	d1f0      	bne.n	800297e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0308 	and.w	r3, r3, #8
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d036      	beq.n	8002a16 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d019      	beq.n	80029e4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80029b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80029b6:	f043 0301 	orr.w	r3, r3, #1
 80029ba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029bc:	f7ff fa3c 	bl	8001e38 <HAL_GetTick>
 80029c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c4:	f7ff fa38 	bl	8001e38 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e21a      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029d6:	4b22      	ldr	r3, [pc, #136]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80029d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCC_OscConfig+0x45c>
 80029e2:	e018      	b.n	8002a16 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80029e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 80029ea:	f023 0301 	bic.w	r3, r3, #1
 80029ee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f0:	f7ff fa22 	bl	8001e38 <HAL_GetTick>
 80029f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029f8:	f7ff fa1e 	bl	8001e38 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e200      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a0a:	4b15      	ldr	r3, [pc, #84]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002a0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f0      	bne.n	80029f8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0320 	and.w	r3, r3, #32
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d039      	beq.n	8002a96 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	699b      	ldr	r3, [r3, #24]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d01c      	beq.n	8002a64 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a0c      	ldr	r2, [pc, #48]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002a30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a34:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a36:	f7ff f9ff 	bl	8001e38 <HAL_GetTick>
 8002a3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a3e:	f7ff f9fb 	bl	8001e38 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e1dd      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a50:	4b03      	ldr	r3, [pc, #12]	@ (8002a60 <HAL_RCC_OscConfig+0x4f8>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0f0      	beq.n	8002a3e <HAL_RCC_OscConfig+0x4d6>
 8002a5c:	e01b      	b.n	8002a96 <HAL_RCC_OscConfig+0x52e>
 8002a5e:	bf00      	nop
 8002a60:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a64:	4b9b      	ldr	r3, [pc, #620]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a9a      	ldr	r2, [pc, #616]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002a6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002a6e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a70:	f7ff f9e2 	bl	8001e38 <HAL_GetTick>
 8002a74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a78:	f7ff f9de 	bl	8001e38 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e1c0      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002a8a:	4b92      	ldr	r3, [pc, #584]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1f0      	bne.n	8002a78 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f000 8081 	beq.w	8002ba6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002aa4:	4b8c      	ldr	r3, [pc, #560]	@ (8002cd8 <HAL_RCC_OscConfig+0x770>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a8b      	ldr	r2, [pc, #556]	@ (8002cd8 <HAL_RCC_OscConfig+0x770>)
 8002aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ab0:	f7ff f9c2 	bl	8001e38 <HAL_GetTick>
 8002ab4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ab6:	e008      	b.n	8002aca <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab8:	f7ff f9be 	bl	8001e38 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	2b64      	cmp	r3, #100	@ 0x64
 8002ac4:	d901      	bls.n	8002aca <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e1a0      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002aca:	4b83      	ldr	r3, [pc, #524]	@ (8002cd8 <HAL_RCC_OscConfig+0x770>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d0f0      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d106      	bne.n	8002aec <HAL_RCC_OscConfig+0x584>
 8002ade:	4b7d      	ldr	r3, [pc, #500]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae2:	4a7c      	ldr	r2, [pc, #496]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002ae4:	f043 0301 	orr.w	r3, r3, #1
 8002ae8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aea:	e02d      	b.n	8002b48 <HAL_RCC_OscConfig+0x5e0>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10c      	bne.n	8002b0e <HAL_RCC_OscConfig+0x5a6>
 8002af4:	4b77      	ldr	r3, [pc, #476]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af8:	4a76      	ldr	r2, [pc, #472]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002afa:	f023 0301 	bic.w	r3, r3, #1
 8002afe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b00:	4b74      	ldr	r3, [pc, #464]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b04:	4a73      	ldr	r2, [pc, #460]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b06:	f023 0304 	bic.w	r3, r3, #4
 8002b0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b0c:	e01c      	b.n	8002b48 <HAL_RCC_OscConfig+0x5e0>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b05      	cmp	r3, #5
 8002b14:	d10c      	bne.n	8002b30 <HAL_RCC_OscConfig+0x5c8>
 8002b16:	4b6f      	ldr	r3, [pc, #444]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1a:	4a6e      	ldr	r2, [pc, #440]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b1c:	f043 0304 	orr.w	r3, r3, #4
 8002b20:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b22:	4b6c      	ldr	r3, [pc, #432]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b26:	4a6b      	ldr	r2, [pc, #428]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b28:	f043 0301 	orr.w	r3, r3, #1
 8002b2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b2e:	e00b      	b.n	8002b48 <HAL_RCC_OscConfig+0x5e0>
 8002b30:	4b68      	ldr	r3, [pc, #416]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b34:	4a67      	ldr	r2, [pc, #412]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b36:	f023 0301 	bic.w	r3, r3, #1
 8002b3a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b3c:	4b65      	ldr	r3, [pc, #404]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b40:	4a64      	ldr	r2, [pc, #400]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b42:	f023 0304 	bic.w	r3, r3, #4
 8002b46:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d015      	beq.n	8002b7c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b50:	f7ff f972 	bl	8001e38 <HAL_GetTick>
 8002b54:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b56:	e00a      	b.n	8002b6e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b58:	f7ff f96e 	bl	8001e38 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e14e      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b6e:	4b59      	ldr	r3, [pc, #356]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d0ee      	beq.n	8002b58 <HAL_RCC_OscConfig+0x5f0>
 8002b7a:	e014      	b.n	8002ba6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7c:	f7ff f95c 	bl	8001e38 <HAL_GetTick>
 8002b80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b82:	e00a      	b.n	8002b9a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b84:	f7ff f958 	bl	8001e38 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e138      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b9a:	4b4e      	ldr	r3, [pc, #312]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1ee      	bne.n	8002b84 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f000 812d 	beq.w	8002e0a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002bb0:	4b48      	ldr	r3, [pc, #288]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bb8:	2b18      	cmp	r3, #24
 8002bba:	f000 80bd 	beq.w	8002d38 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	f040 809e 	bne.w	8002d04 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc8:	4b42      	ldr	r3, [pc, #264]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a41      	ldr	r2, [pc, #260]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002bce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd4:	f7ff f930 	bl	8001e38 <HAL_GetTick>
 8002bd8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bda:	e008      	b.n	8002bee <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bdc:	f7ff f92c 	bl	8001e38 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d901      	bls.n	8002bee <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e10e      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bee:	4b39      	ldr	r3, [pc, #228]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bfa:	4b36      	ldr	r3, [pc, #216]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002bfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002bfe:	4b37      	ldr	r3, [pc, #220]	@ (8002cdc <HAL_RCC_OscConfig+0x774>)
 8002c00:	4013      	ands	r3, r2
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c0a:	0112      	lsls	r2, r2, #4
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	4931      	ldr	r1, [pc, #196]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c10:	4313      	orrs	r3, r2
 8002c12:	628b      	str	r3, [r1, #40]	@ 0x28
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c18:	3b01      	subs	r3, #1
 8002c1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c22:	3b01      	subs	r3, #1
 8002c24:	025b      	lsls	r3, r3, #9
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	431a      	orrs	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	041b      	lsls	r3, r3, #16
 8002c32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	061b      	lsls	r3, r3, #24
 8002c40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002c44:	4923      	ldr	r1, [pc, #140]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002c4a:	4b22      	ldr	r3, [pc, #136]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4e:	4a21      	ldr	r2, [pc, #132]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c50:	f023 0301 	bic.w	r3, r3, #1
 8002c54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c56:	4b1f      	ldr	r3, [pc, #124]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c5a:	4b21      	ldr	r3, [pc, #132]	@ (8002ce0 <HAL_RCC_OscConfig+0x778>)
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c62:	00d2      	lsls	r2, r2, #3
 8002c64:	491b      	ldr	r1, [pc, #108]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c6e:	f023 020c 	bic.w	r2, r3, #12
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	4917      	ldr	r1, [pc, #92]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002c7c:	4b15      	ldr	r3, [pc, #84]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c80:	f023 0202 	bic.w	r2, r3, #2
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c88:	4912      	ldr	r1, [pc, #72]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002c8e:	4b11      	ldr	r3, [pc, #68]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c92:	4a10      	ldr	r2, [pc, #64]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9e:	4a0d      	ldr	r2, [pc, #52]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002ca0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002caa:	4a0a      	ldr	r2, [pc, #40]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002cac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002cb2:	4b08      	ldr	r3, [pc, #32]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb6:	4a07      	ldr	r2, [pc, #28]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cbe:	4b05      	ldr	r3, [pc, #20]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a04      	ldr	r2, [pc, #16]	@ (8002cd4 <HAL_RCC_OscConfig+0x76c>)
 8002cc4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cca:	f7ff f8b5 	bl	8001e38 <HAL_GetTick>
 8002cce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cd0:	e011      	b.n	8002cf6 <HAL_RCC_OscConfig+0x78e>
 8002cd2:	bf00      	nop
 8002cd4:	58024400 	.word	0x58024400
 8002cd8:	58024800 	.word	0x58024800
 8002cdc:	fffffc0c 	.word	0xfffffc0c
 8002ce0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce4:	f7ff f8a8 	bl	8001e38 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e08a      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002cf6:	4b47      	ldr	r3, [pc, #284]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x77c>
 8002d02:	e082      	b.n	8002e0a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d04:	4b43      	ldr	r3, [pc, #268]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a42      	ldr	r2, [pc, #264]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d10:	f7ff f892 	bl	8001e38 <HAL_GetTick>
 8002d14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d18:	f7ff f88e 	bl	8001e38 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e070      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d2a:	4b3a      	ldr	r3, [pc, #232]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1f0      	bne.n	8002d18 <HAL_RCC_OscConfig+0x7b0>
 8002d36:	e068      	b.n	8002e0a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d38:	4b36      	ldr	r3, [pc, #216]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d3c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d3e:	4b35      	ldr	r3, [pc, #212]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d42:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d031      	beq.n	8002db0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	f003 0203 	and.w	r2, r3, #3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d12a      	bne.n	8002db0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	091b      	lsrs	r3, r3, #4
 8002d5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d122      	bne.n	8002db0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d74:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d11a      	bne.n	8002db0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	0a5b      	lsrs	r3, r3, #9
 8002d7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d86:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d111      	bne.n	8002db0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	0c1b      	lsrs	r3, r3, #16
 8002d90:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d98:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d108      	bne.n	8002db0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	0e1b      	lsrs	r3, r3, #24
 8002da2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002daa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d001      	beq.n	8002db4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e02b      	b.n	8002e0c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002db4:	4b17      	ldr	r3, [pc, #92]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002db8:	08db      	lsrs	r3, r3, #3
 8002dba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002dbe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d01f      	beq.n	8002e0a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002dca:	4b12      	ldr	r3, [pc, #72]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dce:	4a11      	ldr	r2, [pc, #68]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002dd0:	f023 0301 	bic.w	r3, r3, #1
 8002dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002dd6:	f7ff f82f 	bl	8001e38 <HAL_GetTick>
 8002dda:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002ddc:	bf00      	nop
 8002dde:	f7ff f82b 	bl	8001e38 <HAL_GetTick>
 8002de2:	4602      	mov	r2, r0
 8002de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d0f9      	beq.n	8002dde <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002dea:	4b0a      	ldr	r3, [pc, #40]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002dec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002dee:	4b0a      	ldr	r3, [pc, #40]	@ (8002e18 <HAL_RCC_OscConfig+0x8b0>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002df6:	00d2      	lsls	r2, r2, #3
 8002df8:	4906      	ldr	r1, [pc, #24]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002dfe:	4b05      	ldr	r3, [pc, #20]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e02:	4a04      	ldr	r2, [pc, #16]	@ (8002e14 <HAL_RCC_OscConfig+0x8ac>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3730      	adds	r7, #48	@ 0x30
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	58024400 	.word	0x58024400
 8002e18:	ffff0007 	.word	0xffff0007

08002e1c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e19c      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e30:	4b8a      	ldr	r3, [pc, #552]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 030f 	and.w	r3, r3, #15
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d910      	bls.n	8002e60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e3e:	4b87      	ldr	r3, [pc, #540]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 020f 	bic.w	r2, r3, #15
 8002e46:	4985      	ldr	r1, [pc, #532]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e4e:	4b83      	ldr	r3, [pc, #524]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 030f 	and.w	r3, r3, #15
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d001      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e184      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d010      	beq.n	8002e8e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691a      	ldr	r2, [r3, #16]
 8002e70:	4b7b      	ldr	r3, [pc, #492]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d908      	bls.n	8002e8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e7c:	4b78      	ldr	r3, [pc, #480]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	4975      	ldr	r1, [pc, #468]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d010      	beq.n	8002ebc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	695a      	ldr	r2, [r3, #20]
 8002e9e:	4b70      	ldr	r3, [pc, #448]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d908      	bls.n	8002ebc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002eaa:	4b6d      	ldr	r3, [pc, #436]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	496a      	ldr	r1, [pc, #424]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0310 	and.w	r3, r3, #16
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d010      	beq.n	8002eea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699a      	ldr	r2, [r3, #24]
 8002ecc:	4b64      	ldr	r3, [pc, #400]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002ece:	69db      	ldr	r3, [r3, #28]
 8002ed0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d908      	bls.n	8002eea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002ed8:	4b61      	ldr	r3, [pc, #388]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002eda:	69db      	ldr	r3, [r3, #28]
 8002edc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	495e      	ldr	r1, [pc, #376]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0320 	and.w	r3, r3, #32
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d010      	beq.n	8002f18 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69da      	ldr	r2, [r3, #28]
 8002efa:	4b59      	ldr	r3, [pc, #356]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002efc:	6a1b      	ldr	r3, [r3, #32]
 8002efe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d908      	bls.n	8002f18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f06:	4b56      	ldr	r3, [pc, #344]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	4953      	ldr	r1, [pc, #332]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d010      	beq.n	8002f46 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	4b4d      	ldr	r3, [pc, #308]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d908      	bls.n	8002f46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f34:	4b4a      	ldr	r3, [pc, #296]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	f023 020f 	bic.w	r2, r3, #15
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	4947      	ldr	r1, [pc, #284]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d055      	beq.n	8002ffe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f52:	4b43      	ldr	r3, [pc, #268]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	4940      	ldr	r1, [pc, #256]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f60:	4313      	orrs	r3, r2
 8002f62:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d107      	bne.n	8002f7c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f6c:	4b3c      	ldr	r3, [pc, #240]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d121      	bne.n	8002fbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e0f6      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	2b03      	cmp	r3, #3
 8002f82:	d107      	bne.n	8002f94 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f84:	4b36      	ldr	r3, [pc, #216]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d115      	bne.n	8002fbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0ea      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d107      	bne.n	8002fac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f9c:	4b30      	ldr	r3, [pc, #192]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d109      	bne.n	8002fbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e0de      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fac:	4b2c      	ldr	r3, [pc, #176]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e0d6      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002fbc:	4b28      	ldr	r3, [pc, #160]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	f023 0207 	bic.w	r2, r3, #7
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4925      	ldr	r1, [pc, #148]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fce:	f7fe ff33 	bl	8001e38 <HAL_GetTick>
 8002fd2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fd4:	e00a      	b.n	8002fec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fd6:	f7fe ff2f 	bl	8001e38 <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e0be      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fec:	4b1c      	ldr	r3, [pc, #112]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	00db      	lsls	r3, r3, #3
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d1eb      	bne.n	8002fd6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d010      	beq.n	800302c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	4b14      	ldr	r3, [pc, #80]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	429a      	cmp	r2, r3
 8003018:	d208      	bcs.n	800302c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800301a:	4b11      	ldr	r3, [pc, #68]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f023 020f 	bic.w	r2, r3, #15
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	490e      	ldr	r1, [pc, #56]	@ (8003060 <HAL_RCC_ClockConfig+0x244>)
 8003028:	4313      	orrs	r3, r2
 800302a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800302c:	4b0b      	ldr	r3, [pc, #44]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 030f 	and.w	r3, r3, #15
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d214      	bcs.n	8003064 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303a:	4b08      	ldr	r3, [pc, #32]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f023 020f 	bic.w	r2, r3, #15
 8003042:	4906      	ldr	r1, [pc, #24]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	4313      	orrs	r3, r2
 8003048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800304a:	4b04      	ldr	r3, [pc, #16]	@ (800305c <HAL_RCC_ClockConfig+0x240>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 030f 	and.w	r3, r3, #15
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	429a      	cmp	r2, r3
 8003056:	d005      	beq.n	8003064 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e086      	b.n	800316a <HAL_RCC_ClockConfig+0x34e>
 800305c:	52002000 	.word	0x52002000
 8003060:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0304 	and.w	r3, r3, #4
 800306c:	2b00      	cmp	r3, #0
 800306e:	d010      	beq.n	8003092 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	691a      	ldr	r2, [r3, #16]
 8003074:	4b3f      	ldr	r3, [pc, #252]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800307c:	429a      	cmp	r2, r3
 800307e:	d208      	bcs.n	8003092 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003080:	4b3c      	ldr	r3, [pc, #240]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	4939      	ldr	r1, [pc, #228]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 800308e:	4313      	orrs	r3, r2
 8003090:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d010      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	695a      	ldr	r2, [r3, #20]
 80030a2:	4b34      	ldr	r3, [pc, #208]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 80030a4:	69db      	ldr	r3, [r3, #28]
 80030a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d208      	bcs.n	80030c0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030ae:	4b31      	ldr	r3, [pc, #196]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	492e      	ldr	r1, [pc, #184]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0310 	and.w	r3, r3, #16
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d010      	beq.n	80030ee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	699a      	ldr	r2, [r3, #24]
 80030d0:	4b28      	ldr	r3, [pc, #160]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 80030d2:	69db      	ldr	r3, [r3, #28]
 80030d4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80030d8:	429a      	cmp	r2, r3
 80030da:	d208      	bcs.n	80030ee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030dc:	4b25      	ldr	r3, [pc, #148]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 80030de:	69db      	ldr	r3, [r3, #28]
 80030e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	4922      	ldr	r1, [pc, #136]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0320 	and.w	r3, r3, #32
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d010      	beq.n	800311c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	69da      	ldr	r2, [r3, #28]
 80030fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003106:	429a      	cmp	r2, r3
 8003108:	d208      	bcs.n	800311c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800310a:	4b1a      	ldr	r3, [pc, #104]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	4917      	ldr	r1, [pc, #92]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 8003118:	4313      	orrs	r3, r2
 800311a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800311c:	f000 f834 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 8003120:	4602      	mov	r2, r0
 8003122:	4b14      	ldr	r3, [pc, #80]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	0a1b      	lsrs	r3, r3, #8
 8003128:	f003 030f 	and.w	r3, r3, #15
 800312c:	4912      	ldr	r1, [pc, #72]	@ (8003178 <HAL_RCC_ClockConfig+0x35c>)
 800312e:	5ccb      	ldrb	r3, [r1, r3]
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	fa22 f303 	lsr.w	r3, r2, r3
 8003138:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800313a:	4b0e      	ldr	r3, [pc, #56]	@ (8003174 <HAL_RCC_ClockConfig+0x358>)
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	4a0d      	ldr	r2, [pc, #52]	@ (8003178 <HAL_RCC_ClockConfig+0x35c>)
 8003144:	5cd3      	ldrb	r3, [r2, r3]
 8003146:	f003 031f 	and.w	r3, r3, #31
 800314a:	693a      	ldr	r2, [r7, #16]
 800314c:	fa22 f303 	lsr.w	r3, r2, r3
 8003150:	4a0a      	ldr	r2, [pc, #40]	@ (800317c <HAL_RCC_ClockConfig+0x360>)
 8003152:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003154:	4a0a      	ldr	r2, [pc, #40]	@ (8003180 <HAL_RCC_ClockConfig+0x364>)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800315a:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <HAL_RCC_ClockConfig+0x368>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4618      	mov	r0, r3
 8003160:	f7fe fbca 	bl	80018f8 <HAL_InitTick>
 8003164:	4603      	mov	r3, r0
 8003166:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003168:	7bfb      	ldrb	r3, [r7, #15]
}
 800316a:	4618      	mov	r0, r3
 800316c:	3718      	adds	r7, #24
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	58024400 	.word	0x58024400
 8003178:	0800c0d4 	.word	0x0800c0d4
 800317c:	24000004 	.word	0x24000004
 8003180:	24000000 	.word	0x24000000
 8003184:	24000008 	.word	0x24000008

08003188 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003188:	b480      	push	{r7}
 800318a:	b089      	sub	sp, #36	@ 0x24
 800318c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800318e:	4bb3      	ldr	r3, [pc, #716]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003196:	2b18      	cmp	r3, #24
 8003198:	f200 8155 	bhi.w	8003446 <HAL_RCC_GetSysClockFreq+0x2be>
 800319c:	a201      	add	r2, pc, #4	@ (adr r2, 80031a4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800319e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a2:	bf00      	nop
 80031a4:	08003209 	.word	0x08003209
 80031a8:	08003447 	.word	0x08003447
 80031ac:	08003447 	.word	0x08003447
 80031b0:	08003447 	.word	0x08003447
 80031b4:	08003447 	.word	0x08003447
 80031b8:	08003447 	.word	0x08003447
 80031bc:	08003447 	.word	0x08003447
 80031c0:	08003447 	.word	0x08003447
 80031c4:	0800322f 	.word	0x0800322f
 80031c8:	08003447 	.word	0x08003447
 80031cc:	08003447 	.word	0x08003447
 80031d0:	08003447 	.word	0x08003447
 80031d4:	08003447 	.word	0x08003447
 80031d8:	08003447 	.word	0x08003447
 80031dc:	08003447 	.word	0x08003447
 80031e0:	08003447 	.word	0x08003447
 80031e4:	08003235 	.word	0x08003235
 80031e8:	08003447 	.word	0x08003447
 80031ec:	08003447 	.word	0x08003447
 80031f0:	08003447 	.word	0x08003447
 80031f4:	08003447 	.word	0x08003447
 80031f8:	08003447 	.word	0x08003447
 80031fc:	08003447 	.word	0x08003447
 8003200:	08003447 	.word	0x08003447
 8003204:	0800323b 	.word	0x0800323b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003208:	4b94      	ldr	r3, [pc, #592]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0320 	and.w	r3, r3, #32
 8003210:	2b00      	cmp	r3, #0
 8003212:	d009      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003214:	4b91      	ldr	r3, [pc, #580]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	08db      	lsrs	r3, r3, #3
 800321a:	f003 0303 	and.w	r3, r3, #3
 800321e:	4a90      	ldr	r2, [pc, #576]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003220:	fa22 f303 	lsr.w	r3, r2, r3
 8003224:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003226:	e111      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003228:	4b8d      	ldr	r3, [pc, #564]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800322a:	61bb      	str	r3, [r7, #24]
      break;
 800322c:	e10e      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800322e:	4b8d      	ldr	r3, [pc, #564]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003230:	61bb      	str	r3, [r7, #24]
      break;
 8003232:	e10b      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003234:	4b8c      	ldr	r3, [pc, #560]	@ (8003468 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003236:	61bb      	str	r3, [r7, #24]
      break;
 8003238:	e108      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800323a:	4b88      	ldr	r3, [pc, #544]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800323c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323e:	f003 0303 	and.w	r3, r3, #3
 8003242:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003244:	4b85      	ldr	r3, [pc, #532]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003248:	091b      	lsrs	r3, r3, #4
 800324a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800324e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003250:	4b82      	ldr	r3, [pc, #520]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800325a:	4b80      	ldr	r3, [pc, #512]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800325c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800325e:	08db      	lsrs	r3, r3, #3
 8003260:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003264:	68fa      	ldr	r2, [r7, #12]
 8003266:	fb02 f303 	mul.w	r3, r2, r3
 800326a:	ee07 3a90 	vmov	s15, r3
 800326e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003272:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 80e1 	beq.w	8003440 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	2b02      	cmp	r3, #2
 8003282:	f000 8083 	beq.w	800338c <HAL_RCC_GetSysClockFreq+0x204>
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	2b02      	cmp	r3, #2
 800328a:	f200 80a1 	bhi.w	80033d0 <HAL_RCC_GetSysClockFreq+0x248>
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d003      	beq.n	800329c <HAL_RCC_GetSysClockFreq+0x114>
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d056      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x1c0>
 800329a:	e099      	b.n	80033d0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800329c:	4b6f      	ldr	r3, [pc, #444]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0320 	and.w	r3, r3, #32
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d02d      	beq.n	8003304 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80032a8:	4b6c      	ldr	r3, [pc, #432]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	08db      	lsrs	r3, r3, #3
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	4a6b      	ldr	r2, [pc, #428]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
 80032b8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	ee07 3a90 	vmov	s15, r3
 80032c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	ee07 3a90 	vmov	s15, r3
 80032ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032d2:	4b62      	ldr	r3, [pc, #392]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032da:	ee07 3a90 	vmov	s15, r3
 80032de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80032e6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800346c <HAL_RCC_GetSysClockFreq+0x2e4>
 80032ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032fe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003302:	e087      	b.n	8003414 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	ee07 3a90 	vmov	s15, r3
 800330a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800330e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003470 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003316:	4b51      	ldr	r3, [pc, #324]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003326:	ed97 6a02 	vldr	s12, [r7, #8]
 800332a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800346c <HAL_RCC_GetSysClockFreq+0x2e4>
 800332e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003336:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800333a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800333e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003342:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003346:	e065      	b.n	8003414 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	ee07 3a90 	vmov	s15, r3
 800334e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003352:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003474 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800335a:	4b40      	ldr	r3, [pc, #256]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003362:	ee07 3a90 	vmov	s15, r3
 8003366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800336a:	ed97 6a02 	vldr	s12, [r7, #8]
 800336e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800346c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800337a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800337e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003386:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800338a:	e043      	b.n	8003414 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	ee07 3a90 	vmov	s15, r3
 8003392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003396:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003478 <HAL_RCC_GetSysClockFreq+0x2f0>
 800339a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800339e:	4b2f      	ldr	r3, [pc, #188]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a6:	ee07 3a90 	vmov	s15, r3
 80033aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80033b2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800346c <HAL_RCC_GetSysClockFreq+0x2e4>
 80033b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033ce:	e021      	b.n	8003414 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	ee07 3a90 	vmov	s15, r3
 80033d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033da:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003474 <HAL_RCC_GetSysClockFreq+0x2ec>
 80033de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033e2:	4b1e      	ldr	r3, [pc, #120]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ea:	ee07 3a90 	vmov	s15, r3
 80033ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80033f6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800346c <HAL_RCC_GetSysClockFreq+0x2e4>
 80033fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003402:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800340a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800340e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003412:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003414:	4b11      	ldr	r3, [pc, #68]	@ (800345c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003418:	0a5b      	lsrs	r3, r3, #9
 800341a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800341e:	3301      	adds	r3, #1
 8003420:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	ee07 3a90 	vmov	s15, r3
 8003428:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800342c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003430:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003434:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003438:	ee17 3a90 	vmov	r3, s15
 800343c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800343e:	e005      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003440:	2300      	movs	r3, #0
 8003442:	61bb      	str	r3, [r7, #24]
      break;
 8003444:	e002      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003446:	4b07      	ldr	r3, [pc, #28]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003448:	61bb      	str	r3, [r7, #24]
      break;
 800344a:	bf00      	nop
  }

  return sysclockfreq;
 800344c:	69bb      	ldr	r3, [r7, #24]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3724      	adds	r7, #36	@ 0x24
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	58024400 	.word	0x58024400
 8003460:	03d09000 	.word	0x03d09000
 8003464:	003d0900 	.word	0x003d0900
 8003468:	007a1200 	.word	0x007a1200
 800346c:	46000000 	.word	0x46000000
 8003470:	4c742400 	.word	0x4c742400
 8003474:	4a742400 	.word	0x4a742400
 8003478:	4af42400 	.word	0x4af42400

0800347c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003482:	f7ff fe81 	bl	8003188 <HAL_RCC_GetSysClockFreq>
 8003486:	4602      	mov	r2, r0
 8003488:	4b10      	ldr	r3, [pc, #64]	@ (80034cc <HAL_RCC_GetHCLKFreq+0x50>)
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 030f 	and.w	r3, r3, #15
 8003492:	490f      	ldr	r1, [pc, #60]	@ (80034d0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003494:	5ccb      	ldrb	r3, [r1, r3]
 8003496:	f003 031f 	and.w	r3, r3, #31
 800349a:	fa22 f303 	lsr.w	r3, r2, r3
 800349e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034a0:	4b0a      	ldr	r3, [pc, #40]	@ (80034cc <HAL_RCC_GetHCLKFreq+0x50>)
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	f003 030f 	and.w	r3, r3, #15
 80034a8:	4a09      	ldr	r2, [pc, #36]	@ (80034d0 <HAL_RCC_GetHCLKFreq+0x54>)
 80034aa:	5cd3      	ldrb	r3, [r2, r3]
 80034ac:	f003 031f 	and.w	r3, r3, #31
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	fa22 f303 	lsr.w	r3, r2, r3
 80034b6:	4a07      	ldr	r2, [pc, #28]	@ (80034d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80034b8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80034ba:	4a07      	ldr	r2, [pc, #28]	@ (80034d8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80034c0:	4b04      	ldr	r3, [pc, #16]	@ (80034d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80034c2:	681b      	ldr	r3, [r3, #0]
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	58024400 	.word	0x58024400
 80034d0:	0800c0d4 	.word	0x0800c0d4
 80034d4:	24000004 	.word	0x24000004
 80034d8:	24000000 	.word	0x24000000

080034dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80034e0:	f7ff ffcc 	bl	800347c <HAL_RCC_GetHCLKFreq>
 80034e4:	4602      	mov	r2, r0
 80034e6:	4b06      	ldr	r3, [pc, #24]	@ (8003500 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034e8:	69db      	ldr	r3, [r3, #28]
 80034ea:	091b      	lsrs	r3, r3, #4
 80034ec:	f003 0307 	and.w	r3, r3, #7
 80034f0:	4904      	ldr	r1, [pc, #16]	@ (8003504 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034f2:	5ccb      	ldrb	r3, [r1, r3]
 80034f4:	f003 031f 	and.w	r3, r3, #31
 80034f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	58024400 	.word	0x58024400
 8003504:	0800c0d4 	.word	0x0800c0d4

08003508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800350c:	f7ff ffb6 	bl	800347c <HAL_RCC_GetHCLKFreq>
 8003510:	4602      	mov	r2, r0
 8003512:	4b06      	ldr	r3, [pc, #24]	@ (800352c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	0a1b      	lsrs	r3, r3, #8
 8003518:	f003 0307 	and.w	r3, r3, #7
 800351c:	4904      	ldr	r1, [pc, #16]	@ (8003530 <HAL_RCC_GetPCLK2Freq+0x28>)
 800351e:	5ccb      	ldrb	r3, [r1, r3]
 8003520:	f003 031f 	and.w	r3, r3, #31
 8003524:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003528:	4618      	mov	r0, r3
 800352a:	bd80      	pop	{r7, pc}
 800352c:	58024400 	.word	0x58024400
 8003530:	0800c0d4 	.word	0x0800c0d4

08003534 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	223f      	movs	r2, #63	@ 0x3f
 8003542:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003544:	4b1a      	ldr	r3, [pc, #104]	@ (80035b0 <HAL_RCC_GetClockConfig+0x7c>)
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f003 0207 	and.w	r2, r3, #7
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003550:	4b17      	ldr	r3, [pc, #92]	@ (80035b0 <HAL_RCC_GetClockConfig+0x7c>)
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800355c:	4b14      	ldr	r3, [pc, #80]	@ (80035b0 <HAL_RCC_GetClockConfig+0x7c>)
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	f003 020f 	and.w	r2, r3, #15
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003568:	4b11      	ldr	r3, [pc, #68]	@ (80035b0 <HAL_RCC_GetClockConfig+0x7c>)
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003574:	4b0e      	ldr	r3, [pc, #56]	@ (80035b0 <HAL_RCC_GetClockConfig+0x7c>)
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003580:	4b0b      	ldr	r3, [pc, #44]	@ (80035b0 <HAL_RCC_GetClockConfig+0x7c>)
 8003582:	69db      	ldr	r3, [r3, #28]
 8003584:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800358c:	4b08      	ldr	r3, [pc, #32]	@ (80035b0 <HAL_RCC_GetClockConfig+0x7c>)
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003598:	4b06      	ldr	r3, [pc, #24]	@ (80035b4 <HAL_RCC_GetClockConfig+0x80>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 020f 	and.w	r2, r3, #15
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	601a      	str	r2, [r3, #0]
}
 80035a4:	bf00      	nop
 80035a6:	370c      	adds	r7, #12
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	58024400 	.word	0x58024400
 80035b4:	52002000 	.word	0x52002000

080035b8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035bc:	b0ca      	sub	sp, #296	@ 0x128
 80035be:	af00      	add	r7, sp, #0
 80035c0:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035c4:	2300      	movs	r3, #0
 80035c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035ca:	2300      	movs	r3, #0
 80035cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80035dc:	2500      	movs	r5, #0
 80035de:	ea54 0305 	orrs.w	r3, r4, r5
 80035e2:	d049      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80035e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035ee:	d02f      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80035f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035f4:	d828      	bhi.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035f6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035fa:	d01a      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80035fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003600:	d822      	bhi.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003602:	2b00      	cmp	r3, #0
 8003604:	d003      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003606:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800360a:	d007      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800360c:	e01c      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800360e:	4bb8      	ldr	r3, [pc, #736]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003612:	4ab7      	ldr	r2, [pc, #732]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003614:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003618:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800361a:	e01a      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800361c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003620:	3308      	adds	r3, #8
 8003622:	2102      	movs	r1, #2
 8003624:	4618      	mov	r0, r3
 8003626:	f001 fc8f 	bl	8004f48 <RCCEx_PLL2_Config>
 800362a:	4603      	mov	r3, r0
 800362c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003630:	e00f      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003636:	3328      	adds	r3, #40	@ 0x28
 8003638:	2102      	movs	r1, #2
 800363a:	4618      	mov	r0, r3
 800363c:	f001 fd36 	bl	80050ac <RCCEx_PLL3_Config>
 8003640:	4603      	mov	r3, r0
 8003642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003646:	e004      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800364e:	e000      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003650:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10a      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800365a:	4ba5      	ldr	r3, [pc, #660]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800365c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800365e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003666:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003668:	4aa1      	ldr	r2, [pc, #644]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800366a:	430b      	orrs	r3, r1
 800366c:	6513      	str	r3, [r2, #80]	@ 0x50
 800366e:	e003      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003670:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003674:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800367c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003680:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003684:	f04f 0900 	mov.w	r9, #0
 8003688:	ea58 0309 	orrs.w	r3, r8, r9
 800368c:	d047      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800368e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003694:	2b04      	cmp	r3, #4
 8003696:	d82a      	bhi.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003698:	a201      	add	r2, pc, #4	@ (adr r2, 80036a0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800369a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800369e:	bf00      	nop
 80036a0:	080036b5 	.word	0x080036b5
 80036a4:	080036c3 	.word	0x080036c3
 80036a8:	080036d9 	.word	0x080036d9
 80036ac:	080036f7 	.word	0x080036f7
 80036b0:	080036f7 	.word	0x080036f7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036b4:	4b8e      	ldr	r3, [pc, #568]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b8:	4a8d      	ldr	r2, [pc, #564]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036c0:	e01a      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036c6:	3308      	adds	r3, #8
 80036c8:	2100      	movs	r1, #0
 80036ca:	4618      	mov	r0, r3
 80036cc:	f001 fc3c 	bl	8004f48 <RCCEx_PLL2_Config>
 80036d0:	4603      	mov	r3, r0
 80036d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036d6:	e00f      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036dc:	3328      	adds	r3, #40	@ 0x28
 80036de:	2100      	movs	r1, #0
 80036e0:	4618      	mov	r0, r3
 80036e2:	f001 fce3 	bl	80050ac <RCCEx_PLL3_Config>
 80036e6:	4603      	mov	r3, r0
 80036e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036ec:	e004      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036f4:	e000      	b.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80036f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10a      	bne.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003700:	4b7b      	ldr	r3, [pc, #492]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003704:	f023 0107 	bic.w	r1, r3, #7
 8003708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800370e:	4a78      	ldr	r2, [pc, #480]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003710:	430b      	orrs	r3, r1
 8003712:	6513      	str	r3, [r2, #80]	@ 0x50
 8003714:	e003      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800371a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800371e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003726:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800372a:	f04f 0b00 	mov.w	fp, #0
 800372e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003732:	d04c      	beq.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800373a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800373e:	d030      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003744:	d829      	bhi.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003746:	2bc0      	cmp	r3, #192	@ 0xc0
 8003748:	d02d      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800374a:	2bc0      	cmp	r3, #192	@ 0xc0
 800374c:	d825      	bhi.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800374e:	2b80      	cmp	r3, #128	@ 0x80
 8003750:	d018      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003752:	2b80      	cmp	r3, #128	@ 0x80
 8003754:	d821      	bhi.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800375a:	2b40      	cmp	r3, #64	@ 0x40
 800375c:	d007      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800375e:	e01c      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003760:	4b63      	ldr	r3, [pc, #396]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003764:	4a62      	ldr	r2, [pc, #392]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800376a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800376c:	e01c      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800376e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003772:	3308      	adds	r3, #8
 8003774:	2100      	movs	r1, #0
 8003776:	4618      	mov	r0, r3
 8003778:	f001 fbe6 	bl	8004f48 <RCCEx_PLL2_Config>
 800377c:	4603      	mov	r3, r0
 800377e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003782:	e011      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003788:	3328      	adds	r3, #40	@ 0x28
 800378a:	2100      	movs	r1, #0
 800378c:	4618      	mov	r0, r3
 800378e:	f001 fc8d 	bl	80050ac <RCCEx_PLL3_Config>
 8003792:	4603      	mov	r3, r0
 8003794:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003798:	e006      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037a0:	e002      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80037a2:	bf00      	nop
 80037a4:	e000      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80037a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10a      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80037b0:	4b4f      	ldr	r3, [pc, #316]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037b4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80037b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037be:	4a4c      	ldr	r2, [pc, #304]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037c0:	430b      	orrs	r3, r1
 80037c2:	6513      	str	r3, [r2, #80]	@ 0x50
 80037c4:	e003      	b.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80037ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80037da:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80037de:	2300      	movs	r3, #0
 80037e0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80037e4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80037e8:	460b      	mov	r3, r1
 80037ea:	4313      	orrs	r3, r2
 80037ec:	d053      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80037ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80037f6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037fa:	d035      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80037fc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003800:	d82e      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003802:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003806:	d031      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003808:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800380c:	d828      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800380e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003812:	d01a      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003814:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003818:	d822      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800381e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003822:	d007      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003824:	e01c      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003826:	4b32      	ldr	r3, [pc, #200]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382a:	4a31      	ldr	r2, [pc, #196]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800382c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003830:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003832:	e01c      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	3308      	adds	r3, #8
 800383a:	2100      	movs	r1, #0
 800383c:	4618      	mov	r0, r3
 800383e:	f001 fb83 	bl	8004f48 <RCCEx_PLL2_Config>
 8003842:	4603      	mov	r3, r0
 8003844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003848:	e011      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	3328      	adds	r3, #40	@ 0x28
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f001 fc2a 	bl	80050ac <RCCEx_PLL3_Config>
 8003858:	4603      	mov	r3, r0
 800385a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800385e:	e006      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003866:	e002      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003868:	bf00      	nop
 800386a:	e000      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800386c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800386e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10b      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003876:	4b1e      	ldr	r3, [pc, #120]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800387e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003882:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003886:	4a1a      	ldr	r2, [pc, #104]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003888:	430b      	orrs	r3, r1
 800388a:	6593      	str	r3, [r2, #88]	@ 0x58
 800388c:	e003      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80038a2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80038a6:	2300      	movs	r3, #0
 80038a8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80038ac:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80038b0:	460b      	mov	r3, r1
 80038b2:	4313      	orrs	r3, r2
 80038b4:	d056      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80038b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80038be:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038c2:	d038      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80038c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038c8:	d831      	bhi.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038ce:	d034      	beq.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80038d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038d4:	d82b      	bhi.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038da:	d01d      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80038dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038e0:	d825      	bhi.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d006      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80038e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038ea:	d00a      	beq.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80038ec:	e01f      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038ee:	bf00      	nop
 80038f0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038f4:	4ba2      	ldr	r3, [pc, #648]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f8:	4aa1      	ldr	r2, [pc, #644]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003900:	e01c      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003906:	3308      	adds	r3, #8
 8003908:	2100      	movs	r1, #0
 800390a:	4618      	mov	r0, r3
 800390c:	f001 fb1c 	bl	8004f48 <RCCEx_PLL2_Config>
 8003910:	4603      	mov	r3, r0
 8003912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003916:	e011      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391c:	3328      	adds	r3, #40	@ 0x28
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f001 fbc3 	bl	80050ac <RCCEx_PLL3_Config>
 8003926:	4603      	mov	r3, r0
 8003928:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800392c:	e006      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003934:	e002      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003936:	bf00      	nop
 8003938:	e000      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800393a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800393c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003940:	2b00      	cmp	r3, #0
 8003942:	d10b      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003944:	4b8e      	ldr	r3, [pc, #568]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003948:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800394c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003950:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003954:	4a8a      	ldr	r2, [pc, #552]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003956:	430b      	orrs	r3, r1
 8003958:	6593      	str	r3, [r2, #88]	@ 0x58
 800395a:	e003      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003960:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003970:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003974:	2300      	movs	r3, #0
 8003976:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800397a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800397e:	460b      	mov	r3, r1
 8003980:	4313      	orrs	r3, r2
 8003982:	d03a      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800398a:	2b30      	cmp	r3, #48	@ 0x30
 800398c:	d01f      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x416>
 800398e:	2b30      	cmp	r3, #48	@ 0x30
 8003990:	d819      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003992:	2b20      	cmp	r3, #32
 8003994:	d00c      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003996:	2b20      	cmp	r3, #32
 8003998:	d815      	bhi.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800399a:	2b00      	cmp	r3, #0
 800399c:	d019      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800399e:	2b10      	cmp	r3, #16
 80039a0:	d111      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039a2:	4b77      	ldr	r3, [pc, #476]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a6:	4a76      	ldr	r2, [pc, #472]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80039ae:	e011      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039b4:	3308      	adds	r3, #8
 80039b6:	2102      	movs	r1, #2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f001 fac5 	bl	8004f48 <RCCEx_PLL2_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80039c4:	e006      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039cc:	e002      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80039ce:	bf00      	nop
 80039d0:	e000      	b.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80039d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10a      	bne.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80039dc:	4b68      	ldr	r3, [pc, #416]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80039e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039ea:	4a65      	ldr	r2, [pc, #404]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039ec:	430b      	orrs	r3, r1
 80039ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039f0:	e003      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80039fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a02:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003a06:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003a10:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003a14:	460b      	mov	r3, r1
 8003a16:	4313      	orrs	r3, r2
 8003a18:	d051      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003a1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a24:	d035      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003a26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a2a:	d82e      	bhi.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a2c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a30:	d031      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003a32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a36:	d828      	bhi.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a3c:	d01a      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003a3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a42:	d822      	bhi.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003a48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a4c:	d007      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003a4e:	e01c      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a50:	4b4b      	ldr	r3, [pc, #300]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a54:	4a4a      	ldr	r2, [pc, #296]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a5c:	e01c      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a62:	3308      	adds	r3, #8
 8003a64:	2100      	movs	r1, #0
 8003a66:	4618      	mov	r0, r3
 8003a68:	f001 fa6e 	bl	8004f48 <RCCEx_PLL2_Config>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a72:	e011      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a78:	3328      	adds	r3, #40	@ 0x28
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f001 fb15 	bl	80050ac <RCCEx_PLL3_Config>
 8003a82:	4603      	mov	r3, r0
 8003a84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a88:	e006      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a90:	e002      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a92:	bf00      	nop
 8003a94:	e000      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10a      	bne.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003aa0:	4b37      	ldr	r3, [pc, #220]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aa4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aae:	4a34      	ldr	r2, [pc, #208]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ab0:	430b      	orrs	r3, r1
 8003ab2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ab4:	e003      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003abe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003aca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ace:	2300      	movs	r3, #0
 8003ad0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003ad4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003ad8:	460b      	mov	r3, r1
 8003ada:	4313      	orrs	r3, r2
 8003adc:	d056      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ae4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ae8:	d033      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003aea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aee:	d82c      	bhi.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003af0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003af4:	d02f      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003af6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003afa:	d826      	bhi.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003afc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b00:	d02b      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003b02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b06:	d820      	bhi.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b0c:	d012      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003b0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b12:	d81a      	bhi.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d022      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b1c:	d115      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b22:	3308      	adds	r3, #8
 8003b24:	2101      	movs	r1, #1
 8003b26:	4618      	mov	r0, r3
 8003b28:	f001 fa0e 	bl	8004f48 <RCCEx_PLL2_Config>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b32:	e015      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b38:	3328      	adds	r3, #40	@ 0x28
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f001 fab5 	bl	80050ac <RCCEx_PLL3_Config>
 8003b42:	4603      	mov	r3, r0
 8003b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b48:	e00a      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b50:	e006      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b52:	bf00      	nop
 8003b54:	e004      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b56:	bf00      	nop
 8003b58:	e002      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b5a:	bf00      	nop
 8003b5c:	e000      	b.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d10d      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b68:	4b05      	ldr	r3, [pc, #20]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b6c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b76:	4a02      	ldr	r2, [pc, #8]	@ (8003b80 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b78:	430b      	orrs	r3, r1
 8003b7a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b7c:	e006      	b.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003b7e:	bf00      	nop
 8003b80:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b94:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003b98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ba2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	d055      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bb8:	d033      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003bba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bbe:	d82c      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bc4:	d02f      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bca:	d826      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bcc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003bd0:	d02b      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003bd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003bd6:	d820      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bdc:	d012      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003bde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003be2:	d81a      	bhi.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d022      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003be8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bec:	d115      	bne.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f001 f9a6 	bl	8004f48 <RCCEx_PLL2_Config>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c02:	e015      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c08:	3328      	adds	r3, #40	@ 0x28
 8003c0a:	2101      	movs	r1, #1
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f001 fa4d 	bl	80050ac <RCCEx_PLL3_Config>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c18:	e00a      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c20:	e006      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c22:	bf00      	nop
 8003c24:	e004      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c26:	bf00      	nop
 8003c28:	e002      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c2a:	bf00      	nop
 8003c2c:	e000      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10b      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003c38:	4ba3      	ldr	r3, [pc, #652]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c44:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c48:	4a9f      	ldr	r2, [pc, #636]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c4a:	430b      	orrs	r3, r1
 8003c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c4e:	e003      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c60:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003c64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c72:	460b      	mov	r3, r1
 8003c74:	4313      	orrs	r3, r2
 8003c76:	d037      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c82:	d00e      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003c84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c88:	d816      	bhi.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d018      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003c8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c92:	d111      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c94:	4b8c      	ldr	r3, [pc, #560]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c98:	4a8b      	ldr	r2, [pc, #556]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003ca0:	e00f      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca6:	3308      	adds	r3, #8
 8003ca8:	2101      	movs	r1, #1
 8003caa:	4618      	mov	r0, r3
 8003cac:	f001 f94c 	bl	8004f48 <RCCEx_PLL2_Config>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003cb6:	e004      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cbe:	e000      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10a      	bne.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003cca:	4b7f      	ldr	r3, [pc, #508]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cce:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd8:	4a7b      	ldr	r2, [pc, #492]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cda:	430b      	orrs	r3, r1
 8003cdc:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cde:	e003      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003cfe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003d02:	460b      	mov	r3, r1
 8003d04:	4313      	orrs	r3, r2
 8003d06:	d039      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d81c      	bhi.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003d12:	a201      	add	r2, pc, #4	@ (adr r2, 8003d18 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d18:	08003d55 	.word	0x08003d55
 8003d1c:	08003d29 	.word	0x08003d29
 8003d20:	08003d37 	.word	0x08003d37
 8003d24:	08003d55 	.word	0x08003d55
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d28:	4b67      	ldr	r3, [pc, #412]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2c:	4a66      	ldr	r2, [pc, #408]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d34:	e00f      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3a:	3308      	adds	r3, #8
 8003d3c:	2102      	movs	r1, #2
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f001 f902 	bl	8004f48 <RCCEx_PLL2_Config>
 8003d44:	4603      	mov	r3, r0
 8003d46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d4a:	e004      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d52:	e000      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003d54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10a      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d5e:	4b5a      	ldr	r3, [pc, #360]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d62:	f023 0103 	bic.w	r1, r3, #3
 8003d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d6c:	4a56      	ldr	r2, [pc, #344]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d6e:	430b      	orrs	r3, r1
 8003d70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d72:	e003      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d84:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003d88:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d92:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003d96:	460b      	mov	r3, r1
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	f000 809f 	beq.w	8003edc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d9e:	4b4b      	ldr	r3, [pc, #300]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a4a      	ldr	r2, [pc, #296]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003da8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003daa:	f7fe f845 	bl	8001e38 <HAL_GetTick>
 8003dae:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003db2:	e00b      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db4:	f7fe f840 	bl	8001e38 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b64      	cmp	r3, #100	@ 0x64
 8003dc2:	d903      	bls.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dca:	e005      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dcc:	4b3f      	ldr	r3, [pc, #252]	@ (8003ecc <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0ed      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d179      	bne.n	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003de0:	4b39      	ldr	r3, [pc, #228]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003de2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003dec:	4053      	eors	r3, r2
 8003dee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d015      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003df6:	4b34      	ldr	r3, [pc, #208]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dfe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e02:	4b31      	ldr	r3, [pc, #196]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e06:	4a30      	ldr	r2, [pc, #192]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e0c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e12:	4a2d      	ldr	r2, [pc, #180]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e18:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003e1a:	4a2b      	ldr	r2, [pc, #172]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e1c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e20:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e2e:	d118      	bne.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e30:	f7fe f802 	bl	8001e38 <HAL_GetTick>
 8003e34:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e38:	e00d      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3a:	f7fd fffd 	bl	8001e38 <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e44:	1ad2      	subs	r2, r2, r3
 8003e46:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d903      	bls.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003e54:	e005      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e56:	4b1c      	ldr	r3, [pc, #112]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d0eb      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d129      	bne.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e7a:	d10e      	bne.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003e7c:	4b12      	ldr	r3, [pc, #72]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e8c:	091a      	lsrs	r2, r3, #4
 8003e8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003e90:	4013      	ands	r3, r2
 8003e92:	4a0d      	ldr	r2, [pc, #52]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e94:	430b      	orrs	r3, r1
 8003e96:	6113      	str	r3, [r2, #16]
 8003e98:	e005      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ea0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003ea4:	6113      	str	r3, [r2, #16]
 8003ea6:	4b08      	ldr	r3, [pc, #32]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ea8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb6:	4a04      	ldr	r2, [pc, #16]	@ (8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eb8:	430b      	orrs	r3, r1
 8003eba:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ebc:	e00e      	b.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003ec6:	e009      	b.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003ec8:	58024400 	.word	0x58024400
 8003ecc:	58024800 	.word	0x58024800
 8003ed0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ed8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee4:	f002 0301 	and.w	r3, r2, #1
 8003ee8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003eec:	2300      	movs	r3, #0
 8003eee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ef2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003ef6:	460b      	mov	r3, r1
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	f000 8089 	beq.w	8004010 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f04:	2b28      	cmp	r3, #40	@ 0x28
 8003f06:	d86b      	bhi.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003f08:	a201      	add	r2, pc, #4	@ (adr r2, 8003f10 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0e:	bf00      	nop
 8003f10:	08003fe9 	.word	0x08003fe9
 8003f14:	08003fe1 	.word	0x08003fe1
 8003f18:	08003fe1 	.word	0x08003fe1
 8003f1c:	08003fe1 	.word	0x08003fe1
 8003f20:	08003fe1 	.word	0x08003fe1
 8003f24:	08003fe1 	.word	0x08003fe1
 8003f28:	08003fe1 	.word	0x08003fe1
 8003f2c:	08003fe1 	.word	0x08003fe1
 8003f30:	08003fb5 	.word	0x08003fb5
 8003f34:	08003fe1 	.word	0x08003fe1
 8003f38:	08003fe1 	.word	0x08003fe1
 8003f3c:	08003fe1 	.word	0x08003fe1
 8003f40:	08003fe1 	.word	0x08003fe1
 8003f44:	08003fe1 	.word	0x08003fe1
 8003f48:	08003fe1 	.word	0x08003fe1
 8003f4c:	08003fe1 	.word	0x08003fe1
 8003f50:	08003fcb 	.word	0x08003fcb
 8003f54:	08003fe1 	.word	0x08003fe1
 8003f58:	08003fe1 	.word	0x08003fe1
 8003f5c:	08003fe1 	.word	0x08003fe1
 8003f60:	08003fe1 	.word	0x08003fe1
 8003f64:	08003fe1 	.word	0x08003fe1
 8003f68:	08003fe1 	.word	0x08003fe1
 8003f6c:	08003fe1 	.word	0x08003fe1
 8003f70:	08003fe9 	.word	0x08003fe9
 8003f74:	08003fe1 	.word	0x08003fe1
 8003f78:	08003fe1 	.word	0x08003fe1
 8003f7c:	08003fe1 	.word	0x08003fe1
 8003f80:	08003fe1 	.word	0x08003fe1
 8003f84:	08003fe1 	.word	0x08003fe1
 8003f88:	08003fe1 	.word	0x08003fe1
 8003f8c:	08003fe1 	.word	0x08003fe1
 8003f90:	08003fe9 	.word	0x08003fe9
 8003f94:	08003fe1 	.word	0x08003fe1
 8003f98:	08003fe1 	.word	0x08003fe1
 8003f9c:	08003fe1 	.word	0x08003fe1
 8003fa0:	08003fe1 	.word	0x08003fe1
 8003fa4:	08003fe1 	.word	0x08003fe1
 8003fa8:	08003fe1 	.word	0x08003fe1
 8003fac:	08003fe1 	.word	0x08003fe1
 8003fb0:	08003fe9 	.word	0x08003fe9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb8:	3308      	adds	r3, #8
 8003fba:	2101      	movs	r1, #1
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f000 ffc3 	bl	8004f48 <RCCEx_PLL2_Config>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003fc8:	e00f      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fce:	3328      	adds	r3, #40	@ 0x28
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f001 f86a 	bl	80050ac <RCCEx_PLL3_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003fde:	e004      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fe6:	e000      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003fe8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d10a      	bne.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ff2:	4bbf      	ldr	r3, [pc, #764]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003ffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ffe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004000:	4abb      	ldr	r2, [pc, #748]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004002:	430b      	orrs	r3, r1
 8004004:	6553      	str	r3, [r2, #84]	@ 0x54
 8004006:	e003      	b.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004008:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800400c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004018:	f002 0302 	and.w	r3, r2, #2
 800401c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004020:	2300      	movs	r3, #0
 8004022:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004026:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800402a:	460b      	mov	r3, r1
 800402c:	4313      	orrs	r3, r2
 800402e:	d041      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004036:	2b05      	cmp	r3, #5
 8004038:	d824      	bhi.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800403a:	a201      	add	r2, pc, #4	@ (adr r2, 8004040 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800403c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004040:	0800408d 	.word	0x0800408d
 8004044:	08004059 	.word	0x08004059
 8004048:	0800406f 	.word	0x0800406f
 800404c:	0800408d 	.word	0x0800408d
 8004050:	0800408d 	.word	0x0800408d
 8004054:	0800408d 	.word	0x0800408d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405c:	3308      	adds	r3, #8
 800405e:	2101      	movs	r1, #1
 8004060:	4618      	mov	r0, r3
 8004062:	f000 ff71 	bl	8004f48 <RCCEx_PLL2_Config>
 8004066:	4603      	mov	r3, r0
 8004068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800406c:	e00f      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800406e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004072:	3328      	adds	r3, #40	@ 0x28
 8004074:	2101      	movs	r1, #1
 8004076:	4618      	mov	r0, r3
 8004078:	f001 f818 	bl	80050ac <RCCEx_PLL3_Config>
 800407c:	4603      	mov	r3, r0
 800407e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004082:	e004      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800408a:	e000      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800408c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800408e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10a      	bne.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004096:	4b96      	ldr	r3, [pc, #600]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800409a:	f023 0107 	bic.w	r1, r3, #7
 800409e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040a4:	4a92      	ldr	r2, [pc, #584]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040a6:	430b      	orrs	r3, r1
 80040a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80040aa:	e003      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040bc:	f002 0304 	and.w	r3, r2, #4
 80040c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040c4:	2300      	movs	r3, #0
 80040c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040ca:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80040ce:	460b      	mov	r3, r1
 80040d0:	4313      	orrs	r3, r2
 80040d2:	d044      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040dc:	2b05      	cmp	r3, #5
 80040de:	d825      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80040e0:	a201      	add	r2, pc, #4	@ (adr r2, 80040e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80040e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e6:	bf00      	nop
 80040e8:	08004135 	.word	0x08004135
 80040ec:	08004101 	.word	0x08004101
 80040f0:	08004117 	.word	0x08004117
 80040f4:	08004135 	.word	0x08004135
 80040f8:	08004135 	.word	0x08004135
 80040fc:	08004135 	.word	0x08004135
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004104:	3308      	adds	r3, #8
 8004106:	2101      	movs	r1, #1
 8004108:	4618      	mov	r0, r3
 800410a:	f000 ff1d 	bl	8004f48 <RCCEx_PLL2_Config>
 800410e:	4603      	mov	r3, r0
 8004110:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004114:	e00f      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411a:	3328      	adds	r3, #40	@ 0x28
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f000 ffc4 	bl	80050ac <RCCEx_PLL3_Config>
 8004124:	4603      	mov	r3, r0
 8004126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800412a:	e004      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004132:	e000      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004134:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10b      	bne.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800413e:	4b6c      	ldr	r3, [pc, #432]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004142:	f023 0107 	bic.w	r1, r3, #7
 8004146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800414e:	4a68      	ldr	r2, [pc, #416]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004150:	430b      	orrs	r3, r1
 8004152:	6593      	str	r3, [r2, #88]	@ 0x58
 8004154:	e003      	b.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004156:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800415a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800415e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004166:	f002 0320 	and.w	r3, r2, #32
 800416a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800416e:	2300      	movs	r3, #0
 8004170:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004174:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004178:	460b      	mov	r3, r1
 800417a:	4313      	orrs	r3, r2
 800417c:	d055      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004186:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800418a:	d033      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800418c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004190:	d82c      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004196:	d02f      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004198:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800419c:	d826      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800419e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041a2:	d02b      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80041a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041a8:	d820      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80041aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041ae:	d012      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80041b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041b4:	d81a      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d022      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80041ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041be:	d115      	bne.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c4:	3308      	adds	r3, #8
 80041c6:	2100      	movs	r1, #0
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 febd 	bl	8004f48 <RCCEx_PLL2_Config>
 80041ce:	4603      	mov	r3, r0
 80041d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041d4:	e015      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041da:	3328      	adds	r3, #40	@ 0x28
 80041dc:	2102      	movs	r1, #2
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 ff64 	bl	80050ac <RCCEx_PLL3_Config>
 80041e4:	4603      	mov	r3, r0
 80041e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041ea:	e00a      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041f2:	e006      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041f4:	bf00      	nop
 80041f6:	e004      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041f8:	bf00      	nop
 80041fa:	e002      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041fc:	bf00      	nop
 80041fe:	e000      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004200:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004202:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10b      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800420a:	4b39      	ldr	r3, [pc, #228]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800420c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800420e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421a:	4a35      	ldr	r2, [pc, #212]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800421c:	430b      	orrs	r3, r1
 800421e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004220:	e003      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004226:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800422a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004232:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004236:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800423a:	2300      	movs	r3, #0
 800423c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004240:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004244:	460b      	mov	r3, r1
 8004246:	4313      	orrs	r3, r2
 8004248:	d058      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800424a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004252:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004256:	d033      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004258:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800425c:	d82c      	bhi.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800425e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004262:	d02f      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004264:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004268:	d826      	bhi.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800426a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800426e:	d02b      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004270:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004274:	d820      	bhi.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004276:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800427a:	d012      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800427c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004280:	d81a      	bhi.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004282:	2b00      	cmp	r3, #0
 8004284:	d022      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800428a:	d115      	bne.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800428c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004290:	3308      	adds	r3, #8
 8004292:	2100      	movs	r1, #0
 8004294:	4618      	mov	r0, r3
 8004296:	f000 fe57 	bl	8004f48 <RCCEx_PLL2_Config>
 800429a:	4603      	mov	r3, r0
 800429c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80042a0:	e015      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a6:	3328      	adds	r3, #40	@ 0x28
 80042a8:	2102      	movs	r1, #2
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 fefe 	bl	80050ac <RCCEx_PLL3_Config>
 80042b0:	4603      	mov	r3, r0
 80042b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80042b6:	e00a      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042be:	e006      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042c0:	bf00      	nop
 80042c2:	e004      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042c4:	bf00      	nop
 80042c6:	e002      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042c8:	bf00      	nop
 80042ca:	e000      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10e      	bne.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042d6:	4b06      	ldr	r3, [pc, #24]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042da:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80042de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042e6:	4a02      	ldr	r2, [pc, #8]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042e8:	430b      	orrs	r3, r1
 80042ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80042ec:	e006      	b.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80042ee:	bf00      	nop
 80042f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80042fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004304:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004308:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800430c:	2300      	movs	r3, #0
 800430e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004312:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004316:	460b      	mov	r3, r1
 8004318:	4313      	orrs	r3, r2
 800431a:	d055      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800431c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004320:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004324:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004328:	d033      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800432a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800432e:	d82c      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004330:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004334:	d02f      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800433a:	d826      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800433c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004340:	d02b      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004342:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004346:	d820      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004348:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800434c:	d012      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800434e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004352:	d81a      	bhi.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004354:	2b00      	cmp	r3, #0
 8004356:	d022      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004358:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800435c:	d115      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800435e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004362:	3308      	adds	r3, #8
 8004364:	2100      	movs	r1, #0
 8004366:	4618      	mov	r0, r3
 8004368:	f000 fdee 	bl	8004f48 <RCCEx_PLL2_Config>
 800436c:	4603      	mov	r3, r0
 800436e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004372:	e015      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004378:	3328      	adds	r3, #40	@ 0x28
 800437a:	2102      	movs	r1, #2
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fe95 	bl	80050ac <RCCEx_PLL3_Config>
 8004382:	4603      	mov	r3, r0
 8004384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004388:	e00a      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004390:	e006      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004392:	bf00      	nop
 8004394:	e004      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004396:	bf00      	nop
 8004398:	e002      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800439a:	bf00      	nop
 800439c:	e000      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800439e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10b      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80043a8:	4ba1      	ldr	r3, [pc, #644]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ac:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80043b8:	4a9d      	ldr	r2, [pc, #628]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043ba:	430b      	orrs	r3, r1
 80043bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80043be:	e003      	b.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80043c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d0:	f002 0308 	and.w	r3, r2, #8
 80043d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043d8:	2300      	movs	r3, #0
 80043da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80043de:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80043e2:	460b      	mov	r3, r1
 80043e4:	4313      	orrs	r3, r2
 80043e6:	d01e      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80043e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f4:	d10c      	bne.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fa:	3328      	adds	r3, #40	@ 0x28
 80043fc:	2102      	movs	r1, #2
 80043fe:	4618      	mov	r0, r3
 8004400:	f000 fe54 	bl	80050ac <RCCEx_PLL3_Config>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d002      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004410:	4b87      	ldr	r3, [pc, #540]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004414:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004420:	4a83      	ldr	r2, [pc, #524]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004422:	430b      	orrs	r3, r1
 8004424:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442e:	f002 0310 	and.w	r3, r2, #16
 8004432:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004436:	2300      	movs	r3, #0
 8004438:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800443c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004440:	460b      	mov	r3, r1
 8004442:	4313      	orrs	r3, r2
 8004444:	d01e      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800444e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004452:	d10c      	bne.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004458:	3328      	adds	r3, #40	@ 0x28
 800445a:	2102      	movs	r1, #2
 800445c:	4618      	mov	r0, r3
 800445e:	f000 fe25 	bl	80050ac <RCCEx_PLL3_Config>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800446e:	4b70      	ldr	r3, [pc, #448]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004472:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800447e:	4a6c      	ldr	r2, [pc, #432]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004480:	430b      	orrs	r3, r1
 8004482:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004490:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004494:	2300      	movs	r3, #0
 8004496:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800449a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800449e:	460b      	mov	r3, r1
 80044a0:	4313      	orrs	r3, r2
 80044a2:	d03e      	beq.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80044a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80044ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044b0:	d022      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80044b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044b6:	d81b      	bhi.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d003      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80044bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c0:	d00b      	beq.n	80044da <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80044c2:	e015      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c8:	3308      	adds	r3, #8
 80044ca:	2100      	movs	r1, #0
 80044cc:	4618      	mov	r0, r3
 80044ce:	f000 fd3b 	bl	8004f48 <RCCEx_PLL2_Config>
 80044d2:	4603      	mov	r3, r0
 80044d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044d8:	e00f      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044de:	3328      	adds	r3, #40	@ 0x28
 80044e0:	2102      	movs	r1, #2
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fde2 	bl	80050ac <RCCEx_PLL3_Config>
 80044e8:	4603      	mov	r3, r0
 80044ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044ee:	e004      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044f6:	e000      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80044f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10b      	bne.n	800451a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004502:	4b4b      	ldr	r3, [pc, #300]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004506:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800450a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004512:	4a47      	ldr	r2, [pc, #284]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004514:	430b      	orrs	r3, r1
 8004516:	6593      	str	r3, [r2, #88]	@ 0x58
 8004518:	e003      	b.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800451a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800451e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800452e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004530:	2300      	movs	r3, #0
 8004532:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004534:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004538:	460b      	mov	r3, r1
 800453a:	4313      	orrs	r3, r2
 800453c:	d03b      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800453e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004546:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800454a:	d01f      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800454c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004550:	d818      	bhi.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004552:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004556:	d003      	beq.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004558:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800455c:	d007      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800455e:	e011      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004560:	4b33      	ldr	r3, [pc, #204]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004564:	4a32      	ldr	r2, [pc, #200]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800456a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800456c:	e00f      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800456e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004572:	3328      	adds	r3, #40	@ 0x28
 8004574:	2101      	movs	r1, #1
 8004576:	4618      	mov	r0, r3
 8004578:	f000 fd98 	bl	80050ac <RCCEx_PLL3_Config>
 800457c:	4603      	mov	r3, r0
 800457e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004582:	e004      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800458a:	e000      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800458c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800458e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10b      	bne.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004596:	4b26      	ldr	r3, [pc, #152]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800459e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a6:	4a22      	ldr	r2, [pc, #136]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045a8:	430b      	orrs	r3, r1
 80045aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80045ac:	e003      	b.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80045b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045be:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80045c2:	673b      	str	r3, [r7, #112]	@ 0x70
 80045c4:	2300      	movs	r3, #0
 80045c6:	677b      	str	r3, [r7, #116]	@ 0x74
 80045c8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80045cc:	460b      	mov	r3, r1
 80045ce:	4313      	orrs	r3, r2
 80045d0:	d034      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80045d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80045dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045e0:	d007      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80045e2:	e011      	b.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045e4:	4b12      	ldr	r3, [pc, #72]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e8:	4a11      	ldr	r2, [pc, #68]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045f0:	e00e      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f6:	3308      	adds	r3, #8
 80045f8:	2102      	movs	r1, #2
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fca4 	bl	8004f48 <RCCEx_PLL2_Config>
 8004600:	4603      	mov	r3, r0
 8004602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004606:	e003      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800460e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004610:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10d      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004618:	4b05      	ldr	r3, [pc, #20]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800461a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800461c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004620:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004624:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004626:	4a02      	ldr	r2, [pc, #8]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004628:	430b      	orrs	r3, r1
 800462a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800462c:	e006      	b.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800462e:	bf00      	nop
 8004630:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004638:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800463c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004644:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004648:	66bb      	str	r3, [r7, #104]	@ 0x68
 800464a:	2300      	movs	r3, #0
 800464c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800464e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004652:	460b      	mov	r3, r1
 8004654:	4313      	orrs	r3, r2
 8004656:	d00c      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465c:	3328      	adds	r3, #40	@ 0x28
 800465e:	2102      	movs	r1, #2
 8004660:	4618      	mov	r0, r3
 8004662:	f000 fd23 	bl	80050ac <RCCEx_PLL3_Config>
 8004666:	4603      	mov	r3, r0
 8004668:	2b00      	cmp	r3, #0
 800466a:	d002      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800467e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004680:	2300      	movs	r3, #0
 8004682:	667b      	str	r3, [r7, #100]	@ 0x64
 8004684:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004688:	460b      	mov	r3, r1
 800468a:	4313      	orrs	r3, r2
 800468c:	d038      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800468e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004696:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800469a:	d018      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800469c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a0:	d811      	bhi.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80046a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a6:	d014      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80046a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ac:	d80b      	bhi.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d011      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80046b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046b6:	d106      	bne.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046b8:	4bc3      	ldr	r3, [pc, #780]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046bc:	4ac2      	ldr	r2, [pc, #776]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80046c4:	e008      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046cc:	e004      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046ce:	bf00      	nop
 80046d0:	e002      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046d2:	bf00      	nop
 80046d4:	e000      	b.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10b      	bne.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046e0:	4bb9      	ldr	r3, [pc, #740]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046e4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046f0:	4ab5      	ldr	r2, [pc, #724]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046f2:	430b      	orrs	r3, r1
 80046f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80046f6:	e003      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004708:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800470c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800470e:	2300      	movs	r3, #0
 8004710:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004712:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004716:	460b      	mov	r3, r1
 8004718:	4313      	orrs	r3, r2
 800471a:	d009      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800471c:	4baa      	ldr	r3, [pc, #680]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800471e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004720:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004728:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800472a:	4aa7      	ldr	r2, [pc, #668]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800472c:	430b      	orrs	r3, r1
 800472e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004738:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800473c:	653b      	str	r3, [r7, #80]	@ 0x50
 800473e:	2300      	movs	r3, #0
 8004740:	657b      	str	r3, [r7, #84]	@ 0x54
 8004742:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004746:	460b      	mov	r3, r1
 8004748:	4313      	orrs	r3, r2
 800474a:	d00a      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800474c:	4b9e      	ldr	r3, [pc, #632]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004758:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800475c:	4a9a      	ldr	r2, [pc, #616]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800475e:	430b      	orrs	r3, r1
 8004760:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800476e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004770:	2300      	movs	r3, #0
 8004772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004774:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004778:	460b      	mov	r3, r1
 800477a:	4313      	orrs	r3, r2
 800477c:	d009      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800477e:	4b92      	ldr	r3, [pc, #584]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004782:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800478c:	4a8e      	ldr	r2, [pc, #568]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800478e:	430b      	orrs	r3, r1
 8004790:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800479e:	643b      	str	r3, [r7, #64]	@ 0x40
 80047a0:	2300      	movs	r3, #0
 80047a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80047a4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80047a8:	460b      	mov	r3, r1
 80047aa:	4313      	orrs	r3, r2
 80047ac:	d00e      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047ae:	4b86      	ldr	r3, [pc, #536]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	4a85      	ldr	r2, [pc, #532]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80047b8:	6113      	str	r3, [r2, #16]
 80047ba:	4b83      	ldr	r3, [pc, #524]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047bc:	6919      	ldr	r1, [r3, #16]
 80047be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80047c6:	4a80      	ldr	r2, [pc, #512]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047c8:	430b      	orrs	r3, r1
 80047ca:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80047cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80047d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047da:	2300      	movs	r3, #0
 80047dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047de:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80047e2:	460b      	mov	r3, r1
 80047e4:	4313      	orrs	r3, r2
 80047e6:	d009      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80047e8:	4b77      	ldr	r3, [pc, #476]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ec:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f6:	4a74      	ldr	r2, [pc, #464]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047f8:	430b      	orrs	r3, r1
 80047fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004804:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004808:	633b      	str	r3, [r7, #48]	@ 0x30
 800480a:	2300      	movs	r3, #0
 800480c:	637b      	str	r3, [r7, #52]	@ 0x34
 800480e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004812:	460b      	mov	r3, r1
 8004814:	4313      	orrs	r3, r2
 8004816:	d00a      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004818:	4b6b      	ldr	r3, [pc, #428]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800481a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004824:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004828:	4a67      	ldr	r2, [pc, #412]	@ (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800482a:	430b      	orrs	r3, r1
 800482c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800482e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004836:	2100      	movs	r1, #0
 8004838:	62b9      	str	r1, [r7, #40]	@ 0x28
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004840:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004844:	460b      	mov	r3, r1
 8004846:	4313      	orrs	r3, r2
 8004848:	d011      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800484a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484e:	3308      	adds	r3, #8
 8004850:	2100      	movs	r1, #0
 8004852:	4618      	mov	r0, r3
 8004854:	f000 fb78 	bl	8004f48 <RCCEx_PLL2_Config>
 8004858:	4603      	mov	r3, r0
 800485a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800485e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800486a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800486e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004876:	2100      	movs	r1, #0
 8004878:	6239      	str	r1, [r7, #32]
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004880:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004884:	460b      	mov	r3, r1
 8004886:	4313      	orrs	r3, r2
 8004888:	d011      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800488a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488e:	3308      	adds	r3, #8
 8004890:	2101      	movs	r1, #1
 8004892:	4618      	mov	r0, r3
 8004894:	f000 fb58 	bl	8004f48 <RCCEx_PLL2_Config>
 8004898:	4603      	mov	r3, r0
 800489a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800489e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80048ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	2100      	movs	r1, #0
 80048b8:	61b9      	str	r1, [r7, #24]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	61fb      	str	r3, [r7, #28]
 80048c0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80048c4:	460b      	mov	r3, r1
 80048c6:	4313      	orrs	r3, r2
 80048c8:	d011      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ce:	3308      	adds	r3, #8
 80048d0:	2102      	movs	r1, #2
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fb38 	bl	8004f48 <RCCEx_PLL2_Config>
 80048d8:	4603      	mov	r3, r0
 80048da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80048de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80048ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f6:	2100      	movs	r1, #0
 80048f8:	6139      	str	r1, [r7, #16]
 80048fa:	f003 0308 	and.w	r3, r3, #8
 80048fe:	617b      	str	r3, [r7, #20]
 8004900:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004904:	460b      	mov	r3, r1
 8004906:	4313      	orrs	r3, r2
 8004908:	d011      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800490a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490e:	3328      	adds	r3, #40	@ 0x28
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f000 fbca 	bl	80050ac <RCCEx_PLL3_Config>
 8004918:	4603      	mov	r3, r0
 800491a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800491e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800492a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800492e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004936:	2100      	movs	r1, #0
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	f003 0310 	and.w	r3, r3, #16
 800493e:	60fb      	str	r3, [r7, #12]
 8004940:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004944:	460b      	mov	r3, r1
 8004946:	4313      	orrs	r3, r2
 8004948:	d011      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800494a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494e:	3328      	adds	r3, #40	@ 0x28
 8004950:	2101      	movs	r1, #1
 8004952:	4618      	mov	r0, r3
 8004954:	f000 fbaa 	bl	80050ac <RCCEx_PLL3_Config>
 8004958:	4603      	mov	r3, r0
 800495a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800495e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800496a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800496e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004976:	2100      	movs	r1, #0
 8004978:	6039      	str	r1, [r7, #0]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	607b      	str	r3, [r7, #4]
 8004980:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004984:	460b      	mov	r3, r1
 8004986:	4313      	orrs	r3, r2
 8004988:	d011      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800498a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498e:	3328      	adds	r3, #40	@ 0x28
 8004990:	2102      	movs	r1, #2
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fb8a 	bl	80050ac <RCCEx_PLL3_Config>
 8004998:	4603      	mov	r3, r0
 800499a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800499e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80049ae:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80049b6:	2300      	movs	r3, #0
 80049b8:	e000      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
}
 80049bc:	4618      	mov	r0, r3
 80049be:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80049c2:	46bd      	mov	sp, r7
 80049c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049c8:	58024400 	.word	0x58024400

080049cc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80049d0:	f7fe fd54 	bl	800347c <HAL_RCC_GetHCLKFreq>
 80049d4:	4602      	mov	r2, r0
 80049d6:	4b06      	ldr	r3, [pc, #24]	@ (80049f0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	4904      	ldr	r1, [pc, #16]	@ (80049f4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80049e2:	5ccb      	ldrb	r3, [r1, r3]
 80049e4:	f003 031f 	and.w	r3, r3, #31
 80049e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	58024400 	.word	0x58024400
 80049f4:	0800c0d4 	.word	0x0800c0d4

080049f8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b089      	sub	sp, #36	@ 0x24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a00:	4ba1      	ldr	r3, [pc, #644]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a04:	f003 0303 	and.w	r3, r3, #3
 8004a08:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004a0a:	4b9f      	ldr	r3, [pc, #636]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0e:	0b1b      	lsrs	r3, r3, #12
 8004a10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a14:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004a16:	4b9c      	ldr	r3, [pc, #624]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1a:	091b      	lsrs	r3, r3, #4
 8004a1c:	f003 0301 	and.w	r3, r3, #1
 8004a20:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004a22:	4b99      	ldr	r3, [pc, #612]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a26:	08db      	lsrs	r3, r3, #3
 8004a28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	fb02 f303 	mul.w	r3, r2, r3
 8004a32:	ee07 3a90 	vmov	s15, r3
 8004a36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a3a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f000 8111 	beq.w	8004c68 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	f000 8083 	beq.w	8004b54 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	f200 80a1 	bhi.w	8004b98 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d056      	beq.n	8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004a62:	e099      	b.n	8004b98 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a64:	4b88      	ldr	r3, [pc, #544]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0320 	and.w	r3, r3, #32
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d02d      	beq.n	8004acc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a70:	4b85      	ldr	r3, [pc, #532]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	08db      	lsrs	r3, r3, #3
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	4a84      	ldr	r2, [pc, #528]	@ (8004c8c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a80:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	ee07 3a90 	vmov	s15, r3
 8004a88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	ee07 3a90 	vmov	s15, r3
 8004a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a9a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004aca:	e087      	b.n	8004bdc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	ee07 3a90 	vmov	s15, r3
 8004ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004c94 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ade:	4b6a      	ldr	r3, [pc, #424]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8004af2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b0e:	e065      	b.n	8004bdc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004c98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b22:	4b59      	ldr	r3, [pc, #356]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b32:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b36:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b52:	e043      	b.n	8004bdc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	ee07 3a90 	vmov	s15, r3
 8004b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b5e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004c9c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004b62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b66:	4b48      	ldr	r3, [pc, #288]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b6e:	ee07 3a90 	vmov	s15, r3
 8004b72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b76:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b7a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b96:	e021      	b.n	8004bdc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	ee07 3a90 	vmov	s15, r3
 8004b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004c98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004ba6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004baa:	4b37      	ldr	r3, [pc, #220]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb2:	ee07 3a90 	vmov	s15, r3
 8004bb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bba:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bbe:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004c90 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004bc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bda:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004bdc:	4b2a      	ldr	r3, [pc, #168]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be0:	0a5b      	lsrs	r3, r3, #9
 8004be2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004be6:	ee07 3a90 	vmov	s15, r3
 8004bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004bf6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c02:	ee17 2a90 	vmov	r2, s15
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0e:	0c1b      	lsrs	r3, r3, #16
 8004c10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c14:	ee07 3a90 	vmov	s15, r3
 8004c18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c20:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c24:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c30:	ee17 2a90 	vmov	r2, s15
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004c38:	4b13      	ldr	r3, [pc, #76]	@ (8004c88 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3c:	0e1b      	lsrs	r3, r3, #24
 8004c3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c42:	ee07 3a90 	vmov	s15, r3
 8004c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c52:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c5e:	ee17 2a90 	vmov	r2, s15
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004c66:	e008      	b.n	8004c7a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	609a      	str	r2, [r3, #8]
}
 8004c7a:	bf00      	nop
 8004c7c:	3724      	adds	r7, #36	@ 0x24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	58024400 	.word	0x58024400
 8004c8c:	03d09000 	.word	0x03d09000
 8004c90:	46000000 	.word	0x46000000
 8004c94:	4c742400 	.word	0x4c742400
 8004c98:	4a742400 	.word	0x4a742400
 8004c9c:	4af42400 	.word	0x4af42400

08004ca0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b089      	sub	sp, #36	@ 0x24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ca8:	4ba1      	ldr	r3, [pc, #644]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cac:	f003 0303 	and.w	r3, r3, #3
 8004cb0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004cb2:	4b9f      	ldr	r3, [pc, #636]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb6:	0d1b      	lsrs	r3, r3, #20
 8004cb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cbc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004cbe:	4b9c      	ldr	r3, [pc, #624]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc2:	0a1b      	lsrs	r3, r3, #8
 8004cc4:	f003 0301 	and.w	r3, r3, #1
 8004cc8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004cca:	4b99      	ldr	r3, [pc, #612]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cce:	08db      	lsrs	r3, r3, #3
 8004cd0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	fb02 f303 	mul.w	r3, r2, r3
 8004cda:	ee07 3a90 	vmov	s15, r3
 8004cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ce2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8111 	beq.w	8004f10 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	f000 8083 	beq.w	8004dfc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	2b02      	cmp	r3, #2
 8004cfa:	f200 80a1 	bhi.w	8004e40 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d003      	beq.n	8004d0c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d056      	beq.n	8004db8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004d0a:	e099      	b.n	8004e40 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d0c:	4b88      	ldr	r3, [pc, #544]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0320 	and.w	r3, r3, #32
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d02d      	beq.n	8004d74 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d18:	4b85      	ldr	r3, [pc, #532]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	08db      	lsrs	r3, r3, #3
 8004d1e:	f003 0303 	and.w	r3, r3, #3
 8004d22:	4a84      	ldr	r2, [pc, #528]	@ (8004f34 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004d24:	fa22 f303 	lsr.w	r3, r2, r3
 8004d28:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	ee07 3a90 	vmov	s15, r3
 8004d30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	ee07 3a90 	vmov	s15, r3
 8004d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d42:	4b7b      	ldr	r3, [pc, #492]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d4a:	ee07 3a90 	vmov	s15, r3
 8004d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d52:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d56:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004f38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d6e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004d72:	e087      	b.n	8004e84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	ee07 3a90 	vmov	s15, r3
 8004d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d7e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004f3c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d86:	4b6a      	ldr	r3, [pc, #424]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d8e:	ee07 3a90 	vmov	s15, r3
 8004d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d96:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d9a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004f38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004db6:	e065      	b.n	8004e84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	ee07 3a90 	vmov	s15, r3
 8004dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dc2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004f40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dca:	4b59      	ldr	r3, [pc, #356]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dda:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dde:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004f38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004df6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dfa:	e043      	b.n	8004e84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	ee07 3a90 	vmov	s15, r3
 8004e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e06:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004f44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e0e:	4b48      	ldr	r3, [pc, #288]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e16:	ee07 3a90 	vmov	s15, r3
 8004e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e22:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004f38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e3e:	e021      	b.n	8004e84 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	ee07 3a90 	vmov	s15, r3
 8004e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e4a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004f40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004e4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e52:	4b37      	ldr	r3, [pc, #220]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e5a:	ee07 3a90 	vmov	s15, r3
 8004e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e62:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e66:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004f38 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e82:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004e84:	4b2a      	ldr	r3, [pc, #168]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e88:	0a5b      	lsrs	r3, r3, #9
 8004e8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e8e:	ee07 3a90 	vmov	s15, r3
 8004e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ea2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ea6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eaa:	ee17 2a90 	vmov	r2, s15
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb6:	0c1b      	lsrs	r3, r3, #16
 8004eb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ebc:	ee07 3a90 	vmov	s15, r3
 8004ec0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ec8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ecc:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ed0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ed4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ed8:	ee17 2a90 	vmov	r2, s15
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004ee0:	4b13      	ldr	r3, [pc, #76]	@ (8004f30 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee4:	0e1b      	lsrs	r3, r3, #24
 8004ee6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eea:	ee07 3a90 	vmov	s15, r3
 8004eee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ef2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ef6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004efa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004efe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f06:	ee17 2a90 	vmov	r2, s15
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004f0e:	e008      	b.n	8004f22 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	609a      	str	r2, [r3, #8]
}
 8004f22:	bf00      	nop
 8004f24:	3724      	adds	r7, #36	@ 0x24
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	58024400 	.word	0x58024400
 8004f34:	03d09000 	.word	0x03d09000
 8004f38:	46000000 	.word	0x46000000
 8004f3c:	4c742400 	.word	0x4c742400
 8004f40:	4a742400 	.word	0x4a742400
 8004f44:	4af42400 	.word	0x4af42400

08004f48 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f52:	2300      	movs	r3, #0
 8004f54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f56:	4b53      	ldr	r3, [pc, #332]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5a:	f003 0303 	and.w	r3, r3, #3
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	d101      	bne.n	8004f66 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e099      	b.n	800509a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f66:	4b4f      	ldr	r3, [pc, #316]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a4e      	ldr	r2, [pc, #312]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004f6c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f72:	f7fc ff61 	bl	8001e38 <HAL_GetTick>
 8004f76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f78:	e008      	b.n	8004f8c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f7a:	f7fc ff5d 	bl	8001e38 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	d901      	bls.n	8004f8c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e086      	b.n	800509a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f8c:	4b45      	ldr	r3, [pc, #276]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d1f0      	bne.n	8004f7a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f98:	4b42      	ldr	r3, [pc, #264]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004f9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f9c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	031b      	lsls	r3, r3, #12
 8004fa6:	493f      	ldr	r1, [pc, #252]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	628b      	str	r3, [r1, #40]	@ 0x28
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	025b      	lsls	r3, r3, #9
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	3b01      	subs	r3, #1
 8004fc8:	041b      	lsls	r3, r3, #16
 8004fca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	061b      	lsls	r3, r3, #24
 8004fd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004fdc:	4931      	ldr	r1, [pc, #196]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004fe2:	4b30      	ldr	r3, [pc, #192]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	695b      	ldr	r3, [r3, #20]
 8004fee:	492d      	ldr	r1, [pc, #180]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8004ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff8:	f023 0220 	bic.w	r2, r3, #32
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	4928      	ldr	r1, [pc, #160]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005002:	4313      	orrs	r3, r2
 8005004:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005006:	4b27      	ldr	r3, [pc, #156]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500a:	4a26      	ldr	r2, [pc, #152]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800500c:	f023 0310 	bic.w	r3, r3, #16
 8005010:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005012:	4b24      	ldr	r3, [pc, #144]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005014:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005016:	4b24      	ldr	r3, [pc, #144]	@ (80050a8 <RCCEx_PLL2_Config+0x160>)
 8005018:	4013      	ands	r3, r2
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	69d2      	ldr	r2, [r2, #28]
 800501e:	00d2      	lsls	r2, r2, #3
 8005020:	4920      	ldr	r1, [pc, #128]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005022:	4313      	orrs	r3, r2
 8005024:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005026:	4b1f      	ldr	r3, [pc, #124]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502a:	4a1e      	ldr	r2, [pc, #120]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800502c:	f043 0310 	orr.w	r3, r3, #16
 8005030:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d106      	bne.n	8005046 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005038:	4b1a      	ldr	r3, [pc, #104]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800503a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503c:	4a19      	ldr	r2, [pc, #100]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800503e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005042:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005044:	e00f      	b.n	8005066 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d106      	bne.n	800505a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800504c:	4b15      	ldr	r3, [pc, #84]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800504e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005050:	4a14      	ldr	r2, [pc, #80]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005052:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005056:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005058:	e005      	b.n	8005066 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800505a:	4b12      	ldr	r3, [pc, #72]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800505c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505e:	4a11      	ldr	r2, [pc, #68]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005064:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005066:	4b0f      	ldr	r3, [pc, #60]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a0e      	ldr	r2, [pc, #56]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800506c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005070:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005072:	f7fc fee1 	bl	8001e38 <HAL_GetTick>
 8005076:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005078:	e008      	b.n	800508c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800507a:	f7fc fedd 	bl	8001e38 <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	2b02      	cmp	r3, #2
 8005086:	d901      	bls.n	800508c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005088:	2303      	movs	r3, #3
 800508a:	e006      	b.n	800509a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800508c:	4b05      	ldr	r3, [pc, #20]	@ (80050a4 <RCCEx_PLL2_Config+0x15c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d0f0      	beq.n	800507a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005098:	7bfb      	ldrb	r3, [r7, #15]
}
 800509a:	4618      	mov	r0, r3
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	58024400 	.word	0x58024400
 80050a8:	ffff0007 	.word	0xffff0007

080050ac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050b6:	2300      	movs	r3, #0
 80050b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050ba:	4b53      	ldr	r3, [pc, #332]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80050bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	2b03      	cmp	r3, #3
 80050c4:	d101      	bne.n	80050ca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e099      	b.n	80051fe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80050ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a4e      	ldr	r2, [pc, #312]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80050d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050d6:	f7fc feaf 	bl	8001e38 <HAL_GetTick>
 80050da:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050dc:	e008      	b.n	80050f0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80050de:	f7fc feab 	bl	8001e38 <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d901      	bls.n	80050f0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	e086      	b.n	80051fe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050f0:	4b45      	ldr	r3, [pc, #276]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1f0      	bne.n	80050de <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80050fc:	4b42      	ldr	r3, [pc, #264]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80050fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005100:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	051b      	lsls	r3, r3, #20
 800510a:	493f      	ldr	r1, [pc, #252]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 800510c:	4313      	orrs	r3, r2
 800510e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	3b01      	subs	r3, #1
 8005116:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	3b01      	subs	r3, #1
 8005120:	025b      	lsls	r3, r3, #9
 8005122:	b29b      	uxth	r3, r3
 8005124:	431a      	orrs	r2, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	3b01      	subs	r3, #1
 800512c:	041b      	lsls	r3, r3, #16
 800512e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	3b01      	subs	r3, #1
 800513a:	061b      	lsls	r3, r3, #24
 800513c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005140:	4931      	ldr	r1, [pc, #196]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005142:	4313      	orrs	r3, r2
 8005144:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005146:	4b30      	ldr	r3, [pc, #192]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	492d      	ldr	r1, [pc, #180]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005154:	4313      	orrs	r3, r2
 8005156:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005158:	4b2b      	ldr	r3, [pc, #172]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 800515a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	4928      	ldr	r1, [pc, #160]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005166:	4313      	orrs	r3, r2
 8005168:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800516a:	4b27      	ldr	r3, [pc, #156]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 800516c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516e:	4a26      	ldr	r2, [pc, #152]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005170:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005174:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005176:	4b24      	ldr	r3, [pc, #144]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005178:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800517a:	4b24      	ldr	r3, [pc, #144]	@ (800520c <RCCEx_PLL3_Config+0x160>)
 800517c:	4013      	ands	r3, r2
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	69d2      	ldr	r2, [r2, #28]
 8005182:	00d2      	lsls	r2, r2, #3
 8005184:	4920      	ldr	r1, [pc, #128]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005186:	4313      	orrs	r3, r2
 8005188:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800518a:	4b1f      	ldr	r3, [pc, #124]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 800518c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518e:	4a1e      	ldr	r2, [pc, #120]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 8005190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005194:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d106      	bne.n	80051aa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800519c:	4b1a      	ldr	r3, [pc, #104]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 800519e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051a0:	4a19      	ldr	r2, [pc, #100]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80051a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80051a8:	e00f      	b.n	80051ca <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d106      	bne.n	80051be <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80051b0:	4b15      	ldr	r3, [pc, #84]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b4:	4a14      	ldr	r2, [pc, #80]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80051bc:	e005      	b.n	80051ca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80051be:	4b12      	ldr	r3, [pc, #72]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c2:	4a11      	ldr	r2, [pc, #68]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80051c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80051ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a0e      	ldr	r2, [pc, #56]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051d6:	f7fc fe2f 	bl	8001e38 <HAL_GetTick>
 80051da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051dc:	e008      	b.n	80051f0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051de:	f7fc fe2b 	bl	8001e38 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e006      	b.n	80051fe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051f0:	4b05      	ldr	r3, [pc, #20]	@ (8005208 <RCCEx_PLL3_Config+0x15c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f0      	beq.n	80051de <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	58024400 	.word	0x58024400
 800520c:	ffff0007 	.word	0xffff0007

08005210 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e10f      	b.n	8005442 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a87      	ldr	r2, [pc, #540]	@ (800544c <HAL_SPI_Init+0x23c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d00f      	beq.n	8005252 <HAL_SPI_Init+0x42>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a86      	ldr	r2, [pc, #536]	@ (8005450 <HAL_SPI_Init+0x240>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d00a      	beq.n	8005252 <HAL_SPI_Init+0x42>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a84      	ldr	r2, [pc, #528]	@ (8005454 <HAL_SPI_Init+0x244>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d005      	beq.n	8005252 <HAL_SPI_Init+0x42>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	2b0f      	cmp	r3, #15
 800524c:	d901      	bls.n	8005252 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e0f7      	b.n	8005442 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 fe2e 	bl	8005eb4 <SPI_GetPacketSize>
 8005258:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a7b      	ldr	r2, [pc, #492]	@ (800544c <HAL_SPI_Init+0x23c>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d00c      	beq.n	800527e <HAL_SPI_Init+0x6e>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a79      	ldr	r2, [pc, #484]	@ (8005450 <HAL_SPI_Init+0x240>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d007      	beq.n	800527e <HAL_SPI_Init+0x6e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a78      	ldr	r2, [pc, #480]	@ (8005454 <HAL_SPI_Init+0x244>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d002      	beq.n	800527e <HAL_SPI_Init+0x6e>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2b08      	cmp	r3, #8
 800527c:	d811      	bhi.n	80052a2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005282:	4a72      	ldr	r2, [pc, #456]	@ (800544c <HAL_SPI_Init+0x23c>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d009      	beq.n	800529c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a70      	ldr	r2, [pc, #448]	@ (8005450 <HAL_SPI_Init+0x240>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d004      	beq.n	800529c <HAL_SPI_Init+0x8c>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a6f      	ldr	r2, [pc, #444]	@ (8005454 <HAL_SPI_Init+0x244>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d104      	bne.n	80052a6 <HAL_SPI_Init+0x96>
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2b10      	cmp	r3, #16
 80052a0:	d901      	bls.n	80052a6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e0cd      	b.n	8005442 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d106      	bne.n	80052c0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fc f9ec 	bl	8001698 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 0201 	bic.w	r2, r2, #1
 80052d6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80052e2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052ec:	d119      	bne.n	8005322 <HAL_SPI_Init+0x112>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052f6:	d103      	bne.n	8005300 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d008      	beq.n	8005312 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10c      	bne.n	8005322 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800530c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005310:	d107      	bne.n	8005322 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005320:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00f      	beq.n	800534e <HAL_SPI_Init+0x13e>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	2b06      	cmp	r3, #6
 8005334:	d90b      	bls.n	800534e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	e007      	b.n	800535e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800535c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	69da      	ldr	r2, [r3, #28]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005366:	431a      	orrs	r2, r3
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	431a      	orrs	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005370:	ea42 0103 	orr.w	r1, r2, r3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	430a      	orrs	r2, r1
 800537e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	431a      	orrs	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	431a      	orrs	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	695b      	ldr	r3, [r3, #20]
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	431a      	orrs	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	431a      	orrs	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053b2:	431a      	orrs	r2, r3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053be:	ea42 0103 	orr.w	r1, r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d113      	bne.n	80053fe <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053e8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053fc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f022 0201 	bic.w	r2, r2, #1
 800540c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	40013000 	.word	0x40013000
 8005450:	40003800 	.word	0x40003800
 8005454:	40003c00 	.word	0x40003c00

08005458 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b088      	sub	sp, #32
 800545c:	af02      	add	r7, sp, #8
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	603b      	str	r3, [r7, #0]
 8005464:	4613      	mov	r3, r2
 8005466:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3320      	adds	r3, #32
 800546e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005470:	f7fc fce2 	bl	8001e38 <HAL_GetTick>
 8005474:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b01      	cmp	r3, #1
 8005480:	d001      	beq.n	8005486 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8005482:	2302      	movs	r3, #2
 8005484:	e1d1      	b.n	800582a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d002      	beq.n	8005492 <HAL_SPI_Transmit+0x3a>
 800548c:	88fb      	ldrh	r3, [r7, #6]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d101      	bne.n	8005496 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e1c9      	b.n	800582a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_SPI_Transmit+0x4c>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e1c2      	b.n	800582a <HAL_SPI_Transmit+0x3d2>
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2203      	movs	r2, #3
 80054b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	88fa      	ldrh	r2, [r7, #6]
 80054c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	88fa      	ldrh	r2, [r7, #6]
 80054ce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80054fc:	d108      	bne.n	8005510 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800550c:	601a      	str	r2, [r3, #0]
 800550e:	e009      	b.n	8005524 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005522:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	4b96      	ldr	r3, [pc, #600]	@ (8005784 <HAL_SPI_Transmit+0x32c>)
 800552c:	4013      	ands	r3, r2
 800552e:	88f9      	ldrh	r1, [r7, #6]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	430b      	orrs	r3, r1
 8005536:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f042 0201 	orr.w	r2, r2, #1
 8005546:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005550:	d107      	bne.n	8005562 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005560:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	2b0f      	cmp	r3, #15
 8005568:	d947      	bls.n	80055fa <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800556a:	e03f      	b.n	80055ec <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	f003 0302 	and.w	r3, r3, #2
 8005576:	2b02      	cmp	r3, #2
 8005578:	d114      	bne.n	80055a4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6812      	ldr	r2, [r2, #0]
 8005584:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800558a:	1d1a      	adds	r2, r3, #4
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005596:	b29b      	uxth	r3, r3
 8005598:	3b01      	subs	r3, #1
 800559a:	b29a      	uxth	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80055a2:	e023      	b.n	80055ec <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055a4:	f7fc fc48 	bl	8001e38 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d803      	bhi.n	80055bc <HAL_SPI_Transmit+0x164>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ba:	d102      	bne.n	80055c2 <HAL_SPI_Transmit+0x16a>
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d114      	bne.n	80055ec <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fba8 	bl	8005d18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e11e      	b.n	800582a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d1b9      	bne.n	800556c <HAL_SPI_Transmit+0x114>
 80055f8:	e0f1      	b.n	80057de <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	2b07      	cmp	r3, #7
 8005600:	f240 80e6 	bls.w	80057d0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8005604:	e05d      	b.n	80056c2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	695b      	ldr	r3, [r3, #20]
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	2b02      	cmp	r3, #2
 8005612:	d132      	bne.n	800567a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800561a:	b29b      	uxth	r3, r3
 800561c:	2b01      	cmp	r3, #1
 800561e:	d918      	bls.n	8005652 <HAL_SPI_Transmit+0x1fa>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005624:	2b00      	cmp	r3, #0
 8005626:	d014      	beq.n	8005652 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	6812      	ldr	r2, [r2, #0]
 8005632:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005638:	1d1a      	adds	r2, r3, #4
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005644:	b29b      	uxth	r3, r3
 8005646:	3b02      	subs	r3, #2
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005650:	e037      	b.n	80056c2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005656:	881a      	ldrh	r2, [r3, #0]
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005660:	1c9a      	adds	r2, r3, #2
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800566c:	b29b      	uxth	r3, r3
 800566e:	3b01      	subs	r3, #1
 8005670:	b29a      	uxth	r2, r3
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005678:	e023      	b.n	80056c2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800567a:	f7fc fbdd 	bl	8001e38 <HAL_GetTick>
 800567e:	4602      	mov	r2, r0
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	683a      	ldr	r2, [r7, #0]
 8005686:	429a      	cmp	r2, r3
 8005688:	d803      	bhi.n	8005692 <HAL_SPI_Transmit+0x23a>
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005690:	d102      	bne.n	8005698 <HAL_SPI_Transmit+0x240>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d114      	bne.n	80056c2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005698:	68f8      	ldr	r0, [r7, #12]
 800569a:	f000 fb3d 	bl	8005d18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056a4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e0b3      	b.n	800582a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d19b      	bne.n	8005606 <HAL_SPI_Transmit+0x1ae>
 80056ce:	e086      	b.n	80057de <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	f003 0302 	and.w	r3, r3, #2
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d154      	bne.n	8005788 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	2b03      	cmp	r3, #3
 80056e8:	d918      	bls.n	800571c <HAL_SPI_Transmit+0x2c4>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ee:	2b40      	cmp	r3, #64	@ 0x40
 80056f0:	d914      	bls.n	800571c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6812      	ldr	r2, [r2, #0]
 80056fc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005702:	1d1a      	adds	r2, r3, #4
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800570e:	b29b      	uxth	r3, r3
 8005710:	3b04      	subs	r3, #4
 8005712:	b29a      	uxth	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800571a:	e059      	b.n	80057d0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005722:	b29b      	uxth	r3, r3
 8005724:	2b01      	cmp	r3, #1
 8005726:	d917      	bls.n	8005758 <HAL_SPI_Transmit+0x300>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800572c:	2b00      	cmp	r3, #0
 800572e:	d013      	beq.n	8005758 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005734:	881a      	ldrh	r2, [r3, #0]
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800573e:	1c9a      	adds	r2, r3, #2
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800574a:	b29b      	uxth	r3, r3
 800574c:	3b02      	subs	r3, #2
 800574e:	b29a      	uxth	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005756:	e03b      	b.n	80057d0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3320      	adds	r3, #32
 8005762:	7812      	ldrb	r2, [r2, #0]
 8005764:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800576a:	1c5a      	adds	r2, r3, #1
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005782:	e025      	b.n	80057d0 <HAL_SPI_Transmit+0x378>
 8005784:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005788:	f7fc fb56 	bl	8001e38 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	683a      	ldr	r2, [r7, #0]
 8005794:	429a      	cmp	r2, r3
 8005796:	d803      	bhi.n	80057a0 <HAL_SPI_Transmit+0x348>
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579e:	d102      	bne.n	80057a6 <HAL_SPI_Transmit+0x34e>
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d114      	bne.n	80057d0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f000 fab6 	bl	8005d18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e02c      	b.n	800582a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f47f af79 	bne.w	80056d0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	9300      	str	r3, [sp, #0]
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	2200      	movs	r2, #0
 80057e6:	2108      	movs	r1, #8
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 fb35 	bl	8005e58 <SPI_WaitOnFlagUntilTimeout>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d007      	beq.n	8005804 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057fa:	f043 0220 	orr.w	r2, r3, #32
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 fa87 	bl	8005d18 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005820:	2b00      	cmp	r3, #0
 8005822:	d001      	beq.n	8005828 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e000      	b.n	800582a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8005828:	2300      	movs	r3, #0
  }
}
 800582a:	4618      	mov	r0, r3
 800582c:	3718      	adds	r7, #24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop

08005834 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	603b      	str	r3, [r7, #0]
 8005840:	4613      	mov	r3, r2
 8005842:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005848:	095b      	lsrs	r3, r3, #5
 800584a:	b29b      	uxth	r3, r3
 800584c:	3301      	adds	r3, #1
 800584e:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3330      	adds	r3, #48	@ 0x30
 8005856:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005858:	f7fc faee 	bl	8001e38 <HAL_GetTick>
 800585c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b01      	cmp	r3, #1
 8005868:	d001      	beq.n	800586e <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800586a:	2302      	movs	r3, #2
 800586c:	e250      	b.n	8005d10 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d002      	beq.n	800587a <HAL_SPI_Receive+0x46>
 8005874:	88fb      	ldrh	r3, [r7, #6]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e248      	b.n	8005d10 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005884:	2b01      	cmp	r3, #1
 8005886:	d101      	bne.n	800588c <HAL_SPI_Receive+0x58>
 8005888:	2302      	movs	r3, #2
 800588a:	e241      	b.n	8005d10 <HAL_SPI_Receive+0x4dc>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2204      	movs	r2, #4
 8005898:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	88fa      	ldrh	r2, [r7, #6]
 80058ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	88fa      	ldrh	r2, [r7, #6]
 80058b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80058e4:	d108      	bne.n	80058f8 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058f4:	601a      	str	r2, [r3, #0]
 80058f6:	e009      	b.n	800590c <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800590a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685a      	ldr	r2, [r3, #4]
 8005912:	4b95      	ldr	r3, [pc, #596]	@ (8005b68 <HAL_SPI_Receive+0x334>)
 8005914:	4013      	ands	r3, r2
 8005916:	88f9      	ldrh	r1, [r7, #6]
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	6812      	ldr	r2, [r2, #0]
 800591c:	430b      	orrs	r3, r1
 800591e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0201 	orr.w	r2, r2, #1
 800592e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005938:	d107      	bne.n	800594a <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005948:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	2b0f      	cmp	r3, #15
 8005950:	d96c      	bls.n	8005a2c <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005952:	e064      	b.n	8005a1e <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	695b      	ldr	r3, [r3, #20]
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b01      	cmp	r3, #1
 8005968:	d114      	bne.n	8005994 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005972:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005974:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800597a:	1d1a      	adds	r2, r3, #4
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005992:	e044      	b.n	8005a1e <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800599a:	b29b      	uxth	r3, r3
 800599c:	8bfa      	ldrh	r2, [r7, #30]
 800599e:	429a      	cmp	r2, r3
 80059a0:	d919      	bls.n	80059d6 <HAL_SPI_Receive+0x1a2>
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d014      	beq.n	80059d6 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80059b6:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80059bc:	1d1a      	adds	r2, r3, #4
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	3b01      	subs	r3, #1
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80059d4:	e023      	b.n	8005a1e <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059d6:	f7fc fa2f 	bl	8001e38 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	683a      	ldr	r2, [r7, #0]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d803      	bhi.n	80059ee <HAL_SPI_Receive+0x1ba>
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ec:	d102      	bne.n	80059f4 <HAL_SPI_Receive+0x1c0>
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d114      	bne.n	8005a1e <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f98f 	bl	8005d18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a00:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	e178      	b.n	8005d10 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d194      	bne.n	8005954 <HAL_SPI_Receive+0x120>
 8005a2a:	e15e      	b.n	8005cea <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	2b07      	cmp	r3, #7
 8005a32:	f240 8153 	bls.w	8005cdc <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8005a36:	e08f      	b.n	8005b58 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	695b      	ldr	r3, [r3, #20]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d114      	bne.n	8005a78 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a52:	69ba      	ldr	r2, [r7, #24]
 8005a54:	8812      	ldrh	r2, [r2, #0]
 8005a56:	b292      	uxth	r2, r2
 8005a58:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a5e:	1c9a      	adds	r2, r3, #2
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005a76:	e06f      	b.n	8005b58 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	8bfa      	ldrh	r2, [r7, #30]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d924      	bls.n	8005ad0 <HAL_SPI_Receive+0x29c>
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d01f      	beq.n	8005ad0 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	8812      	ldrh	r2, [r2, #0]
 8005a98:	b292      	uxth	r2, r2
 8005a9a:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aa0:	1c9a      	adds	r2, r3, #2
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aaa:	69ba      	ldr	r2, [r7, #24]
 8005aac:	8812      	ldrh	r2, [r2, #0]
 8005aae:	b292      	uxth	r2, r2
 8005ab0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ab6:	1c9a      	adds	r2, r3, #2
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	3b02      	subs	r3, #2
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005ace:	e043      	b.n	8005b58 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d119      	bne.n	8005b10 <HAL_SPI_Receive+0x2dc>
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d014      	beq.n	8005b10 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	8812      	ldrh	r2, [r2, #0]
 8005aee:	b292      	uxth	r2, r2
 8005af0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005af6:	1c9a      	adds	r2, r3, #2
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	3b01      	subs	r3, #1
 8005b06:	b29a      	uxth	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005b0e:	e023      	b.n	8005b58 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b10:	f7fc f992 	bl	8001e38 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	683a      	ldr	r2, [r7, #0]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d803      	bhi.n	8005b28 <HAL_SPI_Receive+0x2f4>
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b26:	d102      	bne.n	8005b2e <HAL_SPI_Receive+0x2fa>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d114      	bne.n	8005b58 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 f8f2 	bl	8005d18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e0db      	b.n	8005d10 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	f47f af69 	bne.w	8005a38 <HAL_SPI_Receive+0x204>
 8005b66:	e0c0      	b.n	8005cea <HAL_SPI_Receive+0x4b6>
 8005b68:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d117      	bne.n	8005bb2 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b8e:	7812      	ldrb	r2, [r2, #0]
 8005b90:	b2d2      	uxtb	r2, r2
 8005b92:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b98:	1c5a      	adds	r2, r3, #1
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005bb0:	e094      	b.n	8005cdc <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	8bfa      	ldrh	r2, [r7, #30]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d946      	bls.n	8005c4e <HAL_SPI_Receive+0x41a>
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d041      	beq.n	8005c4e <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bd6:	7812      	ldrb	r2, [r2, #0]
 8005bd8:	b2d2      	uxtb	r2, r2
 8005bda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005be0:	1c5a      	adds	r2, r3, #1
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bf2:	7812      	ldrb	r2, [r2, #0]
 8005bf4:	b2d2      	uxtb	r2, r2
 8005bf6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c0e:	7812      	ldrb	r2, [r2, #0]
 8005c10:	b2d2      	uxtb	r2, r2
 8005c12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c18:	1c5a      	adds	r2, r3, #1
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c2a:	7812      	ldrb	r2, [r2, #0]
 8005c2c:	b2d2      	uxtb	r2, r2
 8005c2e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c34:	1c5a      	adds	r2, r3, #1
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	3b04      	subs	r3, #4
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c4c:	e046      	b.n	8005cdc <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	2b03      	cmp	r3, #3
 8005c58:	d81c      	bhi.n	8005c94 <HAL_SPI_Receive+0x460>
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d017      	beq.n	8005c94 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c70:	7812      	ldrb	r2, [r2, #0]
 8005c72:	b2d2      	uxtb	r2, r2
 8005c74:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c7a:	1c5a      	adds	r2, r3, #1
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005c92:	e023      	b.n	8005cdc <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c94:	f7fc f8d0 	bl	8001e38 <HAL_GetTick>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	1ad3      	subs	r3, r2, r3
 8005c9e:	683a      	ldr	r2, [r7, #0]
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d803      	bhi.n	8005cac <HAL_SPI_Receive+0x478>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005caa:	d102      	bne.n	8005cb2 <HAL_SPI_Receive+0x47e>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d114      	bne.n	8005cdc <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 f830 	bl	8005d18 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e019      	b.n	8005d10 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f47f af41 	bne.w	8005b6c <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f000 f814 	bl	8005d18 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e000      	b.n	8005d10 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
  }
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3720      	adds	r7, #32
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	699a      	ldr	r2, [r3, #24]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0208 	orr.w	r2, r2, #8
 8005d36:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	699a      	ldr	r2, [r3, #24]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f042 0210 	orr.w	r2, r2, #16
 8005d46:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f022 0201 	bic.w	r2, r2, #1
 8005d56:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6919      	ldr	r1, [r3, #16]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	4b3c      	ldr	r3, [pc, #240]	@ (8005e54 <SPI_CloseTransfer+0x13c>)
 8005d64:	400b      	ands	r3, r1
 8005d66:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005d76:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	2b04      	cmp	r3, #4
 8005d82:	d014      	beq.n	8005dae <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f003 0320 	and.w	r3, r3, #32
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00f      	beq.n	8005dae <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d94:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	699a      	ldr	r2, [r3, #24]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f042 0220 	orr.w	r2, r2, #32
 8005dac:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b03      	cmp	r3, #3
 8005db8:	d014      	beq.n	8005de4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00f      	beq.n	8005de4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dca:	f043 0204 	orr.w	r2, r3, #4
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	699a      	ldr	r2, [r3, #24]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005de2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00f      	beq.n	8005e0e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005df4:	f043 0201 	orr.w	r2, r3, #1
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	699a      	ldr	r2, [r3, #24]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e0c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00f      	beq.n	8005e38 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e1e:	f043 0208 	orr.w	r2, r3, #8
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699a      	ldr	r2, [r3, #24]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e36:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005e48:	bf00      	nop
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr
 8005e54:	fffffc90 	.word	0xfffffc90

08005e58 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	603b      	str	r3, [r7, #0]
 8005e64:	4613      	mov	r3, r2
 8005e66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005e68:	e010      	b.n	8005e8c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e6a:	f7fb ffe5 	bl	8001e38 <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	683a      	ldr	r2, [r7, #0]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d803      	bhi.n	8005e82 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e80:	d102      	bne.n	8005e88 <SPI_WaitOnFlagUntilTimeout+0x30>
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d101      	bne.n	8005e8c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e00f      	b.n	8005eac <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	695a      	ldr	r2, [r3, #20]
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	4013      	ands	r3, r2
 8005e96:	68ba      	ldr	r2, [r7, #8]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	bf0c      	ite	eq
 8005e9c:	2301      	moveq	r3, #1
 8005e9e:	2300      	movne	r3, #0
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	79fb      	ldrb	r3, [r7, #7]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d0df      	beq.n	8005e6a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec0:	095b      	lsrs	r3, r3, #5
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	3307      	adds	r3, #7
 8005ed2:	08db      	lsrs	r3, r3, #3
 8005ed4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	fb02 f303 	mul.w	r3, r2, r3
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3714      	adds	r7, #20
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b082      	sub	sp, #8
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e049      	b.n	8005f90 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d106      	bne.n	8005f16 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7fb fc61 	bl	80017d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2202      	movs	r2, #2
 8005f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	3304      	adds	r3, #4
 8005f26:	4619      	mov	r1, r3
 8005f28:	4610      	mov	r0, r2
 8005f2a:	f000 fad5 	bl	80064d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2201      	movs	r2, #1
 8005f72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2201      	movs	r2, #1
 8005f82:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3708      	adds	r7, #8
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d001      	beq.n	8005fb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e054      	b.n	800605a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68da      	ldr	r2, [r3, #12]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0201 	orr.w	r2, r2, #1
 8005fc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a26      	ldr	r2, [pc, #152]	@ (8006068 <HAL_TIM_Base_Start_IT+0xd0>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d022      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0x80>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fda:	d01d      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0x80>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a22      	ldr	r2, [pc, #136]	@ (800606c <HAL_TIM_Base_Start_IT+0xd4>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d018      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0x80>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a21      	ldr	r2, [pc, #132]	@ (8006070 <HAL_TIM_Base_Start_IT+0xd8>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d013      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0x80>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a1f      	ldr	r2, [pc, #124]	@ (8006074 <HAL_TIM_Base_Start_IT+0xdc>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d00e      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0x80>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8006078 <HAL_TIM_Base_Start_IT+0xe0>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d009      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0x80>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a1c      	ldr	r2, [pc, #112]	@ (800607c <HAL_TIM_Base_Start_IT+0xe4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d004      	beq.n	8006018 <HAL_TIM_Base_Start_IT+0x80>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1b      	ldr	r2, [pc, #108]	@ (8006080 <HAL_TIM_Base_Start_IT+0xe8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d115      	bne.n	8006044 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	689a      	ldr	r2, [r3, #8]
 800601e:	4b19      	ldr	r3, [pc, #100]	@ (8006084 <HAL_TIM_Base_Start_IT+0xec>)
 8006020:	4013      	ands	r3, r2
 8006022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2b06      	cmp	r3, #6
 8006028:	d015      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0xbe>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006030:	d011      	beq.n	8006056 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f042 0201 	orr.w	r2, r2, #1
 8006040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006042:	e008      	b.n	8006056 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f042 0201 	orr.w	r2, r2, #1
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	e000      	b.n	8006058 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006056:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	40010000 	.word	0x40010000
 800606c:	40000400 	.word	0x40000400
 8006070:	40000800 	.word	0x40000800
 8006074:	40000c00 	.word	0x40000c00
 8006078:	40010400 	.word	0x40010400
 800607c:	40001800 	.word	0x40001800
 8006080:	40014000 	.word	0x40014000
 8006084:	00010007 	.word	0x00010007

08006088 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	68db      	ldr	r3, [r3, #12]
 8006096:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d020      	beq.n	80060ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 0302 	and.w	r3, r3, #2
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01b      	beq.n	80060ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f06f 0202 	mvn.w	r2, #2
 80060bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	f003 0303 	and.w	r3, r3, #3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f9e2 	bl	800649c <HAL_TIM_IC_CaptureCallback>
 80060d8:	e005      	b.n	80060e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f9d4 	bl	8006488 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 f9e5 	bl	80064b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	f003 0304 	and.w	r3, r3, #4
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d020      	beq.n	8006138 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f003 0304 	and.w	r3, r3, #4
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d01b      	beq.n	8006138 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f06f 0204 	mvn.w	r2, #4
 8006108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2202      	movs	r2, #2
 800610e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f9bc 	bl	800649c <HAL_TIM_IC_CaptureCallback>
 8006124:	e005      	b.n	8006132 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f9ae 	bl	8006488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 f9bf 	bl	80064b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	f003 0308 	and.w	r3, r3, #8
 800613e:	2b00      	cmp	r3, #0
 8006140:	d020      	beq.n	8006184 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f003 0308 	and.w	r3, r3, #8
 8006148:	2b00      	cmp	r3, #0
 800614a:	d01b      	beq.n	8006184 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f06f 0208 	mvn.w	r2, #8
 8006154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2204      	movs	r2, #4
 800615a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	f003 0303 	and.w	r3, r3, #3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d003      	beq.n	8006172 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f996 	bl	800649c <HAL_TIM_IC_CaptureCallback>
 8006170:	e005      	b.n	800617e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 f988 	bl	8006488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f999 	bl	80064b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	f003 0310 	and.w	r3, r3, #16
 800618a:	2b00      	cmp	r3, #0
 800618c:	d020      	beq.n	80061d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f003 0310 	and.w	r3, r3, #16
 8006194:	2b00      	cmp	r3, #0
 8006196:	d01b      	beq.n	80061d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f06f 0210 	mvn.w	r2, #16
 80061a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2208      	movs	r2, #8
 80061a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	69db      	ldr	r3, [r3, #28]
 80061ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f970 	bl	800649c <HAL_TIM_IC_CaptureCallback>
 80061bc:	e005      	b.n	80061ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f962 	bl	8006488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f973 	bl	80064b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00c      	beq.n	80061f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f003 0301 	and.w	r3, r3, #1
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d007      	beq.n	80061f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f06f 0201 	mvn.w	r2, #1
 80061ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	f7fb fa16 	bl	8001620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d104      	bne.n	8006208 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00c      	beq.n	8006222 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800620e:	2b00      	cmp	r3, #0
 8006210:	d007      	beq.n	8006222 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800621a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 fb31 	bl	8006884 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00c      	beq.n	8006246 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006232:	2b00      	cmp	r3, #0
 8006234:	d007      	beq.n	8006246 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800623e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 fb29 	bl	8006898 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00c      	beq.n	800626a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006256:	2b00      	cmp	r3, #0
 8006258:	d007      	beq.n	800626a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006262:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f92d 	bl	80064c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	f003 0320 	and.w	r3, r3, #32
 8006270:	2b00      	cmp	r3, #0
 8006272:	d00c      	beq.n	800628e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d007      	beq.n	800628e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f06f 0220 	mvn.w	r2, #32
 8006286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 faf1 	bl	8006870 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800628e:	bf00      	nop
 8006290:	3710      	adds	r7, #16
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
	...

08006298 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d101      	bne.n	80062b4 <HAL_TIM_ConfigClockSource+0x1c>
 80062b0:	2302      	movs	r3, #2
 80062b2:	e0dc      	b.n	800646e <HAL_TIM_ConfigClockSource+0x1d6>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2202      	movs	r2, #2
 80062c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	4b6a      	ldr	r3, [pc, #424]	@ (8006478 <HAL_TIM_ConfigClockSource+0x1e0>)
 80062d0:	4013      	ands	r3, r2
 80062d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	68ba      	ldr	r2, [r7, #8]
 80062e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a64      	ldr	r2, [pc, #400]	@ (800647c <HAL_TIM_ConfigClockSource+0x1e4>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	f000 80a9 	beq.w	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 80062f0:	4a62      	ldr	r2, [pc, #392]	@ (800647c <HAL_TIM_ConfigClockSource+0x1e4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	f200 80ae 	bhi.w	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 80062f8:	4a61      	ldr	r2, [pc, #388]	@ (8006480 <HAL_TIM_ConfigClockSource+0x1e8>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	f000 80a1 	beq.w	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 8006300:	4a5f      	ldr	r2, [pc, #380]	@ (8006480 <HAL_TIM_ConfigClockSource+0x1e8>)
 8006302:	4293      	cmp	r3, r2
 8006304:	f200 80a6 	bhi.w	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006308:	4a5e      	ldr	r2, [pc, #376]	@ (8006484 <HAL_TIM_ConfigClockSource+0x1ec>)
 800630a:	4293      	cmp	r3, r2
 800630c:	f000 8099 	beq.w	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 8006310:	4a5c      	ldr	r2, [pc, #368]	@ (8006484 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006312:	4293      	cmp	r3, r2
 8006314:	f200 809e 	bhi.w	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006318:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800631c:	f000 8091 	beq.w	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 8006320:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006324:	f200 8096 	bhi.w	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006328:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800632c:	f000 8089 	beq.w	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 8006330:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006334:	f200 808e 	bhi.w	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006338:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800633c:	d03e      	beq.n	80063bc <HAL_TIM_ConfigClockSource+0x124>
 800633e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006342:	f200 8087 	bhi.w	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800634a:	f000 8086 	beq.w	800645a <HAL_TIM_ConfigClockSource+0x1c2>
 800634e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006352:	d87f      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006354:	2b70      	cmp	r3, #112	@ 0x70
 8006356:	d01a      	beq.n	800638e <HAL_TIM_ConfigClockSource+0xf6>
 8006358:	2b70      	cmp	r3, #112	@ 0x70
 800635a:	d87b      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 800635c:	2b60      	cmp	r3, #96	@ 0x60
 800635e:	d050      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0x16a>
 8006360:	2b60      	cmp	r3, #96	@ 0x60
 8006362:	d877      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006364:	2b50      	cmp	r3, #80	@ 0x50
 8006366:	d03c      	beq.n	80063e2 <HAL_TIM_ConfigClockSource+0x14a>
 8006368:	2b50      	cmp	r3, #80	@ 0x50
 800636a:	d873      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 800636c:	2b40      	cmp	r3, #64	@ 0x40
 800636e:	d058      	beq.n	8006422 <HAL_TIM_ConfigClockSource+0x18a>
 8006370:	2b40      	cmp	r3, #64	@ 0x40
 8006372:	d86f      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006374:	2b30      	cmp	r3, #48	@ 0x30
 8006376:	d064      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 8006378:	2b30      	cmp	r3, #48	@ 0x30
 800637a:	d86b      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 800637c:	2b20      	cmp	r3, #32
 800637e:	d060      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 8006380:	2b20      	cmp	r3, #32
 8006382:	d867      	bhi.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
 8006384:	2b00      	cmp	r3, #0
 8006386:	d05c      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 8006388:	2b10      	cmp	r3, #16
 800638a:	d05a      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0x1aa>
 800638c:	e062      	b.n	8006454 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800639e:	f000 f9b9 	bl	8006714 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	609a      	str	r2, [r3, #8]
      break;
 80063ba:	e04f      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063cc:	f000 f9a2 	bl	8006714 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063de:	609a      	str	r2, [r3, #8]
      break;
 80063e0:	e03c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ee:	461a      	mov	r2, r3
 80063f0:	f000 f912 	bl	8006618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2150      	movs	r1, #80	@ 0x50
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 f96c 	bl	80066d8 <TIM_ITRx_SetConfig>
      break;
 8006400:	e02c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800640e:	461a      	mov	r2, r3
 8006410:	f000 f931 	bl	8006676 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2160      	movs	r1, #96	@ 0x60
 800641a:	4618      	mov	r0, r3
 800641c:	f000 f95c 	bl	80066d8 <TIM_ITRx_SetConfig>
      break;
 8006420:	e01c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800642e:	461a      	mov	r2, r3
 8006430:	f000 f8f2 	bl	8006618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2140      	movs	r1, #64	@ 0x40
 800643a:	4618      	mov	r0, r3
 800643c:	f000 f94c 	bl	80066d8 <TIM_ITRx_SetConfig>
      break;
 8006440:	e00c      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4619      	mov	r1, r3
 800644c:	4610      	mov	r0, r2
 800644e:	f000 f943 	bl	80066d8 <TIM_ITRx_SetConfig>
      break;
 8006452:	e003      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	73fb      	strb	r3, [r7, #15]
      break;
 8006458:	e000      	b.n	800645c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800645a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800646c:	7bfb      	ldrb	r3, [r7, #15]
}
 800646e:	4618      	mov	r0, r3
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	ffceff88 	.word	0xffceff88
 800647c:	00100040 	.word	0x00100040
 8006480:	00100030 	.word	0x00100030
 8006484:	00100020 	.word	0x00100020

08006488 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b083      	sub	sp, #12
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a43      	ldr	r2, [pc, #268]	@ (80065f8 <TIM_Base_SetConfig+0x120>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d013      	beq.n	8006518 <TIM_Base_SetConfig+0x40>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064f6:	d00f      	beq.n	8006518 <TIM_Base_SetConfig+0x40>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a40      	ldr	r2, [pc, #256]	@ (80065fc <TIM_Base_SetConfig+0x124>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d00b      	beq.n	8006518 <TIM_Base_SetConfig+0x40>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a3f      	ldr	r2, [pc, #252]	@ (8006600 <TIM_Base_SetConfig+0x128>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d007      	beq.n	8006518 <TIM_Base_SetConfig+0x40>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a3e      	ldr	r2, [pc, #248]	@ (8006604 <TIM_Base_SetConfig+0x12c>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d003      	beq.n	8006518 <TIM_Base_SetConfig+0x40>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a3d      	ldr	r2, [pc, #244]	@ (8006608 <TIM_Base_SetConfig+0x130>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d108      	bne.n	800652a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800651e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	4313      	orrs	r3, r2
 8006528:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a32      	ldr	r2, [pc, #200]	@ (80065f8 <TIM_Base_SetConfig+0x120>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d01f      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006538:	d01b      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a2f      	ldr	r2, [pc, #188]	@ (80065fc <TIM_Base_SetConfig+0x124>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d017      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a2e      	ldr	r2, [pc, #184]	@ (8006600 <TIM_Base_SetConfig+0x128>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d013      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a2d      	ldr	r2, [pc, #180]	@ (8006604 <TIM_Base_SetConfig+0x12c>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d00f      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a2c      	ldr	r2, [pc, #176]	@ (8006608 <TIM_Base_SetConfig+0x130>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d00b      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a2b      	ldr	r2, [pc, #172]	@ (800660c <TIM_Base_SetConfig+0x134>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d007      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a2a      	ldr	r2, [pc, #168]	@ (8006610 <TIM_Base_SetConfig+0x138>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d003      	beq.n	8006572 <TIM_Base_SetConfig+0x9a>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a29      	ldr	r2, [pc, #164]	@ (8006614 <TIM_Base_SetConfig+0x13c>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d108      	bne.n	8006584 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	4313      	orrs	r3, r2
 8006582:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	695b      	ldr	r3, [r3, #20]
 800658e:	4313      	orrs	r3, r2
 8006590:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	689a      	ldr	r2, [r3, #8]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a14      	ldr	r2, [pc, #80]	@ (80065f8 <TIM_Base_SetConfig+0x120>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d00f      	beq.n	80065ca <TIM_Base_SetConfig+0xf2>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a16      	ldr	r2, [pc, #88]	@ (8006608 <TIM_Base_SetConfig+0x130>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d00b      	beq.n	80065ca <TIM_Base_SetConfig+0xf2>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a15      	ldr	r2, [pc, #84]	@ (800660c <TIM_Base_SetConfig+0x134>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d007      	beq.n	80065ca <TIM_Base_SetConfig+0xf2>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a14      	ldr	r2, [pc, #80]	@ (8006610 <TIM_Base_SetConfig+0x138>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d003      	beq.n	80065ca <TIM_Base_SetConfig+0xf2>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a13      	ldr	r2, [pc, #76]	@ (8006614 <TIM_Base_SetConfig+0x13c>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d103      	bne.n	80065d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	691a      	ldr	r2, [r3, #16]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f043 0204 	orr.w	r2, r3, #4
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	601a      	str	r2, [r3, #0]
}
 80065ea:	bf00      	nop
 80065ec:	3714      	adds	r7, #20
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	40010000 	.word	0x40010000
 80065fc:	40000400 	.word	0x40000400
 8006600:	40000800 	.word	0x40000800
 8006604:	40000c00 	.word	0x40000c00
 8006608:	40010400 	.word	0x40010400
 800660c:	40014000 	.word	0x40014000
 8006610:	40014400 	.word	0x40014400
 8006614:	40014800 	.word	0x40014800

08006618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006618:	b480      	push	{r7}
 800661a:	b087      	sub	sp, #28
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6a1b      	ldr	r3, [r3, #32]
 8006628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	f023 0201 	bic.w	r2, r3, #1
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	011b      	lsls	r3, r3, #4
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4313      	orrs	r3, r2
 800664c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f023 030a 	bic.w	r3, r3, #10
 8006654:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	4313      	orrs	r3, r2
 800665c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	693a      	ldr	r2, [r7, #16]
 8006662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	621a      	str	r2, [r3, #32]
}
 800666a:	bf00      	nop
 800666c:	371c      	adds	r7, #28
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr

08006676 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006676:	b480      	push	{r7}
 8006678:	b087      	sub	sp, #28
 800667a:	af00      	add	r7, sp, #0
 800667c:	60f8      	str	r0, [r7, #12]
 800667e:	60b9      	str	r1, [r7, #8]
 8006680:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6a1b      	ldr	r3, [r3, #32]
 8006686:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	f023 0210 	bic.w	r2, r3, #16
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80066a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	031b      	lsls	r3, r3, #12
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	011b      	lsls	r3, r3, #4
 80066b8:	697a      	ldr	r2, [r7, #20]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	693a      	ldr	r2, [r7, #16]
 80066c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	621a      	str	r2, [r3, #32]
}
 80066ca:	bf00      	nop
 80066cc:	371c      	adds	r7, #28
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr
	...

080066d8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	4b09      	ldr	r3, [pc, #36]	@ (8006710 <TIM_ITRx_SetConfig+0x38>)
 80066ec:	4013      	ands	r3, r2
 80066ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066f0:	683a      	ldr	r2, [r7, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	f043 0307 	orr.w	r3, r3, #7
 80066fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	609a      	str	r2, [r3, #8]
}
 8006702:	bf00      	nop
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	ffcfff8f 	.word	0xffcfff8f

08006714 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006714:	b480      	push	{r7}
 8006716:	b087      	sub	sp, #28
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
 8006720:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800672e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	021a      	lsls	r2, r3, #8
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	431a      	orrs	r2, r3
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	4313      	orrs	r3, r2
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	4313      	orrs	r3, r2
 8006740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	609a      	str	r2, [r3, #8]
}
 8006748:	bf00      	nop
 800674a:	371c      	adds	r7, #28
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006764:	2b01      	cmp	r3, #1
 8006766:	d101      	bne.n	800676c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006768:	2302      	movs	r3, #2
 800676a:	e06d      	b.n	8006848 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2202      	movs	r2, #2
 8006778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a30      	ldr	r2, [pc, #192]	@ (8006854 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d004      	beq.n	80067a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a2f      	ldr	r2, [pc, #188]	@ (8006858 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d108      	bne.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80067a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a20      	ldr	r2, [pc, #128]	@ (8006854 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d022      	beq.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067de:	d01d      	beq.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a1d      	ldr	r2, [pc, #116]	@ (800685c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d018      	beq.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a1c      	ldr	r2, [pc, #112]	@ (8006860 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d013      	beq.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1a      	ldr	r2, [pc, #104]	@ (8006864 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d00e      	beq.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a15      	ldr	r2, [pc, #84]	@ (8006858 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d009      	beq.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a16      	ldr	r2, [pc, #88]	@ (8006868 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d004      	beq.n	800681c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a15      	ldr	r2, [pc, #84]	@ (800686c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d10c      	bne.n	8006836 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006822:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	68ba      	ldr	r2, [r7, #8]
 800682a:	4313      	orrs	r3, r2
 800682c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2201      	movs	r2, #1
 800683a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3714      	adds	r7, #20
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr
 8006854:	40010000 	.word	0x40010000
 8006858:	40010400 	.word	0x40010400
 800685c:	40000400 	.word	0x40000400
 8006860:	40000800 	.word	0x40000800
 8006864:	40000c00 	.word	0x40000c00
 8006868:	40001800 	.word	0x40001800
 800686c:	40014000 	.word	0x40014000

08006870 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d101      	bne.n	80068be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e042      	b.n	8006944 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d106      	bne.n	80068d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f7fa ffa7 	bl	8001824 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2224      	movs	r2, #36	@ 0x24
 80068da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f022 0201 	bic.w	r2, r2, #1
 80068ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d002      	beq.n	80068fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 fe1e 	bl	8007538 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 f8b3 	bl	8006a68 <UART_SetConfig>
 8006902:	4603      	mov	r3, r0
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e01b      	b.n	8006944 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685a      	ldr	r2, [r3, #4]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800691a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689a      	ldr	r2, [r3, #8]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800692a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f042 0201 	orr.w	r2, r2, #1
 800693a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 fe9d 	bl	800767c <UART_CheckIdleState>
 8006942:	4603      	mov	r3, r0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3708      	adds	r7, #8
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b08a      	sub	sp, #40	@ 0x28
 8006950:	af02      	add	r7, sp, #8
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	60b9      	str	r1, [r7, #8]
 8006956:	603b      	str	r3, [r7, #0]
 8006958:	4613      	mov	r3, r2
 800695a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006962:	2b20      	cmp	r3, #32
 8006964:	d17b      	bne.n	8006a5e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d002      	beq.n	8006972 <HAL_UART_Transmit+0x26>
 800696c:	88fb      	ldrh	r3, [r7, #6]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e074      	b.n	8006a60 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2221      	movs	r2, #33	@ 0x21
 8006982:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006986:	f7fb fa57 	bl	8001e38 <HAL_GetTick>
 800698a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	88fa      	ldrh	r2, [r7, #6]
 8006990:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	88fa      	ldrh	r2, [r7, #6]
 8006998:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069a4:	d108      	bne.n	80069b8 <HAL_UART_Transmit+0x6c>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d104      	bne.n	80069b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	61bb      	str	r3, [r7, #24]
 80069b6:	e003      	b.n	80069c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069bc:	2300      	movs	r3, #0
 80069be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069c0:	e030      	b.n	8006a24 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	2200      	movs	r2, #0
 80069ca:	2180      	movs	r1, #128	@ 0x80
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 feff 	bl	80077d0 <UART_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d005      	beq.n	80069e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2220      	movs	r2, #32
 80069dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80069e0:	2303      	movs	r3, #3
 80069e2:	e03d      	b.n	8006a60 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10b      	bne.n	8006a02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	461a      	mov	r2, r3
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80069fa:	69bb      	ldr	r3, [r7, #24]
 80069fc:	3302      	adds	r3, #2
 80069fe:	61bb      	str	r3, [r7, #24]
 8006a00:	e007      	b.n	8006a12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	781a      	ldrb	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	3301      	adds	r3, #1
 8006a10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1c8      	bne.n	80069c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	9300      	str	r3, [sp, #0]
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	2200      	movs	r2, #0
 8006a38:	2140      	movs	r1, #64	@ 0x40
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 fec8 	bl	80077d0 <UART_WaitOnFlagUntilTimeout>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d005      	beq.n	8006a52 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e006      	b.n	8006a60 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2220      	movs	r2, #32
 8006a56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	e000      	b.n	8006a60 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006a5e:	2302      	movs	r3, #2
  }
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3720      	adds	r7, #32
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a6c:	b092      	sub	sp, #72	@ 0x48
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a72:	2300      	movs	r3, #0
 8006a74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	431a      	orrs	r2, r3
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	695b      	ldr	r3, [r3, #20]
 8006a86:	431a      	orrs	r2, r3
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	69db      	ldr	r3, [r3, #28]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	4bbe      	ldr	r3, [pc, #760]	@ (8006d90 <UART_SetConfig+0x328>)
 8006a98:	4013      	ands	r3, r2
 8006a9a:	697a      	ldr	r2, [r7, #20]
 8006a9c:	6812      	ldr	r2, [r2, #0]
 8006a9e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006aa0:	430b      	orrs	r3, r1
 8006aa2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	68da      	ldr	r2, [r3, #12]
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4ab3      	ldr	r2, [pc, #716]	@ (8006d94 <UART_SetConfig+0x32c>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d004      	beq.n	8006ad4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	6a1b      	ldr	r3, [r3, #32]
 8006ace:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689a      	ldr	r2, [r3, #8]
 8006ada:	4baf      	ldr	r3, [pc, #700]	@ (8006d98 <UART_SetConfig+0x330>)
 8006adc:	4013      	ands	r3, r2
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	6812      	ldr	r2, [r2, #0]
 8006ae2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006ae4:	430b      	orrs	r3, r1
 8006ae6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aee:	f023 010f 	bic.w	r1, r3, #15
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4aa6      	ldr	r2, [pc, #664]	@ (8006d9c <UART_SetConfig+0x334>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d177      	bne.n	8006bf8 <UART_SetConfig+0x190>
 8006b08:	4ba5      	ldr	r3, [pc, #660]	@ (8006da0 <UART_SetConfig+0x338>)
 8006b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b10:	2b28      	cmp	r3, #40	@ 0x28
 8006b12:	d86d      	bhi.n	8006bf0 <UART_SetConfig+0x188>
 8006b14:	a201      	add	r2, pc, #4	@ (adr r2, 8006b1c <UART_SetConfig+0xb4>)
 8006b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1a:	bf00      	nop
 8006b1c:	08006bc1 	.word	0x08006bc1
 8006b20:	08006bf1 	.word	0x08006bf1
 8006b24:	08006bf1 	.word	0x08006bf1
 8006b28:	08006bf1 	.word	0x08006bf1
 8006b2c:	08006bf1 	.word	0x08006bf1
 8006b30:	08006bf1 	.word	0x08006bf1
 8006b34:	08006bf1 	.word	0x08006bf1
 8006b38:	08006bf1 	.word	0x08006bf1
 8006b3c:	08006bc9 	.word	0x08006bc9
 8006b40:	08006bf1 	.word	0x08006bf1
 8006b44:	08006bf1 	.word	0x08006bf1
 8006b48:	08006bf1 	.word	0x08006bf1
 8006b4c:	08006bf1 	.word	0x08006bf1
 8006b50:	08006bf1 	.word	0x08006bf1
 8006b54:	08006bf1 	.word	0x08006bf1
 8006b58:	08006bf1 	.word	0x08006bf1
 8006b5c:	08006bd1 	.word	0x08006bd1
 8006b60:	08006bf1 	.word	0x08006bf1
 8006b64:	08006bf1 	.word	0x08006bf1
 8006b68:	08006bf1 	.word	0x08006bf1
 8006b6c:	08006bf1 	.word	0x08006bf1
 8006b70:	08006bf1 	.word	0x08006bf1
 8006b74:	08006bf1 	.word	0x08006bf1
 8006b78:	08006bf1 	.word	0x08006bf1
 8006b7c:	08006bd9 	.word	0x08006bd9
 8006b80:	08006bf1 	.word	0x08006bf1
 8006b84:	08006bf1 	.word	0x08006bf1
 8006b88:	08006bf1 	.word	0x08006bf1
 8006b8c:	08006bf1 	.word	0x08006bf1
 8006b90:	08006bf1 	.word	0x08006bf1
 8006b94:	08006bf1 	.word	0x08006bf1
 8006b98:	08006bf1 	.word	0x08006bf1
 8006b9c:	08006be1 	.word	0x08006be1
 8006ba0:	08006bf1 	.word	0x08006bf1
 8006ba4:	08006bf1 	.word	0x08006bf1
 8006ba8:	08006bf1 	.word	0x08006bf1
 8006bac:	08006bf1 	.word	0x08006bf1
 8006bb0:	08006bf1 	.word	0x08006bf1
 8006bb4:	08006bf1 	.word	0x08006bf1
 8006bb8:	08006bf1 	.word	0x08006bf1
 8006bbc:	08006be9 	.word	0x08006be9
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bc6:	e222      	b.n	800700e <UART_SetConfig+0x5a6>
 8006bc8:	2304      	movs	r3, #4
 8006bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bce:	e21e      	b.n	800700e <UART_SetConfig+0x5a6>
 8006bd0:	2308      	movs	r3, #8
 8006bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bd6:	e21a      	b.n	800700e <UART_SetConfig+0x5a6>
 8006bd8:	2310      	movs	r3, #16
 8006bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bde:	e216      	b.n	800700e <UART_SetConfig+0x5a6>
 8006be0:	2320      	movs	r3, #32
 8006be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006be6:	e212      	b.n	800700e <UART_SetConfig+0x5a6>
 8006be8:	2340      	movs	r3, #64	@ 0x40
 8006bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bee:	e20e      	b.n	800700e <UART_SetConfig+0x5a6>
 8006bf0:	2380      	movs	r3, #128	@ 0x80
 8006bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bf6:	e20a      	b.n	800700e <UART_SetConfig+0x5a6>
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a69      	ldr	r2, [pc, #420]	@ (8006da4 <UART_SetConfig+0x33c>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d130      	bne.n	8006c64 <UART_SetConfig+0x1fc>
 8006c02:	4b67      	ldr	r3, [pc, #412]	@ (8006da0 <UART_SetConfig+0x338>)
 8006c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c06:	f003 0307 	and.w	r3, r3, #7
 8006c0a:	2b05      	cmp	r3, #5
 8006c0c:	d826      	bhi.n	8006c5c <UART_SetConfig+0x1f4>
 8006c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c14 <UART_SetConfig+0x1ac>)
 8006c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c14:	08006c2d 	.word	0x08006c2d
 8006c18:	08006c35 	.word	0x08006c35
 8006c1c:	08006c3d 	.word	0x08006c3d
 8006c20:	08006c45 	.word	0x08006c45
 8006c24:	08006c4d 	.word	0x08006c4d
 8006c28:	08006c55 	.word	0x08006c55
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c32:	e1ec      	b.n	800700e <UART_SetConfig+0x5a6>
 8006c34:	2304      	movs	r3, #4
 8006c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c3a:	e1e8      	b.n	800700e <UART_SetConfig+0x5a6>
 8006c3c:	2308      	movs	r3, #8
 8006c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c42:	e1e4      	b.n	800700e <UART_SetConfig+0x5a6>
 8006c44:	2310      	movs	r3, #16
 8006c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c4a:	e1e0      	b.n	800700e <UART_SetConfig+0x5a6>
 8006c4c:	2320      	movs	r3, #32
 8006c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c52:	e1dc      	b.n	800700e <UART_SetConfig+0x5a6>
 8006c54:	2340      	movs	r3, #64	@ 0x40
 8006c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c5a:	e1d8      	b.n	800700e <UART_SetConfig+0x5a6>
 8006c5c:	2380      	movs	r3, #128	@ 0x80
 8006c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c62:	e1d4      	b.n	800700e <UART_SetConfig+0x5a6>
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a4f      	ldr	r2, [pc, #316]	@ (8006da8 <UART_SetConfig+0x340>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d130      	bne.n	8006cd0 <UART_SetConfig+0x268>
 8006c6e:	4b4c      	ldr	r3, [pc, #304]	@ (8006da0 <UART_SetConfig+0x338>)
 8006c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	2b05      	cmp	r3, #5
 8006c78:	d826      	bhi.n	8006cc8 <UART_SetConfig+0x260>
 8006c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8006c80 <UART_SetConfig+0x218>)
 8006c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c80:	08006c99 	.word	0x08006c99
 8006c84:	08006ca1 	.word	0x08006ca1
 8006c88:	08006ca9 	.word	0x08006ca9
 8006c8c:	08006cb1 	.word	0x08006cb1
 8006c90:	08006cb9 	.word	0x08006cb9
 8006c94:	08006cc1 	.word	0x08006cc1
 8006c98:	2300      	movs	r3, #0
 8006c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c9e:	e1b6      	b.n	800700e <UART_SetConfig+0x5a6>
 8006ca0:	2304      	movs	r3, #4
 8006ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ca6:	e1b2      	b.n	800700e <UART_SetConfig+0x5a6>
 8006ca8:	2308      	movs	r3, #8
 8006caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cae:	e1ae      	b.n	800700e <UART_SetConfig+0x5a6>
 8006cb0:	2310      	movs	r3, #16
 8006cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cb6:	e1aa      	b.n	800700e <UART_SetConfig+0x5a6>
 8006cb8:	2320      	movs	r3, #32
 8006cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cbe:	e1a6      	b.n	800700e <UART_SetConfig+0x5a6>
 8006cc0:	2340      	movs	r3, #64	@ 0x40
 8006cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cc6:	e1a2      	b.n	800700e <UART_SetConfig+0x5a6>
 8006cc8:	2380      	movs	r3, #128	@ 0x80
 8006cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cce:	e19e      	b.n	800700e <UART_SetConfig+0x5a6>
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a35      	ldr	r2, [pc, #212]	@ (8006dac <UART_SetConfig+0x344>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d130      	bne.n	8006d3c <UART_SetConfig+0x2d4>
 8006cda:	4b31      	ldr	r3, [pc, #196]	@ (8006da0 <UART_SetConfig+0x338>)
 8006cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cde:	f003 0307 	and.w	r3, r3, #7
 8006ce2:	2b05      	cmp	r3, #5
 8006ce4:	d826      	bhi.n	8006d34 <UART_SetConfig+0x2cc>
 8006ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cec <UART_SetConfig+0x284>)
 8006ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cec:	08006d05 	.word	0x08006d05
 8006cf0:	08006d0d 	.word	0x08006d0d
 8006cf4:	08006d15 	.word	0x08006d15
 8006cf8:	08006d1d 	.word	0x08006d1d
 8006cfc:	08006d25 	.word	0x08006d25
 8006d00:	08006d2d 	.word	0x08006d2d
 8006d04:	2300      	movs	r3, #0
 8006d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d0a:	e180      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d0c:	2304      	movs	r3, #4
 8006d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d12:	e17c      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d14:	2308      	movs	r3, #8
 8006d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d1a:	e178      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d1c:	2310      	movs	r3, #16
 8006d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d22:	e174      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d24:	2320      	movs	r3, #32
 8006d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d2a:	e170      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d2c:	2340      	movs	r3, #64	@ 0x40
 8006d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d32:	e16c      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d34:	2380      	movs	r3, #128	@ 0x80
 8006d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d3a:	e168      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d3c:	697b      	ldr	r3, [r7, #20]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a1b      	ldr	r2, [pc, #108]	@ (8006db0 <UART_SetConfig+0x348>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d142      	bne.n	8006dcc <UART_SetConfig+0x364>
 8006d46:	4b16      	ldr	r3, [pc, #88]	@ (8006da0 <UART_SetConfig+0x338>)
 8006d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d4a:	f003 0307 	and.w	r3, r3, #7
 8006d4e:	2b05      	cmp	r3, #5
 8006d50:	d838      	bhi.n	8006dc4 <UART_SetConfig+0x35c>
 8006d52:	a201      	add	r2, pc, #4	@ (adr r2, 8006d58 <UART_SetConfig+0x2f0>)
 8006d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d58:	08006d71 	.word	0x08006d71
 8006d5c:	08006d79 	.word	0x08006d79
 8006d60:	08006d81 	.word	0x08006d81
 8006d64:	08006d89 	.word	0x08006d89
 8006d68:	08006db5 	.word	0x08006db5
 8006d6c:	08006dbd 	.word	0x08006dbd
 8006d70:	2300      	movs	r3, #0
 8006d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d76:	e14a      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d78:	2304      	movs	r3, #4
 8006d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d7e:	e146      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d80:	2308      	movs	r3, #8
 8006d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d86:	e142      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d88:	2310      	movs	r3, #16
 8006d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d8e:	e13e      	b.n	800700e <UART_SetConfig+0x5a6>
 8006d90:	cfff69f3 	.word	0xcfff69f3
 8006d94:	58000c00 	.word	0x58000c00
 8006d98:	11fff4ff 	.word	0x11fff4ff
 8006d9c:	40011000 	.word	0x40011000
 8006da0:	58024400 	.word	0x58024400
 8006da4:	40004400 	.word	0x40004400
 8006da8:	40004800 	.word	0x40004800
 8006dac:	40004c00 	.word	0x40004c00
 8006db0:	40005000 	.word	0x40005000
 8006db4:	2320      	movs	r3, #32
 8006db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dba:	e128      	b.n	800700e <UART_SetConfig+0x5a6>
 8006dbc:	2340      	movs	r3, #64	@ 0x40
 8006dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dc2:	e124      	b.n	800700e <UART_SetConfig+0x5a6>
 8006dc4:	2380      	movs	r3, #128	@ 0x80
 8006dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006dca:	e120      	b.n	800700e <UART_SetConfig+0x5a6>
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4acb      	ldr	r2, [pc, #812]	@ (8007100 <UART_SetConfig+0x698>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d176      	bne.n	8006ec4 <UART_SetConfig+0x45c>
 8006dd6:	4bcb      	ldr	r3, [pc, #812]	@ (8007104 <UART_SetConfig+0x69c>)
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006dda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006dde:	2b28      	cmp	r3, #40	@ 0x28
 8006de0:	d86c      	bhi.n	8006ebc <UART_SetConfig+0x454>
 8006de2:	a201      	add	r2, pc, #4	@ (adr r2, 8006de8 <UART_SetConfig+0x380>)
 8006de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de8:	08006e8d 	.word	0x08006e8d
 8006dec:	08006ebd 	.word	0x08006ebd
 8006df0:	08006ebd 	.word	0x08006ebd
 8006df4:	08006ebd 	.word	0x08006ebd
 8006df8:	08006ebd 	.word	0x08006ebd
 8006dfc:	08006ebd 	.word	0x08006ebd
 8006e00:	08006ebd 	.word	0x08006ebd
 8006e04:	08006ebd 	.word	0x08006ebd
 8006e08:	08006e95 	.word	0x08006e95
 8006e0c:	08006ebd 	.word	0x08006ebd
 8006e10:	08006ebd 	.word	0x08006ebd
 8006e14:	08006ebd 	.word	0x08006ebd
 8006e18:	08006ebd 	.word	0x08006ebd
 8006e1c:	08006ebd 	.word	0x08006ebd
 8006e20:	08006ebd 	.word	0x08006ebd
 8006e24:	08006ebd 	.word	0x08006ebd
 8006e28:	08006e9d 	.word	0x08006e9d
 8006e2c:	08006ebd 	.word	0x08006ebd
 8006e30:	08006ebd 	.word	0x08006ebd
 8006e34:	08006ebd 	.word	0x08006ebd
 8006e38:	08006ebd 	.word	0x08006ebd
 8006e3c:	08006ebd 	.word	0x08006ebd
 8006e40:	08006ebd 	.word	0x08006ebd
 8006e44:	08006ebd 	.word	0x08006ebd
 8006e48:	08006ea5 	.word	0x08006ea5
 8006e4c:	08006ebd 	.word	0x08006ebd
 8006e50:	08006ebd 	.word	0x08006ebd
 8006e54:	08006ebd 	.word	0x08006ebd
 8006e58:	08006ebd 	.word	0x08006ebd
 8006e5c:	08006ebd 	.word	0x08006ebd
 8006e60:	08006ebd 	.word	0x08006ebd
 8006e64:	08006ebd 	.word	0x08006ebd
 8006e68:	08006ead 	.word	0x08006ead
 8006e6c:	08006ebd 	.word	0x08006ebd
 8006e70:	08006ebd 	.word	0x08006ebd
 8006e74:	08006ebd 	.word	0x08006ebd
 8006e78:	08006ebd 	.word	0x08006ebd
 8006e7c:	08006ebd 	.word	0x08006ebd
 8006e80:	08006ebd 	.word	0x08006ebd
 8006e84:	08006ebd 	.word	0x08006ebd
 8006e88:	08006eb5 	.word	0x08006eb5
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e92:	e0bc      	b.n	800700e <UART_SetConfig+0x5a6>
 8006e94:	2304      	movs	r3, #4
 8006e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006e9a:	e0b8      	b.n	800700e <UART_SetConfig+0x5a6>
 8006e9c:	2308      	movs	r3, #8
 8006e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ea2:	e0b4      	b.n	800700e <UART_SetConfig+0x5a6>
 8006ea4:	2310      	movs	r3, #16
 8006ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eaa:	e0b0      	b.n	800700e <UART_SetConfig+0x5a6>
 8006eac:	2320      	movs	r3, #32
 8006eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eb2:	e0ac      	b.n	800700e <UART_SetConfig+0x5a6>
 8006eb4:	2340      	movs	r3, #64	@ 0x40
 8006eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006eba:	e0a8      	b.n	800700e <UART_SetConfig+0x5a6>
 8006ebc:	2380      	movs	r3, #128	@ 0x80
 8006ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ec2:	e0a4      	b.n	800700e <UART_SetConfig+0x5a6>
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a8f      	ldr	r2, [pc, #572]	@ (8007108 <UART_SetConfig+0x6a0>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d130      	bne.n	8006f30 <UART_SetConfig+0x4c8>
 8006ece:	4b8d      	ldr	r3, [pc, #564]	@ (8007104 <UART_SetConfig+0x69c>)
 8006ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ed2:	f003 0307 	and.w	r3, r3, #7
 8006ed6:	2b05      	cmp	r3, #5
 8006ed8:	d826      	bhi.n	8006f28 <UART_SetConfig+0x4c0>
 8006eda:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee0 <UART_SetConfig+0x478>)
 8006edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee0:	08006ef9 	.word	0x08006ef9
 8006ee4:	08006f01 	.word	0x08006f01
 8006ee8:	08006f09 	.word	0x08006f09
 8006eec:	08006f11 	.word	0x08006f11
 8006ef0:	08006f19 	.word	0x08006f19
 8006ef4:	08006f21 	.word	0x08006f21
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006efe:	e086      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f00:	2304      	movs	r3, #4
 8006f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f06:	e082      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f08:	2308      	movs	r3, #8
 8006f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f0e:	e07e      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f10:	2310      	movs	r3, #16
 8006f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f16:	e07a      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f18:	2320      	movs	r3, #32
 8006f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f1e:	e076      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f20:	2340      	movs	r3, #64	@ 0x40
 8006f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f26:	e072      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f28:	2380      	movs	r3, #128	@ 0x80
 8006f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f2e:	e06e      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a75      	ldr	r2, [pc, #468]	@ (800710c <UART_SetConfig+0x6a4>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d130      	bne.n	8006f9c <UART_SetConfig+0x534>
 8006f3a:	4b72      	ldr	r3, [pc, #456]	@ (8007104 <UART_SetConfig+0x69c>)
 8006f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f3e:	f003 0307 	and.w	r3, r3, #7
 8006f42:	2b05      	cmp	r3, #5
 8006f44:	d826      	bhi.n	8006f94 <UART_SetConfig+0x52c>
 8006f46:	a201      	add	r2, pc, #4	@ (adr r2, 8006f4c <UART_SetConfig+0x4e4>)
 8006f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f4c:	08006f65 	.word	0x08006f65
 8006f50:	08006f6d 	.word	0x08006f6d
 8006f54:	08006f75 	.word	0x08006f75
 8006f58:	08006f7d 	.word	0x08006f7d
 8006f5c:	08006f85 	.word	0x08006f85
 8006f60:	08006f8d 	.word	0x08006f8d
 8006f64:	2300      	movs	r3, #0
 8006f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f6a:	e050      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f6c:	2304      	movs	r3, #4
 8006f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f72:	e04c      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f74:	2308      	movs	r3, #8
 8006f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f7a:	e048      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f7c:	2310      	movs	r3, #16
 8006f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f82:	e044      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f84:	2320      	movs	r3, #32
 8006f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f8a:	e040      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f8c:	2340      	movs	r3, #64	@ 0x40
 8006f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f92:	e03c      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f94:	2380      	movs	r3, #128	@ 0x80
 8006f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006f9a:	e038      	b.n	800700e <UART_SetConfig+0x5a6>
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a5b      	ldr	r2, [pc, #364]	@ (8007110 <UART_SetConfig+0x6a8>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d130      	bne.n	8007008 <UART_SetConfig+0x5a0>
 8006fa6:	4b57      	ldr	r3, [pc, #348]	@ (8007104 <UART_SetConfig+0x69c>)
 8006fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006faa:	f003 0307 	and.w	r3, r3, #7
 8006fae:	2b05      	cmp	r3, #5
 8006fb0:	d826      	bhi.n	8007000 <UART_SetConfig+0x598>
 8006fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb8 <UART_SetConfig+0x550>)
 8006fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb8:	08006fd1 	.word	0x08006fd1
 8006fbc:	08006fd9 	.word	0x08006fd9
 8006fc0:	08006fe1 	.word	0x08006fe1
 8006fc4:	08006fe9 	.word	0x08006fe9
 8006fc8:	08006ff1 	.word	0x08006ff1
 8006fcc:	08006ff9 	.word	0x08006ff9
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fd6:	e01a      	b.n	800700e <UART_SetConfig+0x5a6>
 8006fd8:	2304      	movs	r3, #4
 8006fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fde:	e016      	b.n	800700e <UART_SetConfig+0x5a6>
 8006fe0:	2308      	movs	r3, #8
 8006fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fe6:	e012      	b.n	800700e <UART_SetConfig+0x5a6>
 8006fe8:	2310      	movs	r3, #16
 8006fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006fee:	e00e      	b.n	800700e <UART_SetConfig+0x5a6>
 8006ff0:	2320      	movs	r3, #32
 8006ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ff6:	e00a      	b.n	800700e <UART_SetConfig+0x5a6>
 8006ff8:	2340      	movs	r3, #64	@ 0x40
 8006ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ffe:	e006      	b.n	800700e <UART_SetConfig+0x5a6>
 8007000:	2380      	movs	r3, #128	@ 0x80
 8007002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007006:	e002      	b.n	800700e <UART_SetConfig+0x5a6>
 8007008:	2380      	movs	r3, #128	@ 0x80
 800700a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a3f      	ldr	r2, [pc, #252]	@ (8007110 <UART_SetConfig+0x6a8>)
 8007014:	4293      	cmp	r3, r2
 8007016:	f040 80f8 	bne.w	800720a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800701a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800701e:	2b20      	cmp	r3, #32
 8007020:	dc46      	bgt.n	80070b0 <UART_SetConfig+0x648>
 8007022:	2b02      	cmp	r3, #2
 8007024:	f2c0 8082 	blt.w	800712c <UART_SetConfig+0x6c4>
 8007028:	3b02      	subs	r3, #2
 800702a:	2b1e      	cmp	r3, #30
 800702c:	d87e      	bhi.n	800712c <UART_SetConfig+0x6c4>
 800702e:	a201      	add	r2, pc, #4	@ (adr r2, 8007034 <UART_SetConfig+0x5cc>)
 8007030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007034:	080070b7 	.word	0x080070b7
 8007038:	0800712d 	.word	0x0800712d
 800703c:	080070bf 	.word	0x080070bf
 8007040:	0800712d 	.word	0x0800712d
 8007044:	0800712d 	.word	0x0800712d
 8007048:	0800712d 	.word	0x0800712d
 800704c:	080070cf 	.word	0x080070cf
 8007050:	0800712d 	.word	0x0800712d
 8007054:	0800712d 	.word	0x0800712d
 8007058:	0800712d 	.word	0x0800712d
 800705c:	0800712d 	.word	0x0800712d
 8007060:	0800712d 	.word	0x0800712d
 8007064:	0800712d 	.word	0x0800712d
 8007068:	0800712d 	.word	0x0800712d
 800706c:	080070df 	.word	0x080070df
 8007070:	0800712d 	.word	0x0800712d
 8007074:	0800712d 	.word	0x0800712d
 8007078:	0800712d 	.word	0x0800712d
 800707c:	0800712d 	.word	0x0800712d
 8007080:	0800712d 	.word	0x0800712d
 8007084:	0800712d 	.word	0x0800712d
 8007088:	0800712d 	.word	0x0800712d
 800708c:	0800712d 	.word	0x0800712d
 8007090:	0800712d 	.word	0x0800712d
 8007094:	0800712d 	.word	0x0800712d
 8007098:	0800712d 	.word	0x0800712d
 800709c:	0800712d 	.word	0x0800712d
 80070a0:	0800712d 	.word	0x0800712d
 80070a4:	0800712d 	.word	0x0800712d
 80070a8:	0800712d 	.word	0x0800712d
 80070ac:	0800711f 	.word	0x0800711f
 80070b0:	2b40      	cmp	r3, #64	@ 0x40
 80070b2:	d037      	beq.n	8007124 <UART_SetConfig+0x6bc>
 80070b4:	e03a      	b.n	800712c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80070b6:	f7fd fc89 	bl	80049cc <HAL_RCCEx_GetD3PCLK1Freq>
 80070ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80070bc:	e03c      	b.n	8007138 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7fd fc98 	bl	80049f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80070c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070cc:	e034      	b.n	8007138 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070ce:	f107 0318 	add.w	r3, r7, #24
 80070d2:	4618      	mov	r0, r3
 80070d4:	f7fd fde4 	bl	8004ca0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070dc:	e02c      	b.n	8007138 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070de:	4b09      	ldr	r3, [pc, #36]	@ (8007104 <UART_SetConfig+0x69c>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f003 0320 	and.w	r3, r3, #32
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d016      	beq.n	8007118 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80070ea:	4b06      	ldr	r3, [pc, #24]	@ (8007104 <UART_SetConfig+0x69c>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	08db      	lsrs	r3, r3, #3
 80070f0:	f003 0303 	and.w	r3, r3, #3
 80070f4:	4a07      	ldr	r2, [pc, #28]	@ (8007114 <UART_SetConfig+0x6ac>)
 80070f6:	fa22 f303 	lsr.w	r3, r2, r3
 80070fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80070fc:	e01c      	b.n	8007138 <UART_SetConfig+0x6d0>
 80070fe:	bf00      	nop
 8007100:	40011400 	.word	0x40011400
 8007104:	58024400 	.word	0x58024400
 8007108:	40007800 	.word	0x40007800
 800710c:	40007c00 	.word	0x40007c00
 8007110:	58000c00 	.word	0x58000c00
 8007114:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007118:	4b9d      	ldr	r3, [pc, #628]	@ (8007390 <UART_SetConfig+0x928>)
 800711a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800711c:	e00c      	b.n	8007138 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800711e:	4b9d      	ldr	r3, [pc, #628]	@ (8007394 <UART_SetConfig+0x92c>)
 8007120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007122:	e009      	b.n	8007138 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007124:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007128:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800712a:	e005      	b.n	8007138 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800712c:	2300      	movs	r3, #0
 800712e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007136:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007138:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800713a:	2b00      	cmp	r3, #0
 800713c:	f000 81de 	beq.w	80074fc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007144:	4a94      	ldr	r2, [pc, #592]	@ (8007398 <UART_SetConfig+0x930>)
 8007146:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800714a:	461a      	mov	r2, r3
 800714c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800714e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007152:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	685a      	ldr	r2, [r3, #4]
 8007158:	4613      	mov	r3, r2
 800715a:	005b      	lsls	r3, r3, #1
 800715c:	4413      	add	r3, r2
 800715e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007160:	429a      	cmp	r2, r3
 8007162:	d305      	bcc.n	8007170 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800716a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800716c:	429a      	cmp	r2, r3
 800716e:	d903      	bls.n	8007178 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007176:	e1c1      	b.n	80074fc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800717a:	2200      	movs	r2, #0
 800717c:	60bb      	str	r3, [r7, #8]
 800717e:	60fa      	str	r2, [r7, #12]
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007184:	4a84      	ldr	r2, [pc, #528]	@ (8007398 <UART_SetConfig+0x930>)
 8007186:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800718a:	b29b      	uxth	r3, r3
 800718c:	2200      	movs	r2, #0
 800718e:	603b      	str	r3, [r7, #0]
 8007190:	607a      	str	r2, [r7, #4]
 8007192:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007196:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800719a:	f7f9 fab5 	bl	8000708 <__aeabi_uldivmod>
 800719e:	4602      	mov	r2, r0
 80071a0:	460b      	mov	r3, r1
 80071a2:	4610      	mov	r0, r2
 80071a4:	4619      	mov	r1, r3
 80071a6:	f04f 0200 	mov.w	r2, #0
 80071aa:	f04f 0300 	mov.w	r3, #0
 80071ae:	020b      	lsls	r3, r1, #8
 80071b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80071b4:	0202      	lsls	r2, r0, #8
 80071b6:	6979      	ldr	r1, [r7, #20]
 80071b8:	6849      	ldr	r1, [r1, #4]
 80071ba:	0849      	lsrs	r1, r1, #1
 80071bc:	2000      	movs	r0, #0
 80071be:	460c      	mov	r4, r1
 80071c0:	4605      	mov	r5, r0
 80071c2:	eb12 0804 	adds.w	r8, r2, r4
 80071c6:	eb43 0905 	adc.w	r9, r3, r5
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	469a      	mov	sl, r3
 80071d2:	4693      	mov	fp, r2
 80071d4:	4652      	mov	r2, sl
 80071d6:	465b      	mov	r3, fp
 80071d8:	4640      	mov	r0, r8
 80071da:	4649      	mov	r1, r9
 80071dc:	f7f9 fa94 	bl	8000708 <__aeabi_uldivmod>
 80071e0:	4602      	mov	r2, r0
 80071e2:	460b      	mov	r3, r1
 80071e4:	4613      	mov	r3, r2
 80071e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80071e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071ee:	d308      	bcc.n	8007202 <UART_SetConfig+0x79a>
 80071f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071f6:	d204      	bcs.n	8007202 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80071fe:	60da      	str	r2, [r3, #12]
 8007200:	e17c      	b.n	80074fc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007208:	e178      	b.n	80074fc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	69db      	ldr	r3, [r3, #28]
 800720e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007212:	f040 80c5 	bne.w	80073a0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007216:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800721a:	2b20      	cmp	r3, #32
 800721c:	dc48      	bgt.n	80072b0 <UART_SetConfig+0x848>
 800721e:	2b00      	cmp	r3, #0
 8007220:	db7b      	blt.n	800731a <UART_SetConfig+0x8b2>
 8007222:	2b20      	cmp	r3, #32
 8007224:	d879      	bhi.n	800731a <UART_SetConfig+0x8b2>
 8007226:	a201      	add	r2, pc, #4	@ (adr r2, 800722c <UART_SetConfig+0x7c4>)
 8007228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800722c:	080072b7 	.word	0x080072b7
 8007230:	080072bf 	.word	0x080072bf
 8007234:	0800731b 	.word	0x0800731b
 8007238:	0800731b 	.word	0x0800731b
 800723c:	080072c7 	.word	0x080072c7
 8007240:	0800731b 	.word	0x0800731b
 8007244:	0800731b 	.word	0x0800731b
 8007248:	0800731b 	.word	0x0800731b
 800724c:	080072d7 	.word	0x080072d7
 8007250:	0800731b 	.word	0x0800731b
 8007254:	0800731b 	.word	0x0800731b
 8007258:	0800731b 	.word	0x0800731b
 800725c:	0800731b 	.word	0x0800731b
 8007260:	0800731b 	.word	0x0800731b
 8007264:	0800731b 	.word	0x0800731b
 8007268:	0800731b 	.word	0x0800731b
 800726c:	080072e7 	.word	0x080072e7
 8007270:	0800731b 	.word	0x0800731b
 8007274:	0800731b 	.word	0x0800731b
 8007278:	0800731b 	.word	0x0800731b
 800727c:	0800731b 	.word	0x0800731b
 8007280:	0800731b 	.word	0x0800731b
 8007284:	0800731b 	.word	0x0800731b
 8007288:	0800731b 	.word	0x0800731b
 800728c:	0800731b 	.word	0x0800731b
 8007290:	0800731b 	.word	0x0800731b
 8007294:	0800731b 	.word	0x0800731b
 8007298:	0800731b 	.word	0x0800731b
 800729c:	0800731b 	.word	0x0800731b
 80072a0:	0800731b 	.word	0x0800731b
 80072a4:	0800731b 	.word	0x0800731b
 80072a8:	0800731b 	.word	0x0800731b
 80072ac:	0800730d 	.word	0x0800730d
 80072b0:	2b40      	cmp	r3, #64	@ 0x40
 80072b2:	d02e      	beq.n	8007312 <UART_SetConfig+0x8aa>
 80072b4:	e031      	b.n	800731a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072b6:	f7fc f911 	bl	80034dc <HAL_RCC_GetPCLK1Freq>
 80072ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80072bc:	e033      	b.n	8007326 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072be:	f7fc f923 	bl	8003508 <HAL_RCC_GetPCLK2Freq>
 80072c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80072c4:	e02f      	b.n	8007326 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80072c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fd fb94 	bl	80049f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80072d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072d4:	e027      	b.n	8007326 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072d6:	f107 0318 	add.w	r3, r7, #24
 80072da:	4618      	mov	r0, r3
 80072dc:	f7fd fce0 	bl	8004ca0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072e4:	e01f      	b.n	8007326 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80072e6:	4b2d      	ldr	r3, [pc, #180]	@ (800739c <UART_SetConfig+0x934>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f003 0320 	and.w	r3, r3, #32
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d009      	beq.n	8007306 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80072f2:	4b2a      	ldr	r3, [pc, #168]	@ (800739c <UART_SetConfig+0x934>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	08db      	lsrs	r3, r3, #3
 80072f8:	f003 0303 	and.w	r3, r3, #3
 80072fc:	4a24      	ldr	r2, [pc, #144]	@ (8007390 <UART_SetConfig+0x928>)
 80072fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007302:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007304:	e00f      	b.n	8007326 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007306:	4b22      	ldr	r3, [pc, #136]	@ (8007390 <UART_SetConfig+0x928>)
 8007308:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800730a:	e00c      	b.n	8007326 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800730c:	4b21      	ldr	r3, [pc, #132]	@ (8007394 <UART_SetConfig+0x92c>)
 800730e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007310:	e009      	b.n	8007326 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007318:	e005      	b.n	8007326 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800731a:	2300      	movs	r3, #0
 800731c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007324:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007328:	2b00      	cmp	r3, #0
 800732a:	f000 80e7 	beq.w	80074fc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007332:	4a19      	ldr	r2, [pc, #100]	@ (8007398 <UART_SetConfig+0x930>)
 8007334:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007338:	461a      	mov	r2, r3
 800733a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800733c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007340:	005a      	lsls	r2, r3, #1
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	085b      	lsrs	r3, r3, #1
 8007348:	441a      	add	r2, r3
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007352:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007356:	2b0f      	cmp	r3, #15
 8007358:	d916      	bls.n	8007388 <UART_SetConfig+0x920>
 800735a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800735c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007360:	d212      	bcs.n	8007388 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007364:	b29b      	uxth	r3, r3
 8007366:	f023 030f 	bic.w	r3, r3, #15
 800736a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800736c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736e:	085b      	lsrs	r3, r3, #1
 8007370:	b29b      	uxth	r3, r3
 8007372:	f003 0307 	and.w	r3, r3, #7
 8007376:	b29a      	uxth	r2, r3
 8007378:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800737a:	4313      	orrs	r3, r2
 800737c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007384:	60da      	str	r2, [r3, #12]
 8007386:	e0b9      	b.n	80074fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800738e:	e0b5      	b.n	80074fc <UART_SetConfig+0xa94>
 8007390:	03d09000 	.word	0x03d09000
 8007394:	003d0900 	.word	0x003d0900
 8007398:	0800c0e4 	.word	0x0800c0e4
 800739c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80073a0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80073a4:	2b20      	cmp	r3, #32
 80073a6:	dc49      	bgt.n	800743c <UART_SetConfig+0x9d4>
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	db7c      	blt.n	80074a6 <UART_SetConfig+0xa3e>
 80073ac:	2b20      	cmp	r3, #32
 80073ae:	d87a      	bhi.n	80074a6 <UART_SetConfig+0xa3e>
 80073b0:	a201      	add	r2, pc, #4	@ (adr r2, 80073b8 <UART_SetConfig+0x950>)
 80073b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b6:	bf00      	nop
 80073b8:	08007443 	.word	0x08007443
 80073bc:	0800744b 	.word	0x0800744b
 80073c0:	080074a7 	.word	0x080074a7
 80073c4:	080074a7 	.word	0x080074a7
 80073c8:	08007453 	.word	0x08007453
 80073cc:	080074a7 	.word	0x080074a7
 80073d0:	080074a7 	.word	0x080074a7
 80073d4:	080074a7 	.word	0x080074a7
 80073d8:	08007463 	.word	0x08007463
 80073dc:	080074a7 	.word	0x080074a7
 80073e0:	080074a7 	.word	0x080074a7
 80073e4:	080074a7 	.word	0x080074a7
 80073e8:	080074a7 	.word	0x080074a7
 80073ec:	080074a7 	.word	0x080074a7
 80073f0:	080074a7 	.word	0x080074a7
 80073f4:	080074a7 	.word	0x080074a7
 80073f8:	08007473 	.word	0x08007473
 80073fc:	080074a7 	.word	0x080074a7
 8007400:	080074a7 	.word	0x080074a7
 8007404:	080074a7 	.word	0x080074a7
 8007408:	080074a7 	.word	0x080074a7
 800740c:	080074a7 	.word	0x080074a7
 8007410:	080074a7 	.word	0x080074a7
 8007414:	080074a7 	.word	0x080074a7
 8007418:	080074a7 	.word	0x080074a7
 800741c:	080074a7 	.word	0x080074a7
 8007420:	080074a7 	.word	0x080074a7
 8007424:	080074a7 	.word	0x080074a7
 8007428:	080074a7 	.word	0x080074a7
 800742c:	080074a7 	.word	0x080074a7
 8007430:	080074a7 	.word	0x080074a7
 8007434:	080074a7 	.word	0x080074a7
 8007438:	08007499 	.word	0x08007499
 800743c:	2b40      	cmp	r3, #64	@ 0x40
 800743e:	d02e      	beq.n	800749e <UART_SetConfig+0xa36>
 8007440:	e031      	b.n	80074a6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007442:	f7fc f84b 	bl	80034dc <HAL_RCC_GetPCLK1Freq>
 8007446:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007448:	e033      	b.n	80074b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800744a:	f7fc f85d 	bl	8003508 <HAL_RCC_GetPCLK2Freq>
 800744e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007450:	e02f      	b.n	80074b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007452:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007456:	4618      	mov	r0, r3
 8007458:	f7fd face 	bl	80049f8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800745c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007460:	e027      	b.n	80074b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007462:	f107 0318 	add.w	r3, r7, #24
 8007466:	4618      	mov	r0, r3
 8007468:	f7fd fc1a 	bl	8004ca0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007470:	e01f      	b.n	80074b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007472:	4b2d      	ldr	r3, [pc, #180]	@ (8007528 <UART_SetConfig+0xac0>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 0320 	and.w	r3, r3, #32
 800747a:	2b00      	cmp	r3, #0
 800747c:	d009      	beq.n	8007492 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800747e:	4b2a      	ldr	r3, [pc, #168]	@ (8007528 <UART_SetConfig+0xac0>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	08db      	lsrs	r3, r3, #3
 8007484:	f003 0303 	and.w	r3, r3, #3
 8007488:	4a28      	ldr	r2, [pc, #160]	@ (800752c <UART_SetConfig+0xac4>)
 800748a:	fa22 f303 	lsr.w	r3, r2, r3
 800748e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007490:	e00f      	b.n	80074b2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007492:	4b26      	ldr	r3, [pc, #152]	@ (800752c <UART_SetConfig+0xac4>)
 8007494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007496:	e00c      	b.n	80074b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007498:	4b25      	ldr	r3, [pc, #148]	@ (8007530 <UART_SetConfig+0xac8>)
 800749a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800749c:	e009      	b.n	80074b2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800749e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074a4:	e005      	b.n	80074b2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80074a6:	2300      	movs	r3, #0
 80074a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80074b0:	bf00      	nop
    }

    if (pclk != 0U)
 80074b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d021      	beq.n	80074fc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074bc:	4a1d      	ldr	r2, [pc, #116]	@ (8007534 <UART_SetConfig+0xacc>)
 80074be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074c2:	461a      	mov	r2, r3
 80074c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	085b      	lsrs	r3, r3, #1
 80074d0:	441a      	add	r2, r3
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80074da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074de:	2b0f      	cmp	r3, #15
 80074e0:	d909      	bls.n	80074f6 <UART_SetConfig+0xa8e>
 80074e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074e8:	d205      	bcs.n	80074f6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ec:	b29a      	uxth	r2, r3
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	60da      	str	r2, [r3, #12]
 80074f4:	e002      	b.n	80074fc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	2201      	movs	r2, #1
 8007500:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	2201      	movs	r2, #1
 8007508:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	2200      	movs	r2, #0
 8007510:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	2200      	movs	r2, #0
 8007516:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007518:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800751c:	4618      	mov	r0, r3
 800751e:	3748      	adds	r7, #72	@ 0x48
 8007520:	46bd      	mov	sp, r7
 8007522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007526:	bf00      	nop
 8007528:	58024400 	.word	0x58024400
 800752c:	03d09000 	.word	0x03d09000
 8007530:	003d0900 	.word	0x003d0900
 8007534:	0800c0e4 	.word	0x0800c0e4

08007538 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007538:	b480      	push	{r7}
 800753a:	b083      	sub	sp, #12
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007544:	f003 0308 	and.w	r3, r3, #8
 8007548:	2b00      	cmp	r3, #0
 800754a:	d00a      	beq.n	8007562 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	430a      	orrs	r2, r1
 8007560:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007566:	f003 0301 	and.w	r3, r3, #1
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	430a      	orrs	r2, r1
 8007582:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007588:	f003 0302 	and.w	r3, r3, #2
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00a      	beq.n	80075a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	685b      	ldr	r3, [r3, #4]
 8007596:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	430a      	orrs	r2, r1
 80075a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075aa:	f003 0304 	and.w	r3, r3, #4
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00a      	beq.n	80075c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	430a      	orrs	r2, r1
 80075c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075cc:	f003 0310 	and.w	r3, r3, #16
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d00a      	beq.n	80075ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	430a      	orrs	r2, r1
 80075e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ee:	f003 0320 	and.w	r3, r3, #32
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	430a      	orrs	r2, r1
 800760a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007614:	2b00      	cmp	r3, #0
 8007616:	d01a      	beq.n	800764e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007636:	d10a      	bne.n	800764e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	430a      	orrs	r2, r1
 800764c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007656:	2b00      	cmp	r3, #0
 8007658:	d00a      	beq.n	8007670 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	685b      	ldr	r3, [r3, #4]
 8007660:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	430a      	orrs	r2, r1
 800766e:	605a      	str	r2, [r3, #4]
  }
}
 8007670:	bf00      	nop
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b098      	sub	sp, #96	@ 0x60
 8007680:	af02      	add	r7, sp, #8
 8007682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2200      	movs	r2, #0
 8007688:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800768c:	f7fa fbd4 	bl	8001e38 <HAL_GetTick>
 8007690:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0308 	and.w	r3, r3, #8
 800769c:	2b08      	cmp	r3, #8
 800769e:	d12f      	bne.n	8007700 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076a4:	9300      	str	r3, [sp, #0]
 80076a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076a8:	2200      	movs	r2, #0
 80076aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f88e 	bl	80077d0 <UART_WaitOnFlagUntilTimeout>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d022      	beq.n	8007700 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c2:	e853 3f00 	ldrex	r3, [r3]
 80076c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	461a      	mov	r2, r3
 80076d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80076da:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076e0:	e841 2300 	strex	r3, r2, [r1]
 80076e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d1e6      	bne.n	80076ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2220      	movs	r2, #32
 80076f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076fc:	2303      	movs	r3, #3
 80076fe:	e063      	b.n	80077c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0304 	and.w	r3, r3, #4
 800770a:	2b04      	cmp	r3, #4
 800770c:	d149      	bne.n	80077a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800770e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007716:	2200      	movs	r2, #0
 8007718:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 f857 	bl	80077d0 <UART_WaitOnFlagUntilTimeout>
 8007722:	4603      	mov	r3, r0
 8007724:	2b00      	cmp	r3, #0
 8007726:	d03c      	beq.n	80077a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007730:	e853 3f00 	ldrex	r3, [r3]
 8007734:	623b      	str	r3, [r7, #32]
   return(result);
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800773c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	461a      	mov	r2, r3
 8007744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007746:	633b      	str	r3, [r7, #48]	@ 0x30
 8007748:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800774c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800774e:	e841 2300 	strex	r3, r2, [r1]
 8007752:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007756:	2b00      	cmp	r3, #0
 8007758:	d1e6      	bne.n	8007728 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	3308      	adds	r3, #8
 8007760:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	e853 3f00 	ldrex	r3, [r3]
 8007768:	60fb      	str	r3, [r7, #12]
   return(result);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f023 0301 	bic.w	r3, r3, #1
 8007770:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	3308      	adds	r3, #8
 8007778:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800777a:	61fa      	str	r2, [r7, #28]
 800777c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777e:	69b9      	ldr	r1, [r7, #24]
 8007780:	69fa      	ldr	r2, [r7, #28]
 8007782:	e841 2300 	strex	r3, r2, [r1]
 8007786:	617b      	str	r3, [r7, #20]
   return(result);
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1e5      	bne.n	800775a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2220      	movs	r2, #32
 8007792:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800779e:	2303      	movs	r3, #3
 80077a0:	e012      	b.n	80077c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2220      	movs	r2, #32
 80077a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2220      	movs	r2, #32
 80077ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2200      	movs	r2, #0
 80077b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3758      	adds	r7, #88	@ 0x58
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	603b      	str	r3, [r7, #0]
 80077dc:	4613      	mov	r3, r2
 80077de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077e0:	e04f      	b.n	8007882 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e8:	d04b      	beq.n	8007882 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077ea:	f7fa fb25 	bl	8001e38 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	69ba      	ldr	r2, [r7, #24]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d302      	bcc.n	8007800 <UART_WaitOnFlagUntilTimeout+0x30>
 80077fa:	69bb      	ldr	r3, [r7, #24]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d101      	bne.n	8007804 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007800:	2303      	movs	r3, #3
 8007802:	e04e      	b.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0304 	and.w	r3, r3, #4
 800780e:	2b00      	cmp	r3, #0
 8007810:	d037      	beq.n	8007882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	2b80      	cmp	r3, #128	@ 0x80
 8007816:	d034      	beq.n	8007882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	2b40      	cmp	r3, #64	@ 0x40
 800781c:	d031      	beq.n	8007882 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	69db      	ldr	r3, [r3, #28]
 8007824:	f003 0308 	and.w	r3, r3, #8
 8007828:	2b08      	cmp	r3, #8
 800782a:	d110      	bne.n	800784e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2208      	movs	r2, #8
 8007832:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007834:	68f8      	ldr	r0, [r7, #12]
 8007836:	f000 f839 	bl	80078ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2208      	movs	r2, #8
 800783e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2200      	movs	r2, #0
 8007846:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e029      	b.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	69db      	ldr	r3, [r3, #28]
 8007854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800785c:	d111      	bne.n	8007882 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f000 f81f 	bl	80078ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2220      	movs	r2, #32
 8007872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800787e:	2303      	movs	r3, #3
 8007880:	e00f      	b.n	80078a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	69da      	ldr	r2, [r3, #28]
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	4013      	ands	r3, r2
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	429a      	cmp	r2, r3
 8007890:	bf0c      	ite	eq
 8007892:	2301      	moveq	r3, #1
 8007894:	2300      	movne	r3, #0
 8007896:	b2db      	uxtb	r3, r3
 8007898:	461a      	mov	r2, r3
 800789a:	79fb      	ldrb	r3, [r7, #7]
 800789c:	429a      	cmp	r2, r3
 800789e:	d0a0      	beq.n	80077e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
	...

080078ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b095      	sub	sp, #84	@ 0x54
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078bc:	e853 3f00 	ldrex	r3, [r3]
 80078c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	461a      	mov	r2, r3
 80078d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80078d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e6      	bne.n	80078b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3308      	adds	r3, #8
 80078ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ee:	6a3b      	ldr	r3, [r7, #32]
 80078f0:	e853 3f00 	ldrex	r3, [r3]
 80078f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80078f6:	69fa      	ldr	r2, [r7, #28]
 80078f8:	4b1e      	ldr	r3, [pc, #120]	@ (8007974 <UART_EndRxTransfer+0xc8>)
 80078fa:	4013      	ands	r3, r2
 80078fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3308      	adds	r3, #8
 8007904:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007906:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007908:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800790c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800790e:	e841 2300 	strex	r3, r2, [r1]
 8007912:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1e5      	bne.n	80078e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800791e:	2b01      	cmp	r3, #1
 8007920:	d118      	bne.n	8007954 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	e853 3f00 	ldrex	r3, [r3]
 800792e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	f023 0310 	bic.w	r3, r3, #16
 8007936:	647b      	str	r3, [r7, #68]	@ 0x44
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	461a      	mov	r2, r3
 800793e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007940:	61bb      	str	r3, [r7, #24]
 8007942:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007944:	6979      	ldr	r1, [r7, #20]
 8007946:	69ba      	ldr	r2, [r7, #24]
 8007948:	e841 2300 	strex	r3, r2, [r1]
 800794c:	613b      	str	r3, [r7, #16]
   return(result);
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d1e6      	bne.n	8007922 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2220      	movs	r2, #32
 8007958:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007968:	bf00      	nop
 800796a:	3754      	adds	r7, #84	@ 0x54
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr
 8007974:	effffffe 	.word	0xeffffffe

08007978 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007978:	b480      	push	{r7}
 800797a:	b085      	sub	sp, #20
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007986:	2b01      	cmp	r3, #1
 8007988:	d101      	bne.n	800798e <HAL_UARTEx_DisableFifoMode+0x16>
 800798a:	2302      	movs	r3, #2
 800798c:	e027      	b.n	80079de <HAL_UARTEx_DisableFifoMode+0x66>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2224      	movs	r2, #36	@ 0x24
 800799a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681a      	ldr	r2, [r3, #0]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f022 0201 	bic.w	r2, r2, #1
 80079b4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80079bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2220      	movs	r2, #32
 80079d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079dc:	2300      	movs	r3, #0
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3714      	adds	r7, #20
 80079e2:	46bd      	mov	sp, r7
 80079e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e8:	4770      	bx	lr

080079ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079ea:	b580      	push	{r7, lr}
 80079ec:	b084      	sub	sp, #16
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d101      	bne.n	8007a02 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80079fe:	2302      	movs	r3, #2
 8007a00:	e02d      	b.n	8007a5e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2201      	movs	r2, #1
 8007a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2224      	movs	r2, #36	@ 0x24
 8007a0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f022 0201 	bic.w	r2, r2, #1
 8007a28:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	683a      	ldr	r2, [r7, #0]
 8007a3a:	430a      	orrs	r2, r1
 8007a3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 f850 	bl	8007ae4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68fa      	ldr	r2, [r7, #12]
 8007a4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a5c:	2300      	movs	r3, #0
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3710      	adds	r7, #16
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b084      	sub	sp, #16
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d101      	bne.n	8007a7e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007a7a:	2302      	movs	r3, #2
 8007a7c:	e02d      	b.n	8007ada <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2224      	movs	r2, #36	@ 0x24
 8007a8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f022 0201 	bic.w	r2, r2, #1
 8007aa4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	683a      	ldr	r2, [r7, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 f812 	bl	8007ae4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2220      	movs	r2, #32
 8007acc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
	...

08007ae4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d108      	bne.n	8007b06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007b04:	e031      	b.n	8007b6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007b06:	2310      	movs	r3, #16
 8007b08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007b0a:	2310      	movs	r3, #16
 8007b0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	0e5b      	lsrs	r3, r3, #25
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	f003 0307 	and.w	r3, r3, #7
 8007b1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	0f5b      	lsrs	r3, r3, #29
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	f003 0307 	and.w	r3, r3, #7
 8007b2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b2e:	7bbb      	ldrb	r3, [r7, #14]
 8007b30:	7b3a      	ldrb	r2, [r7, #12]
 8007b32:	4911      	ldr	r1, [pc, #68]	@ (8007b78 <UARTEx_SetNbDataToProcess+0x94>)
 8007b34:	5c8a      	ldrb	r2, [r1, r2]
 8007b36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007b3a:	7b3a      	ldrb	r2, [r7, #12]
 8007b3c:	490f      	ldr	r1, [pc, #60]	@ (8007b7c <UARTEx_SetNbDataToProcess+0x98>)
 8007b3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007b40:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b4c:	7bfb      	ldrb	r3, [r7, #15]
 8007b4e:	7b7a      	ldrb	r2, [r7, #13]
 8007b50:	4909      	ldr	r1, [pc, #36]	@ (8007b78 <UARTEx_SetNbDataToProcess+0x94>)
 8007b52:	5c8a      	ldrb	r2, [r1, r2]
 8007b54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007b58:	7b7a      	ldrb	r2, [r7, #13]
 8007b5a:	4908      	ldr	r1, [pc, #32]	@ (8007b7c <UARTEx_SetNbDataToProcess+0x98>)
 8007b5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007b5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007b6a:	bf00      	nop
 8007b6c:	3714      	adds	r7, #20
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	0800c0fc 	.word	0x0800c0fc
 8007b7c:	0800c104 	.word	0x0800c104

08007b80 <__cvt>:
 8007b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b82:	ed2d 8b02 	vpush	{d8}
 8007b86:	eeb0 8b40 	vmov.f64	d8, d0
 8007b8a:	b085      	sub	sp, #20
 8007b8c:	4617      	mov	r7, r2
 8007b8e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8007b90:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b92:	ee18 2a90 	vmov	r2, s17
 8007b96:	f025 0520 	bic.w	r5, r5, #32
 8007b9a:	2a00      	cmp	r2, #0
 8007b9c:	bfb6      	itet	lt
 8007b9e:	222d      	movlt	r2, #45	@ 0x2d
 8007ba0:	2200      	movge	r2, #0
 8007ba2:	eeb1 8b40 	vneglt.f64	d8, d0
 8007ba6:	2d46      	cmp	r5, #70	@ 0x46
 8007ba8:	460c      	mov	r4, r1
 8007baa:	701a      	strb	r2, [r3, #0]
 8007bac:	d004      	beq.n	8007bb8 <__cvt+0x38>
 8007bae:	2d45      	cmp	r5, #69	@ 0x45
 8007bb0:	d100      	bne.n	8007bb4 <__cvt+0x34>
 8007bb2:	3401      	adds	r4, #1
 8007bb4:	2102      	movs	r1, #2
 8007bb6:	e000      	b.n	8007bba <__cvt+0x3a>
 8007bb8:	2103      	movs	r1, #3
 8007bba:	ab03      	add	r3, sp, #12
 8007bbc:	9301      	str	r3, [sp, #4]
 8007bbe:	ab02      	add	r3, sp, #8
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	4622      	mov	r2, r4
 8007bc4:	4633      	mov	r3, r6
 8007bc6:	eeb0 0b48 	vmov.f64	d0, d8
 8007bca:	f001 f84d 	bl	8008c68 <_dtoa_r>
 8007bce:	2d47      	cmp	r5, #71	@ 0x47
 8007bd0:	d114      	bne.n	8007bfc <__cvt+0x7c>
 8007bd2:	07fb      	lsls	r3, r7, #31
 8007bd4:	d50a      	bpl.n	8007bec <__cvt+0x6c>
 8007bd6:	1902      	adds	r2, r0, r4
 8007bd8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007be0:	bf08      	it	eq
 8007be2:	9203      	streq	r2, [sp, #12]
 8007be4:	2130      	movs	r1, #48	@ 0x30
 8007be6:	9b03      	ldr	r3, [sp, #12]
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d319      	bcc.n	8007c20 <__cvt+0xa0>
 8007bec:	9b03      	ldr	r3, [sp, #12]
 8007bee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007bf0:	1a1b      	subs	r3, r3, r0
 8007bf2:	6013      	str	r3, [r2, #0]
 8007bf4:	b005      	add	sp, #20
 8007bf6:	ecbd 8b02 	vpop	{d8}
 8007bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bfc:	2d46      	cmp	r5, #70	@ 0x46
 8007bfe:	eb00 0204 	add.w	r2, r0, r4
 8007c02:	d1e9      	bne.n	8007bd8 <__cvt+0x58>
 8007c04:	7803      	ldrb	r3, [r0, #0]
 8007c06:	2b30      	cmp	r3, #48	@ 0x30
 8007c08:	d107      	bne.n	8007c1a <__cvt+0x9a>
 8007c0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c12:	bf1c      	itt	ne
 8007c14:	f1c4 0401 	rsbne	r4, r4, #1
 8007c18:	6034      	strne	r4, [r6, #0]
 8007c1a:	6833      	ldr	r3, [r6, #0]
 8007c1c:	441a      	add	r2, r3
 8007c1e:	e7db      	b.n	8007bd8 <__cvt+0x58>
 8007c20:	1c5c      	adds	r4, r3, #1
 8007c22:	9403      	str	r4, [sp, #12]
 8007c24:	7019      	strb	r1, [r3, #0]
 8007c26:	e7de      	b.n	8007be6 <__cvt+0x66>

08007c28 <__exponent>:
 8007c28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c2a:	2900      	cmp	r1, #0
 8007c2c:	bfba      	itte	lt
 8007c2e:	4249      	neglt	r1, r1
 8007c30:	232d      	movlt	r3, #45	@ 0x2d
 8007c32:	232b      	movge	r3, #43	@ 0x2b
 8007c34:	2909      	cmp	r1, #9
 8007c36:	7002      	strb	r2, [r0, #0]
 8007c38:	7043      	strb	r3, [r0, #1]
 8007c3a:	dd29      	ble.n	8007c90 <__exponent+0x68>
 8007c3c:	f10d 0307 	add.w	r3, sp, #7
 8007c40:	461d      	mov	r5, r3
 8007c42:	270a      	movs	r7, #10
 8007c44:	461a      	mov	r2, r3
 8007c46:	fbb1 f6f7 	udiv	r6, r1, r7
 8007c4a:	fb07 1416 	mls	r4, r7, r6, r1
 8007c4e:	3430      	adds	r4, #48	@ 0x30
 8007c50:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007c54:	460c      	mov	r4, r1
 8007c56:	2c63      	cmp	r4, #99	@ 0x63
 8007c58:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c5c:	4631      	mov	r1, r6
 8007c5e:	dcf1      	bgt.n	8007c44 <__exponent+0x1c>
 8007c60:	3130      	adds	r1, #48	@ 0x30
 8007c62:	1e94      	subs	r4, r2, #2
 8007c64:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007c68:	1c41      	adds	r1, r0, #1
 8007c6a:	4623      	mov	r3, r4
 8007c6c:	42ab      	cmp	r3, r5
 8007c6e:	d30a      	bcc.n	8007c86 <__exponent+0x5e>
 8007c70:	f10d 0309 	add.w	r3, sp, #9
 8007c74:	1a9b      	subs	r3, r3, r2
 8007c76:	42ac      	cmp	r4, r5
 8007c78:	bf88      	it	hi
 8007c7a:	2300      	movhi	r3, #0
 8007c7c:	3302      	adds	r3, #2
 8007c7e:	4403      	add	r3, r0
 8007c80:	1a18      	subs	r0, r3, r0
 8007c82:	b003      	add	sp, #12
 8007c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c86:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007c8a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007c8e:	e7ed      	b.n	8007c6c <__exponent+0x44>
 8007c90:	2330      	movs	r3, #48	@ 0x30
 8007c92:	3130      	adds	r1, #48	@ 0x30
 8007c94:	7083      	strb	r3, [r0, #2]
 8007c96:	70c1      	strb	r1, [r0, #3]
 8007c98:	1d03      	adds	r3, r0, #4
 8007c9a:	e7f1      	b.n	8007c80 <__exponent+0x58>
 8007c9c:	0000      	movs	r0, r0
	...

08007ca0 <_printf_float>:
 8007ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca4:	b08d      	sub	sp, #52	@ 0x34
 8007ca6:	460c      	mov	r4, r1
 8007ca8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007cac:	4616      	mov	r6, r2
 8007cae:	461f      	mov	r7, r3
 8007cb0:	4605      	mov	r5, r0
 8007cb2:	f000 fed1 	bl	8008a58 <_localeconv_r>
 8007cb6:	f8d0 b000 	ldr.w	fp, [r0]
 8007cba:	4658      	mov	r0, fp
 8007cbc:	f7f8 fb60 	bl	8000380 <strlen>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cc4:	f8d8 3000 	ldr.w	r3, [r8]
 8007cc8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007ccc:	6822      	ldr	r2, [r4, #0]
 8007cce:	9005      	str	r0, [sp, #20]
 8007cd0:	3307      	adds	r3, #7
 8007cd2:	f023 0307 	bic.w	r3, r3, #7
 8007cd6:	f103 0108 	add.w	r1, r3, #8
 8007cda:	f8c8 1000 	str.w	r1, [r8]
 8007cde:	ed93 0b00 	vldr	d0, [r3]
 8007ce2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007f40 <_printf_float+0x2a0>
 8007ce6:	eeb0 7bc0 	vabs.f64	d7, d0
 8007cea:	eeb4 7b46 	vcmp.f64	d7, d6
 8007cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cf2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8007cf6:	dd24      	ble.n	8007d42 <_printf_float+0xa2>
 8007cf8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d00:	d502      	bpl.n	8007d08 <_printf_float+0x68>
 8007d02:	232d      	movs	r3, #45	@ 0x2d
 8007d04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d08:	498f      	ldr	r1, [pc, #572]	@ (8007f48 <_printf_float+0x2a8>)
 8007d0a:	4b90      	ldr	r3, [pc, #576]	@ (8007f4c <_printf_float+0x2ac>)
 8007d0c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007d10:	bf8c      	ite	hi
 8007d12:	4688      	movhi	r8, r1
 8007d14:	4698      	movls	r8, r3
 8007d16:	f022 0204 	bic.w	r2, r2, #4
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	6123      	str	r3, [r4, #16]
 8007d1e:	6022      	str	r2, [r4, #0]
 8007d20:	f04f 0a00 	mov.w	sl, #0
 8007d24:	9700      	str	r7, [sp, #0]
 8007d26:	4633      	mov	r3, r6
 8007d28:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007d2a:	4621      	mov	r1, r4
 8007d2c:	4628      	mov	r0, r5
 8007d2e:	f000 f9d1 	bl	80080d4 <_printf_common>
 8007d32:	3001      	adds	r0, #1
 8007d34:	f040 8089 	bne.w	8007e4a <_printf_float+0x1aa>
 8007d38:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3c:	b00d      	add	sp, #52	@ 0x34
 8007d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d42:	eeb4 0b40 	vcmp.f64	d0, d0
 8007d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d4a:	d709      	bvc.n	8007d60 <_printf_float+0xc0>
 8007d4c:	ee10 3a90 	vmov	r3, s1
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	bfbc      	itt	lt
 8007d54:	232d      	movlt	r3, #45	@ 0x2d
 8007d56:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007d5a:	497d      	ldr	r1, [pc, #500]	@ (8007f50 <_printf_float+0x2b0>)
 8007d5c:	4b7d      	ldr	r3, [pc, #500]	@ (8007f54 <_printf_float+0x2b4>)
 8007d5e:	e7d5      	b.n	8007d0c <_printf_float+0x6c>
 8007d60:	6863      	ldr	r3, [r4, #4]
 8007d62:	1c59      	adds	r1, r3, #1
 8007d64:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007d68:	d139      	bne.n	8007dde <_printf_float+0x13e>
 8007d6a:	2306      	movs	r3, #6
 8007d6c:	6063      	str	r3, [r4, #4]
 8007d6e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007d72:	2300      	movs	r3, #0
 8007d74:	6022      	str	r2, [r4, #0]
 8007d76:	9303      	str	r3, [sp, #12]
 8007d78:	ab0a      	add	r3, sp, #40	@ 0x28
 8007d7a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007d7e:	ab09      	add	r3, sp, #36	@ 0x24
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	6861      	ldr	r1, [r4, #4]
 8007d84:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007d88:	4628      	mov	r0, r5
 8007d8a:	f7ff fef9 	bl	8007b80 <__cvt>
 8007d8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007d92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d94:	4680      	mov	r8, r0
 8007d96:	d129      	bne.n	8007dec <_printf_float+0x14c>
 8007d98:	1cc8      	adds	r0, r1, #3
 8007d9a:	db02      	blt.n	8007da2 <_printf_float+0x102>
 8007d9c:	6863      	ldr	r3, [r4, #4]
 8007d9e:	4299      	cmp	r1, r3
 8007da0:	dd41      	ble.n	8007e26 <_printf_float+0x186>
 8007da2:	f1a9 0902 	sub.w	r9, r9, #2
 8007da6:	fa5f f989 	uxtb.w	r9, r9
 8007daa:	3901      	subs	r1, #1
 8007dac:	464a      	mov	r2, r9
 8007dae:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007db2:	9109      	str	r1, [sp, #36]	@ 0x24
 8007db4:	f7ff ff38 	bl	8007c28 <__exponent>
 8007db8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007dba:	1813      	adds	r3, r2, r0
 8007dbc:	2a01      	cmp	r2, #1
 8007dbe:	4682      	mov	sl, r0
 8007dc0:	6123      	str	r3, [r4, #16]
 8007dc2:	dc02      	bgt.n	8007dca <_printf_float+0x12a>
 8007dc4:	6822      	ldr	r2, [r4, #0]
 8007dc6:	07d2      	lsls	r2, r2, #31
 8007dc8:	d501      	bpl.n	8007dce <_printf_float+0x12e>
 8007dca:	3301      	adds	r3, #1
 8007dcc:	6123      	str	r3, [r4, #16]
 8007dce:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d0a6      	beq.n	8007d24 <_printf_float+0x84>
 8007dd6:	232d      	movs	r3, #45	@ 0x2d
 8007dd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ddc:	e7a2      	b.n	8007d24 <_printf_float+0x84>
 8007dde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007de2:	d1c4      	bne.n	8007d6e <_printf_float+0xce>
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1c2      	bne.n	8007d6e <_printf_float+0xce>
 8007de8:	2301      	movs	r3, #1
 8007dea:	e7bf      	b.n	8007d6c <_printf_float+0xcc>
 8007dec:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007df0:	d9db      	bls.n	8007daa <_printf_float+0x10a>
 8007df2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007df6:	d118      	bne.n	8007e2a <_printf_float+0x18a>
 8007df8:	2900      	cmp	r1, #0
 8007dfa:	6863      	ldr	r3, [r4, #4]
 8007dfc:	dd0b      	ble.n	8007e16 <_printf_float+0x176>
 8007dfe:	6121      	str	r1, [r4, #16]
 8007e00:	b913      	cbnz	r3, 8007e08 <_printf_float+0x168>
 8007e02:	6822      	ldr	r2, [r4, #0]
 8007e04:	07d0      	lsls	r0, r2, #31
 8007e06:	d502      	bpl.n	8007e0e <_printf_float+0x16e>
 8007e08:	3301      	adds	r3, #1
 8007e0a:	440b      	add	r3, r1
 8007e0c:	6123      	str	r3, [r4, #16]
 8007e0e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007e10:	f04f 0a00 	mov.w	sl, #0
 8007e14:	e7db      	b.n	8007dce <_printf_float+0x12e>
 8007e16:	b913      	cbnz	r3, 8007e1e <_printf_float+0x17e>
 8007e18:	6822      	ldr	r2, [r4, #0]
 8007e1a:	07d2      	lsls	r2, r2, #31
 8007e1c:	d501      	bpl.n	8007e22 <_printf_float+0x182>
 8007e1e:	3302      	adds	r3, #2
 8007e20:	e7f4      	b.n	8007e0c <_printf_float+0x16c>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e7f2      	b.n	8007e0c <_printf_float+0x16c>
 8007e26:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007e2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e2c:	4299      	cmp	r1, r3
 8007e2e:	db05      	blt.n	8007e3c <_printf_float+0x19c>
 8007e30:	6823      	ldr	r3, [r4, #0]
 8007e32:	6121      	str	r1, [r4, #16]
 8007e34:	07d8      	lsls	r0, r3, #31
 8007e36:	d5ea      	bpl.n	8007e0e <_printf_float+0x16e>
 8007e38:	1c4b      	adds	r3, r1, #1
 8007e3a:	e7e7      	b.n	8007e0c <_printf_float+0x16c>
 8007e3c:	2900      	cmp	r1, #0
 8007e3e:	bfd4      	ite	le
 8007e40:	f1c1 0202 	rsble	r2, r1, #2
 8007e44:	2201      	movgt	r2, #1
 8007e46:	4413      	add	r3, r2
 8007e48:	e7e0      	b.n	8007e0c <_printf_float+0x16c>
 8007e4a:	6823      	ldr	r3, [r4, #0]
 8007e4c:	055a      	lsls	r2, r3, #21
 8007e4e:	d407      	bmi.n	8007e60 <_printf_float+0x1c0>
 8007e50:	6923      	ldr	r3, [r4, #16]
 8007e52:	4642      	mov	r2, r8
 8007e54:	4631      	mov	r1, r6
 8007e56:	4628      	mov	r0, r5
 8007e58:	47b8      	blx	r7
 8007e5a:	3001      	adds	r0, #1
 8007e5c:	d12a      	bne.n	8007eb4 <_printf_float+0x214>
 8007e5e:	e76b      	b.n	8007d38 <_printf_float+0x98>
 8007e60:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007e64:	f240 80e0 	bls.w	8008028 <_printf_float+0x388>
 8007e68:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007e6c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e74:	d133      	bne.n	8007ede <_printf_float+0x23e>
 8007e76:	4a38      	ldr	r2, [pc, #224]	@ (8007f58 <_printf_float+0x2b8>)
 8007e78:	2301      	movs	r3, #1
 8007e7a:	4631      	mov	r1, r6
 8007e7c:	4628      	mov	r0, r5
 8007e7e:	47b8      	blx	r7
 8007e80:	3001      	adds	r0, #1
 8007e82:	f43f af59 	beq.w	8007d38 <_printf_float+0x98>
 8007e86:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007e8a:	4543      	cmp	r3, r8
 8007e8c:	db02      	blt.n	8007e94 <_printf_float+0x1f4>
 8007e8e:	6823      	ldr	r3, [r4, #0]
 8007e90:	07d8      	lsls	r0, r3, #31
 8007e92:	d50f      	bpl.n	8007eb4 <_printf_float+0x214>
 8007e94:	9b05      	ldr	r3, [sp, #20]
 8007e96:	465a      	mov	r2, fp
 8007e98:	4631      	mov	r1, r6
 8007e9a:	4628      	mov	r0, r5
 8007e9c:	47b8      	blx	r7
 8007e9e:	3001      	adds	r0, #1
 8007ea0:	f43f af4a 	beq.w	8007d38 <_printf_float+0x98>
 8007ea4:	f04f 0900 	mov.w	r9, #0
 8007ea8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007eac:	f104 0a1a 	add.w	sl, r4, #26
 8007eb0:	45c8      	cmp	r8, r9
 8007eb2:	dc09      	bgt.n	8007ec8 <_printf_float+0x228>
 8007eb4:	6823      	ldr	r3, [r4, #0]
 8007eb6:	079b      	lsls	r3, r3, #30
 8007eb8:	f100 8107 	bmi.w	80080ca <_printf_float+0x42a>
 8007ebc:	68e0      	ldr	r0, [r4, #12]
 8007ebe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ec0:	4298      	cmp	r0, r3
 8007ec2:	bfb8      	it	lt
 8007ec4:	4618      	movlt	r0, r3
 8007ec6:	e739      	b.n	8007d3c <_printf_float+0x9c>
 8007ec8:	2301      	movs	r3, #1
 8007eca:	4652      	mov	r2, sl
 8007ecc:	4631      	mov	r1, r6
 8007ece:	4628      	mov	r0, r5
 8007ed0:	47b8      	blx	r7
 8007ed2:	3001      	adds	r0, #1
 8007ed4:	f43f af30 	beq.w	8007d38 <_printf_float+0x98>
 8007ed8:	f109 0901 	add.w	r9, r9, #1
 8007edc:	e7e8      	b.n	8007eb0 <_printf_float+0x210>
 8007ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	dc3b      	bgt.n	8007f5c <_printf_float+0x2bc>
 8007ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f58 <_printf_float+0x2b8>)
 8007ee6:	2301      	movs	r3, #1
 8007ee8:	4631      	mov	r1, r6
 8007eea:	4628      	mov	r0, r5
 8007eec:	47b8      	blx	r7
 8007eee:	3001      	adds	r0, #1
 8007ef0:	f43f af22 	beq.w	8007d38 <_printf_float+0x98>
 8007ef4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007ef8:	ea59 0303 	orrs.w	r3, r9, r3
 8007efc:	d102      	bne.n	8007f04 <_printf_float+0x264>
 8007efe:	6823      	ldr	r3, [r4, #0]
 8007f00:	07d9      	lsls	r1, r3, #31
 8007f02:	d5d7      	bpl.n	8007eb4 <_printf_float+0x214>
 8007f04:	9b05      	ldr	r3, [sp, #20]
 8007f06:	465a      	mov	r2, fp
 8007f08:	4631      	mov	r1, r6
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	47b8      	blx	r7
 8007f0e:	3001      	adds	r0, #1
 8007f10:	f43f af12 	beq.w	8007d38 <_printf_float+0x98>
 8007f14:	f04f 0a00 	mov.w	sl, #0
 8007f18:	f104 0b1a 	add.w	fp, r4, #26
 8007f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f1e:	425b      	negs	r3, r3
 8007f20:	4553      	cmp	r3, sl
 8007f22:	dc01      	bgt.n	8007f28 <_printf_float+0x288>
 8007f24:	464b      	mov	r3, r9
 8007f26:	e794      	b.n	8007e52 <_printf_float+0x1b2>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	465a      	mov	r2, fp
 8007f2c:	4631      	mov	r1, r6
 8007f2e:	4628      	mov	r0, r5
 8007f30:	47b8      	blx	r7
 8007f32:	3001      	adds	r0, #1
 8007f34:	f43f af00 	beq.w	8007d38 <_printf_float+0x98>
 8007f38:	f10a 0a01 	add.w	sl, sl, #1
 8007f3c:	e7ee      	b.n	8007f1c <_printf_float+0x27c>
 8007f3e:	bf00      	nop
 8007f40:	ffffffff 	.word	0xffffffff
 8007f44:	7fefffff 	.word	0x7fefffff
 8007f48:	0800c110 	.word	0x0800c110
 8007f4c:	0800c10c 	.word	0x0800c10c
 8007f50:	0800c118 	.word	0x0800c118
 8007f54:	0800c114 	.word	0x0800c114
 8007f58:	0800c11c 	.word	0x0800c11c
 8007f5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007f62:	4553      	cmp	r3, sl
 8007f64:	bfa8      	it	ge
 8007f66:	4653      	movge	r3, sl
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	4699      	mov	r9, r3
 8007f6c:	dc37      	bgt.n	8007fde <_printf_float+0x33e>
 8007f6e:	2300      	movs	r3, #0
 8007f70:	9307      	str	r3, [sp, #28]
 8007f72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f76:	f104 021a 	add.w	r2, r4, #26
 8007f7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007f7c:	9907      	ldr	r1, [sp, #28]
 8007f7e:	9306      	str	r3, [sp, #24]
 8007f80:	eba3 0309 	sub.w	r3, r3, r9
 8007f84:	428b      	cmp	r3, r1
 8007f86:	dc31      	bgt.n	8007fec <_printf_float+0x34c>
 8007f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8a:	459a      	cmp	sl, r3
 8007f8c:	dc3b      	bgt.n	8008006 <_printf_float+0x366>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	07da      	lsls	r2, r3, #31
 8007f92:	d438      	bmi.n	8008006 <_printf_float+0x366>
 8007f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f96:	ebaa 0903 	sub.w	r9, sl, r3
 8007f9a:	9b06      	ldr	r3, [sp, #24]
 8007f9c:	ebaa 0303 	sub.w	r3, sl, r3
 8007fa0:	4599      	cmp	r9, r3
 8007fa2:	bfa8      	it	ge
 8007fa4:	4699      	movge	r9, r3
 8007fa6:	f1b9 0f00 	cmp.w	r9, #0
 8007faa:	dc34      	bgt.n	8008016 <_printf_float+0x376>
 8007fac:	f04f 0800 	mov.w	r8, #0
 8007fb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fb4:	f104 0b1a 	add.w	fp, r4, #26
 8007fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fba:	ebaa 0303 	sub.w	r3, sl, r3
 8007fbe:	eba3 0309 	sub.w	r3, r3, r9
 8007fc2:	4543      	cmp	r3, r8
 8007fc4:	f77f af76 	ble.w	8007eb4 <_printf_float+0x214>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	465a      	mov	r2, fp
 8007fcc:	4631      	mov	r1, r6
 8007fce:	4628      	mov	r0, r5
 8007fd0:	47b8      	blx	r7
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	f43f aeb0 	beq.w	8007d38 <_printf_float+0x98>
 8007fd8:	f108 0801 	add.w	r8, r8, #1
 8007fdc:	e7ec      	b.n	8007fb8 <_printf_float+0x318>
 8007fde:	4642      	mov	r2, r8
 8007fe0:	4631      	mov	r1, r6
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	47b8      	blx	r7
 8007fe6:	3001      	adds	r0, #1
 8007fe8:	d1c1      	bne.n	8007f6e <_printf_float+0x2ce>
 8007fea:	e6a5      	b.n	8007d38 <_printf_float+0x98>
 8007fec:	2301      	movs	r3, #1
 8007fee:	4631      	mov	r1, r6
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	9206      	str	r2, [sp, #24]
 8007ff4:	47b8      	blx	r7
 8007ff6:	3001      	adds	r0, #1
 8007ff8:	f43f ae9e 	beq.w	8007d38 <_printf_float+0x98>
 8007ffc:	9b07      	ldr	r3, [sp, #28]
 8007ffe:	9a06      	ldr	r2, [sp, #24]
 8008000:	3301      	adds	r3, #1
 8008002:	9307      	str	r3, [sp, #28]
 8008004:	e7b9      	b.n	8007f7a <_printf_float+0x2da>
 8008006:	9b05      	ldr	r3, [sp, #20]
 8008008:	465a      	mov	r2, fp
 800800a:	4631      	mov	r1, r6
 800800c:	4628      	mov	r0, r5
 800800e:	47b8      	blx	r7
 8008010:	3001      	adds	r0, #1
 8008012:	d1bf      	bne.n	8007f94 <_printf_float+0x2f4>
 8008014:	e690      	b.n	8007d38 <_printf_float+0x98>
 8008016:	9a06      	ldr	r2, [sp, #24]
 8008018:	464b      	mov	r3, r9
 800801a:	4442      	add	r2, r8
 800801c:	4631      	mov	r1, r6
 800801e:	4628      	mov	r0, r5
 8008020:	47b8      	blx	r7
 8008022:	3001      	adds	r0, #1
 8008024:	d1c2      	bne.n	8007fac <_printf_float+0x30c>
 8008026:	e687      	b.n	8007d38 <_printf_float+0x98>
 8008028:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800802c:	f1b9 0f01 	cmp.w	r9, #1
 8008030:	dc01      	bgt.n	8008036 <_printf_float+0x396>
 8008032:	07db      	lsls	r3, r3, #31
 8008034:	d536      	bpl.n	80080a4 <_printf_float+0x404>
 8008036:	2301      	movs	r3, #1
 8008038:	4642      	mov	r2, r8
 800803a:	4631      	mov	r1, r6
 800803c:	4628      	mov	r0, r5
 800803e:	47b8      	blx	r7
 8008040:	3001      	adds	r0, #1
 8008042:	f43f ae79 	beq.w	8007d38 <_printf_float+0x98>
 8008046:	9b05      	ldr	r3, [sp, #20]
 8008048:	465a      	mov	r2, fp
 800804a:	4631      	mov	r1, r6
 800804c:	4628      	mov	r0, r5
 800804e:	47b8      	blx	r7
 8008050:	3001      	adds	r0, #1
 8008052:	f43f ae71 	beq.w	8007d38 <_printf_float+0x98>
 8008056:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800805a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800805e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008062:	f109 39ff 	add.w	r9, r9, #4294967295
 8008066:	d018      	beq.n	800809a <_printf_float+0x3fa>
 8008068:	464b      	mov	r3, r9
 800806a:	f108 0201 	add.w	r2, r8, #1
 800806e:	4631      	mov	r1, r6
 8008070:	4628      	mov	r0, r5
 8008072:	47b8      	blx	r7
 8008074:	3001      	adds	r0, #1
 8008076:	d10c      	bne.n	8008092 <_printf_float+0x3f2>
 8008078:	e65e      	b.n	8007d38 <_printf_float+0x98>
 800807a:	2301      	movs	r3, #1
 800807c:	465a      	mov	r2, fp
 800807e:	4631      	mov	r1, r6
 8008080:	4628      	mov	r0, r5
 8008082:	47b8      	blx	r7
 8008084:	3001      	adds	r0, #1
 8008086:	f43f ae57 	beq.w	8007d38 <_printf_float+0x98>
 800808a:	f108 0801 	add.w	r8, r8, #1
 800808e:	45c8      	cmp	r8, r9
 8008090:	dbf3      	blt.n	800807a <_printf_float+0x3da>
 8008092:	4653      	mov	r3, sl
 8008094:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008098:	e6dc      	b.n	8007e54 <_printf_float+0x1b4>
 800809a:	f04f 0800 	mov.w	r8, #0
 800809e:	f104 0b1a 	add.w	fp, r4, #26
 80080a2:	e7f4      	b.n	800808e <_printf_float+0x3ee>
 80080a4:	2301      	movs	r3, #1
 80080a6:	4642      	mov	r2, r8
 80080a8:	e7e1      	b.n	800806e <_printf_float+0x3ce>
 80080aa:	2301      	movs	r3, #1
 80080ac:	464a      	mov	r2, r9
 80080ae:	4631      	mov	r1, r6
 80080b0:	4628      	mov	r0, r5
 80080b2:	47b8      	blx	r7
 80080b4:	3001      	adds	r0, #1
 80080b6:	f43f ae3f 	beq.w	8007d38 <_printf_float+0x98>
 80080ba:	f108 0801 	add.w	r8, r8, #1
 80080be:	68e3      	ldr	r3, [r4, #12]
 80080c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080c2:	1a5b      	subs	r3, r3, r1
 80080c4:	4543      	cmp	r3, r8
 80080c6:	dcf0      	bgt.n	80080aa <_printf_float+0x40a>
 80080c8:	e6f8      	b.n	8007ebc <_printf_float+0x21c>
 80080ca:	f04f 0800 	mov.w	r8, #0
 80080ce:	f104 0919 	add.w	r9, r4, #25
 80080d2:	e7f4      	b.n	80080be <_printf_float+0x41e>

080080d4 <_printf_common>:
 80080d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d8:	4616      	mov	r6, r2
 80080da:	4698      	mov	r8, r3
 80080dc:	688a      	ldr	r2, [r1, #8]
 80080de:	690b      	ldr	r3, [r1, #16]
 80080e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80080e4:	4293      	cmp	r3, r2
 80080e6:	bfb8      	it	lt
 80080e8:	4613      	movlt	r3, r2
 80080ea:	6033      	str	r3, [r6, #0]
 80080ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80080f0:	4607      	mov	r7, r0
 80080f2:	460c      	mov	r4, r1
 80080f4:	b10a      	cbz	r2, 80080fa <_printf_common+0x26>
 80080f6:	3301      	adds	r3, #1
 80080f8:	6033      	str	r3, [r6, #0]
 80080fa:	6823      	ldr	r3, [r4, #0]
 80080fc:	0699      	lsls	r1, r3, #26
 80080fe:	bf42      	ittt	mi
 8008100:	6833      	ldrmi	r3, [r6, #0]
 8008102:	3302      	addmi	r3, #2
 8008104:	6033      	strmi	r3, [r6, #0]
 8008106:	6825      	ldr	r5, [r4, #0]
 8008108:	f015 0506 	ands.w	r5, r5, #6
 800810c:	d106      	bne.n	800811c <_printf_common+0x48>
 800810e:	f104 0a19 	add.w	sl, r4, #25
 8008112:	68e3      	ldr	r3, [r4, #12]
 8008114:	6832      	ldr	r2, [r6, #0]
 8008116:	1a9b      	subs	r3, r3, r2
 8008118:	42ab      	cmp	r3, r5
 800811a:	dc26      	bgt.n	800816a <_printf_common+0x96>
 800811c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008120:	6822      	ldr	r2, [r4, #0]
 8008122:	3b00      	subs	r3, #0
 8008124:	bf18      	it	ne
 8008126:	2301      	movne	r3, #1
 8008128:	0692      	lsls	r2, r2, #26
 800812a:	d42b      	bmi.n	8008184 <_printf_common+0xb0>
 800812c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008130:	4641      	mov	r1, r8
 8008132:	4638      	mov	r0, r7
 8008134:	47c8      	blx	r9
 8008136:	3001      	adds	r0, #1
 8008138:	d01e      	beq.n	8008178 <_printf_common+0xa4>
 800813a:	6823      	ldr	r3, [r4, #0]
 800813c:	6922      	ldr	r2, [r4, #16]
 800813e:	f003 0306 	and.w	r3, r3, #6
 8008142:	2b04      	cmp	r3, #4
 8008144:	bf02      	ittt	eq
 8008146:	68e5      	ldreq	r5, [r4, #12]
 8008148:	6833      	ldreq	r3, [r6, #0]
 800814a:	1aed      	subeq	r5, r5, r3
 800814c:	68a3      	ldr	r3, [r4, #8]
 800814e:	bf0c      	ite	eq
 8008150:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008154:	2500      	movne	r5, #0
 8008156:	4293      	cmp	r3, r2
 8008158:	bfc4      	itt	gt
 800815a:	1a9b      	subgt	r3, r3, r2
 800815c:	18ed      	addgt	r5, r5, r3
 800815e:	2600      	movs	r6, #0
 8008160:	341a      	adds	r4, #26
 8008162:	42b5      	cmp	r5, r6
 8008164:	d11a      	bne.n	800819c <_printf_common+0xc8>
 8008166:	2000      	movs	r0, #0
 8008168:	e008      	b.n	800817c <_printf_common+0xa8>
 800816a:	2301      	movs	r3, #1
 800816c:	4652      	mov	r2, sl
 800816e:	4641      	mov	r1, r8
 8008170:	4638      	mov	r0, r7
 8008172:	47c8      	blx	r9
 8008174:	3001      	adds	r0, #1
 8008176:	d103      	bne.n	8008180 <_printf_common+0xac>
 8008178:	f04f 30ff 	mov.w	r0, #4294967295
 800817c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008180:	3501      	adds	r5, #1
 8008182:	e7c6      	b.n	8008112 <_printf_common+0x3e>
 8008184:	18e1      	adds	r1, r4, r3
 8008186:	1c5a      	adds	r2, r3, #1
 8008188:	2030      	movs	r0, #48	@ 0x30
 800818a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800818e:	4422      	add	r2, r4
 8008190:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008194:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008198:	3302      	adds	r3, #2
 800819a:	e7c7      	b.n	800812c <_printf_common+0x58>
 800819c:	2301      	movs	r3, #1
 800819e:	4622      	mov	r2, r4
 80081a0:	4641      	mov	r1, r8
 80081a2:	4638      	mov	r0, r7
 80081a4:	47c8      	blx	r9
 80081a6:	3001      	adds	r0, #1
 80081a8:	d0e6      	beq.n	8008178 <_printf_common+0xa4>
 80081aa:	3601      	adds	r6, #1
 80081ac:	e7d9      	b.n	8008162 <_printf_common+0x8e>
	...

080081b0 <_printf_i>:
 80081b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081b4:	7e0f      	ldrb	r7, [r1, #24]
 80081b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80081b8:	2f78      	cmp	r7, #120	@ 0x78
 80081ba:	4691      	mov	r9, r2
 80081bc:	4680      	mov	r8, r0
 80081be:	460c      	mov	r4, r1
 80081c0:	469a      	mov	sl, r3
 80081c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80081c6:	d807      	bhi.n	80081d8 <_printf_i+0x28>
 80081c8:	2f62      	cmp	r7, #98	@ 0x62
 80081ca:	d80a      	bhi.n	80081e2 <_printf_i+0x32>
 80081cc:	2f00      	cmp	r7, #0
 80081ce:	f000 80d1 	beq.w	8008374 <_printf_i+0x1c4>
 80081d2:	2f58      	cmp	r7, #88	@ 0x58
 80081d4:	f000 80b8 	beq.w	8008348 <_printf_i+0x198>
 80081d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80081e0:	e03a      	b.n	8008258 <_printf_i+0xa8>
 80081e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80081e6:	2b15      	cmp	r3, #21
 80081e8:	d8f6      	bhi.n	80081d8 <_printf_i+0x28>
 80081ea:	a101      	add	r1, pc, #4	@ (adr r1, 80081f0 <_printf_i+0x40>)
 80081ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081f0:	08008249 	.word	0x08008249
 80081f4:	0800825d 	.word	0x0800825d
 80081f8:	080081d9 	.word	0x080081d9
 80081fc:	080081d9 	.word	0x080081d9
 8008200:	080081d9 	.word	0x080081d9
 8008204:	080081d9 	.word	0x080081d9
 8008208:	0800825d 	.word	0x0800825d
 800820c:	080081d9 	.word	0x080081d9
 8008210:	080081d9 	.word	0x080081d9
 8008214:	080081d9 	.word	0x080081d9
 8008218:	080081d9 	.word	0x080081d9
 800821c:	0800835b 	.word	0x0800835b
 8008220:	08008287 	.word	0x08008287
 8008224:	08008315 	.word	0x08008315
 8008228:	080081d9 	.word	0x080081d9
 800822c:	080081d9 	.word	0x080081d9
 8008230:	0800837d 	.word	0x0800837d
 8008234:	080081d9 	.word	0x080081d9
 8008238:	08008287 	.word	0x08008287
 800823c:	080081d9 	.word	0x080081d9
 8008240:	080081d9 	.word	0x080081d9
 8008244:	0800831d 	.word	0x0800831d
 8008248:	6833      	ldr	r3, [r6, #0]
 800824a:	1d1a      	adds	r2, r3, #4
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	6032      	str	r2, [r6, #0]
 8008250:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008254:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008258:	2301      	movs	r3, #1
 800825a:	e09c      	b.n	8008396 <_printf_i+0x1e6>
 800825c:	6833      	ldr	r3, [r6, #0]
 800825e:	6820      	ldr	r0, [r4, #0]
 8008260:	1d19      	adds	r1, r3, #4
 8008262:	6031      	str	r1, [r6, #0]
 8008264:	0606      	lsls	r6, r0, #24
 8008266:	d501      	bpl.n	800826c <_printf_i+0xbc>
 8008268:	681d      	ldr	r5, [r3, #0]
 800826a:	e003      	b.n	8008274 <_printf_i+0xc4>
 800826c:	0645      	lsls	r5, r0, #25
 800826e:	d5fb      	bpl.n	8008268 <_printf_i+0xb8>
 8008270:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008274:	2d00      	cmp	r5, #0
 8008276:	da03      	bge.n	8008280 <_printf_i+0xd0>
 8008278:	232d      	movs	r3, #45	@ 0x2d
 800827a:	426d      	negs	r5, r5
 800827c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008280:	4858      	ldr	r0, [pc, #352]	@ (80083e4 <_printf_i+0x234>)
 8008282:	230a      	movs	r3, #10
 8008284:	e011      	b.n	80082aa <_printf_i+0xfa>
 8008286:	6821      	ldr	r1, [r4, #0]
 8008288:	6833      	ldr	r3, [r6, #0]
 800828a:	0608      	lsls	r0, r1, #24
 800828c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008290:	d402      	bmi.n	8008298 <_printf_i+0xe8>
 8008292:	0649      	lsls	r1, r1, #25
 8008294:	bf48      	it	mi
 8008296:	b2ad      	uxthmi	r5, r5
 8008298:	2f6f      	cmp	r7, #111	@ 0x6f
 800829a:	4852      	ldr	r0, [pc, #328]	@ (80083e4 <_printf_i+0x234>)
 800829c:	6033      	str	r3, [r6, #0]
 800829e:	bf14      	ite	ne
 80082a0:	230a      	movne	r3, #10
 80082a2:	2308      	moveq	r3, #8
 80082a4:	2100      	movs	r1, #0
 80082a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80082aa:	6866      	ldr	r6, [r4, #4]
 80082ac:	60a6      	str	r6, [r4, #8]
 80082ae:	2e00      	cmp	r6, #0
 80082b0:	db05      	blt.n	80082be <_printf_i+0x10e>
 80082b2:	6821      	ldr	r1, [r4, #0]
 80082b4:	432e      	orrs	r6, r5
 80082b6:	f021 0104 	bic.w	r1, r1, #4
 80082ba:	6021      	str	r1, [r4, #0]
 80082bc:	d04b      	beq.n	8008356 <_printf_i+0x1a6>
 80082be:	4616      	mov	r6, r2
 80082c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80082c4:	fb03 5711 	mls	r7, r3, r1, r5
 80082c8:	5dc7      	ldrb	r7, [r0, r7]
 80082ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80082ce:	462f      	mov	r7, r5
 80082d0:	42bb      	cmp	r3, r7
 80082d2:	460d      	mov	r5, r1
 80082d4:	d9f4      	bls.n	80082c0 <_printf_i+0x110>
 80082d6:	2b08      	cmp	r3, #8
 80082d8:	d10b      	bne.n	80082f2 <_printf_i+0x142>
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	07df      	lsls	r7, r3, #31
 80082de:	d508      	bpl.n	80082f2 <_printf_i+0x142>
 80082e0:	6923      	ldr	r3, [r4, #16]
 80082e2:	6861      	ldr	r1, [r4, #4]
 80082e4:	4299      	cmp	r1, r3
 80082e6:	bfde      	ittt	le
 80082e8:	2330      	movle	r3, #48	@ 0x30
 80082ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80082ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80082f2:	1b92      	subs	r2, r2, r6
 80082f4:	6122      	str	r2, [r4, #16]
 80082f6:	f8cd a000 	str.w	sl, [sp]
 80082fa:	464b      	mov	r3, r9
 80082fc:	aa03      	add	r2, sp, #12
 80082fe:	4621      	mov	r1, r4
 8008300:	4640      	mov	r0, r8
 8008302:	f7ff fee7 	bl	80080d4 <_printf_common>
 8008306:	3001      	adds	r0, #1
 8008308:	d14a      	bne.n	80083a0 <_printf_i+0x1f0>
 800830a:	f04f 30ff 	mov.w	r0, #4294967295
 800830e:	b004      	add	sp, #16
 8008310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	f043 0320 	orr.w	r3, r3, #32
 800831a:	6023      	str	r3, [r4, #0]
 800831c:	4832      	ldr	r0, [pc, #200]	@ (80083e8 <_printf_i+0x238>)
 800831e:	2778      	movs	r7, #120	@ 0x78
 8008320:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008324:	6823      	ldr	r3, [r4, #0]
 8008326:	6831      	ldr	r1, [r6, #0]
 8008328:	061f      	lsls	r7, r3, #24
 800832a:	f851 5b04 	ldr.w	r5, [r1], #4
 800832e:	d402      	bmi.n	8008336 <_printf_i+0x186>
 8008330:	065f      	lsls	r7, r3, #25
 8008332:	bf48      	it	mi
 8008334:	b2ad      	uxthmi	r5, r5
 8008336:	6031      	str	r1, [r6, #0]
 8008338:	07d9      	lsls	r1, r3, #31
 800833a:	bf44      	itt	mi
 800833c:	f043 0320 	orrmi.w	r3, r3, #32
 8008340:	6023      	strmi	r3, [r4, #0]
 8008342:	b11d      	cbz	r5, 800834c <_printf_i+0x19c>
 8008344:	2310      	movs	r3, #16
 8008346:	e7ad      	b.n	80082a4 <_printf_i+0xf4>
 8008348:	4826      	ldr	r0, [pc, #152]	@ (80083e4 <_printf_i+0x234>)
 800834a:	e7e9      	b.n	8008320 <_printf_i+0x170>
 800834c:	6823      	ldr	r3, [r4, #0]
 800834e:	f023 0320 	bic.w	r3, r3, #32
 8008352:	6023      	str	r3, [r4, #0]
 8008354:	e7f6      	b.n	8008344 <_printf_i+0x194>
 8008356:	4616      	mov	r6, r2
 8008358:	e7bd      	b.n	80082d6 <_printf_i+0x126>
 800835a:	6833      	ldr	r3, [r6, #0]
 800835c:	6825      	ldr	r5, [r4, #0]
 800835e:	6961      	ldr	r1, [r4, #20]
 8008360:	1d18      	adds	r0, r3, #4
 8008362:	6030      	str	r0, [r6, #0]
 8008364:	062e      	lsls	r6, r5, #24
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	d501      	bpl.n	800836e <_printf_i+0x1be>
 800836a:	6019      	str	r1, [r3, #0]
 800836c:	e002      	b.n	8008374 <_printf_i+0x1c4>
 800836e:	0668      	lsls	r0, r5, #25
 8008370:	d5fb      	bpl.n	800836a <_printf_i+0x1ba>
 8008372:	8019      	strh	r1, [r3, #0]
 8008374:	2300      	movs	r3, #0
 8008376:	6123      	str	r3, [r4, #16]
 8008378:	4616      	mov	r6, r2
 800837a:	e7bc      	b.n	80082f6 <_printf_i+0x146>
 800837c:	6833      	ldr	r3, [r6, #0]
 800837e:	1d1a      	adds	r2, r3, #4
 8008380:	6032      	str	r2, [r6, #0]
 8008382:	681e      	ldr	r6, [r3, #0]
 8008384:	6862      	ldr	r2, [r4, #4]
 8008386:	2100      	movs	r1, #0
 8008388:	4630      	mov	r0, r6
 800838a:	f7f7 ffa9 	bl	80002e0 <memchr>
 800838e:	b108      	cbz	r0, 8008394 <_printf_i+0x1e4>
 8008390:	1b80      	subs	r0, r0, r6
 8008392:	6060      	str	r0, [r4, #4]
 8008394:	6863      	ldr	r3, [r4, #4]
 8008396:	6123      	str	r3, [r4, #16]
 8008398:	2300      	movs	r3, #0
 800839a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800839e:	e7aa      	b.n	80082f6 <_printf_i+0x146>
 80083a0:	6923      	ldr	r3, [r4, #16]
 80083a2:	4632      	mov	r2, r6
 80083a4:	4649      	mov	r1, r9
 80083a6:	4640      	mov	r0, r8
 80083a8:	47d0      	blx	sl
 80083aa:	3001      	adds	r0, #1
 80083ac:	d0ad      	beq.n	800830a <_printf_i+0x15a>
 80083ae:	6823      	ldr	r3, [r4, #0]
 80083b0:	079b      	lsls	r3, r3, #30
 80083b2:	d413      	bmi.n	80083dc <_printf_i+0x22c>
 80083b4:	68e0      	ldr	r0, [r4, #12]
 80083b6:	9b03      	ldr	r3, [sp, #12]
 80083b8:	4298      	cmp	r0, r3
 80083ba:	bfb8      	it	lt
 80083bc:	4618      	movlt	r0, r3
 80083be:	e7a6      	b.n	800830e <_printf_i+0x15e>
 80083c0:	2301      	movs	r3, #1
 80083c2:	4632      	mov	r2, r6
 80083c4:	4649      	mov	r1, r9
 80083c6:	4640      	mov	r0, r8
 80083c8:	47d0      	blx	sl
 80083ca:	3001      	adds	r0, #1
 80083cc:	d09d      	beq.n	800830a <_printf_i+0x15a>
 80083ce:	3501      	adds	r5, #1
 80083d0:	68e3      	ldr	r3, [r4, #12]
 80083d2:	9903      	ldr	r1, [sp, #12]
 80083d4:	1a5b      	subs	r3, r3, r1
 80083d6:	42ab      	cmp	r3, r5
 80083d8:	dcf2      	bgt.n	80083c0 <_printf_i+0x210>
 80083da:	e7eb      	b.n	80083b4 <_printf_i+0x204>
 80083dc:	2500      	movs	r5, #0
 80083de:	f104 0619 	add.w	r6, r4, #25
 80083e2:	e7f5      	b.n	80083d0 <_printf_i+0x220>
 80083e4:	0800c11e 	.word	0x0800c11e
 80083e8:	0800c12f 	.word	0x0800c12f

080083ec <_scanf_float>:
 80083ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f0:	b087      	sub	sp, #28
 80083f2:	4691      	mov	r9, r2
 80083f4:	9303      	str	r3, [sp, #12]
 80083f6:	688b      	ldr	r3, [r1, #8]
 80083f8:	1e5a      	subs	r2, r3, #1
 80083fa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80083fe:	bf81      	itttt	hi
 8008400:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008404:	eb03 0b05 	addhi.w	fp, r3, r5
 8008408:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800840c:	608b      	strhi	r3, [r1, #8]
 800840e:	680b      	ldr	r3, [r1, #0]
 8008410:	460a      	mov	r2, r1
 8008412:	f04f 0500 	mov.w	r5, #0
 8008416:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800841a:	f842 3b1c 	str.w	r3, [r2], #28
 800841e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008422:	4680      	mov	r8, r0
 8008424:	460c      	mov	r4, r1
 8008426:	bf98      	it	ls
 8008428:	f04f 0b00 	movls.w	fp, #0
 800842c:	9201      	str	r2, [sp, #4]
 800842e:	4616      	mov	r6, r2
 8008430:	46aa      	mov	sl, r5
 8008432:	462f      	mov	r7, r5
 8008434:	9502      	str	r5, [sp, #8]
 8008436:	68a2      	ldr	r2, [r4, #8]
 8008438:	b15a      	cbz	r2, 8008452 <_scanf_float+0x66>
 800843a:	f8d9 3000 	ldr.w	r3, [r9]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	2b4e      	cmp	r3, #78	@ 0x4e
 8008442:	d863      	bhi.n	800850c <_scanf_float+0x120>
 8008444:	2b40      	cmp	r3, #64	@ 0x40
 8008446:	d83b      	bhi.n	80084c0 <_scanf_float+0xd4>
 8008448:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800844c:	b2c8      	uxtb	r0, r1
 800844e:	280e      	cmp	r0, #14
 8008450:	d939      	bls.n	80084c6 <_scanf_float+0xda>
 8008452:	b11f      	cbz	r7, 800845c <_scanf_float+0x70>
 8008454:	6823      	ldr	r3, [r4, #0]
 8008456:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800845a:	6023      	str	r3, [r4, #0]
 800845c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008460:	f1ba 0f01 	cmp.w	sl, #1
 8008464:	f200 8114 	bhi.w	8008690 <_scanf_float+0x2a4>
 8008468:	9b01      	ldr	r3, [sp, #4]
 800846a:	429e      	cmp	r6, r3
 800846c:	f200 8105 	bhi.w	800867a <_scanf_float+0x28e>
 8008470:	2001      	movs	r0, #1
 8008472:	b007      	add	sp, #28
 8008474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008478:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800847c:	2a0d      	cmp	r2, #13
 800847e:	d8e8      	bhi.n	8008452 <_scanf_float+0x66>
 8008480:	a101      	add	r1, pc, #4	@ (adr r1, 8008488 <_scanf_float+0x9c>)
 8008482:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008486:	bf00      	nop
 8008488:	080085d1 	.word	0x080085d1
 800848c:	08008453 	.word	0x08008453
 8008490:	08008453 	.word	0x08008453
 8008494:	08008453 	.word	0x08008453
 8008498:	0800862d 	.word	0x0800862d
 800849c:	08008607 	.word	0x08008607
 80084a0:	08008453 	.word	0x08008453
 80084a4:	08008453 	.word	0x08008453
 80084a8:	080085df 	.word	0x080085df
 80084ac:	08008453 	.word	0x08008453
 80084b0:	08008453 	.word	0x08008453
 80084b4:	08008453 	.word	0x08008453
 80084b8:	08008453 	.word	0x08008453
 80084bc:	0800859b 	.word	0x0800859b
 80084c0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80084c4:	e7da      	b.n	800847c <_scanf_float+0x90>
 80084c6:	290e      	cmp	r1, #14
 80084c8:	d8c3      	bhi.n	8008452 <_scanf_float+0x66>
 80084ca:	a001      	add	r0, pc, #4	@ (adr r0, 80084d0 <_scanf_float+0xe4>)
 80084cc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80084d0:	0800858b 	.word	0x0800858b
 80084d4:	08008453 	.word	0x08008453
 80084d8:	0800858b 	.word	0x0800858b
 80084dc:	0800861b 	.word	0x0800861b
 80084e0:	08008453 	.word	0x08008453
 80084e4:	0800852d 	.word	0x0800852d
 80084e8:	08008571 	.word	0x08008571
 80084ec:	08008571 	.word	0x08008571
 80084f0:	08008571 	.word	0x08008571
 80084f4:	08008571 	.word	0x08008571
 80084f8:	08008571 	.word	0x08008571
 80084fc:	08008571 	.word	0x08008571
 8008500:	08008571 	.word	0x08008571
 8008504:	08008571 	.word	0x08008571
 8008508:	08008571 	.word	0x08008571
 800850c:	2b6e      	cmp	r3, #110	@ 0x6e
 800850e:	d809      	bhi.n	8008524 <_scanf_float+0x138>
 8008510:	2b60      	cmp	r3, #96	@ 0x60
 8008512:	d8b1      	bhi.n	8008478 <_scanf_float+0x8c>
 8008514:	2b54      	cmp	r3, #84	@ 0x54
 8008516:	d07b      	beq.n	8008610 <_scanf_float+0x224>
 8008518:	2b59      	cmp	r3, #89	@ 0x59
 800851a:	d19a      	bne.n	8008452 <_scanf_float+0x66>
 800851c:	2d07      	cmp	r5, #7
 800851e:	d198      	bne.n	8008452 <_scanf_float+0x66>
 8008520:	2508      	movs	r5, #8
 8008522:	e02f      	b.n	8008584 <_scanf_float+0x198>
 8008524:	2b74      	cmp	r3, #116	@ 0x74
 8008526:	d073      	beq.n	8008610 <_scanf_float+0x224>
 8008528:	2b79      	cmp	r3, #121	@ 0x79
 800852a:	e7f6      	b.n	800851a <_scanf_float+0x12e>
 800852c:	6821      	ldr	r1, [r4, #0]
 800852e:	05c8      	lsls	r0, r1, #23
 8008530:	d51e      	bpl.n	8008570 <_scanf_float+0x184>
 8008532:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008536:	6021      	str	r1, [r4, #0]
 8008538:	3701      	adds	r7, #1
 800853a:	f1bb 0f00 	cmp.w	fp, #0
 800853e:	d003      	beq.n	8008548 <_scanf_float+0x15c>
 8008540:	3201      	adds	r2, #1
 8008542:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008546:	60a2      	str	r2, [r4, #8]
 8008548:	68a3      	ldr	r3, [r4, #8]
 800854a:	3b01      	subs	r3, #1
 800854c:	60a3      	str	r3, [r4, #8]
 800854e:	6923      	ldr	r3, [r4, #16]
 8008550:	3301      	adds	r3, #1
 8008552:	6123      	str	r3, [r4, #16]
 8008554:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008558:	3b01      	subs	r3, #1
 800855a:	2b00      	cmp	r3, #0
 800855c:	f8c9 3004 	str.w	r3, [r9, #4]
 8008560:	f340 8082 	ble.w	8008668 <_scanf_float+0x27c>
 8008564:	f8d9 3000 	ldr.w	r3, [r9]
 8008568:	3301      	adds	r3, #1
 800856a:	f8c9 3000 	str.w	r3, [r9]
 800856e:	e762      	b.n	8008436 <_scanf_float+0x4a>
 8008570:	eb1a 0105 	adds.w	r1, sl, r5
 8008574:	f47f af6d 	bne.w	8008452 <_scanf_float+0x66>
 8008578:	6822      	ldr	r2, [r4, #0]
 800857a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800857e:	6022      	str	r2, [r4, #0]
 8008580:	460d      	mov	r5, r1
 8008582:	468a      	mov	sl, r1
 8008584:	f806 3b01 	strb.w	r3, [r6], #1
 8008588:	e7de      	b.n	8008548 <_scanf_float+0x15c>
 800858a:	6822      	ldr	r2, [r4, #0]
 800858c:	0610      	lsls	r0, r2, #24
 800858e:	f57f af60 	bpl.w	8008452 <_scanf_float+0x66>
 8008592:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008596:	6022      	str	r2, [r4, #0]
 8008598:	e7f4      	b.n	8008584 <_scanf_float+0x198>
 800859a:	f1ba 0f00 	cmp.w	sl, #0
 800859e:	d10c      	bne.n	80085ba <_scanf_float+0x1ce>
 80085a0:	b977      	cbnz	r7, 80085c0 <_scanf_float+0x1d4>
 80085a2:	6822      	ldr	r2, [r4, #0]
 80085a4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80085a8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80085ac:	d108      	bne.n	80085c0 <_scanf_float+0x1d4>
 80085ae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80085b2:	6022      	str	r2, [r4, #0]
 80085b4:	f04f 0a01 	mov.w	sl, #1
 80085b8:	e7e4      	b.n	8008584 <_scanf_float+0x198>
 80085ba:	f1ba 0f02 	cmp.w	sl, #2
 80085be:	d050      	beq.n	8008662 <_scanf_float+0x276>
 80085c0:	2d01      	cmp	r5, #1
 80085c2:	d002      	beq.n	80085ca <_scanf_float+0x1de>
 80085c4:	2d04      	cmp	r5, #4
 80085c6:	f47f af44 	bne.w	8008452 <_scanf_float+0x66>
 80085ca:	3501      	adds	r5, #1
 80085cc:	b2ed      	uxtb	r5, r5
 80085ce:	e7d9      	b.n	8008584 <_scanf_float+0x198>
 80085d0:	f1ba 0f01 	cmp.w	sl, #1
 80085d4:	f47f af3d 	bne.w	8008452 <_scanf_float+0x66>
 80085d8:	f04f 0a02 	mov.w	sl, #2
 80085dc:	e7d2      	b.n	8008584 <_scanf_float+0x198>
 80085de:	b975      	cbnz	r5, 80085fe <_scanf_float+0x212>
 80085e0:	2f00      	cmp	r7, #0
 80085e2:	f47f af37 	bne.w	8008454 <_scanf_float+0x68>
 80085e6:	6822      	ldr	r2, [r4, #0]
 80085e8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80085ec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80085f0:	f040 80fc 	bne.w	80087ec <_scanf_float+0x400>
 80085f4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80085f8:	6022      	str	r2, [r4, #0]
 80085fa:	2501      	movs	r5, #1
 80085fc:	e7c2      	b.n	8008584 <_scanf_float+0x198>
 80085fe:	2d03      	cmp	r5, #3
 8008600:	d0e3      	beq.n	80085ca <_scanf_float+0x1de>
 8008602:	2d05      	cmp	r5, #5
 8008604:	e7df      	b.n	80085c6 <_scanf_float+0x1da>
 8008606:	2d02      	cmp	r5, #2
 8008608:	f47f af23 	bne.w	8008452 <_scanf_float+0x66>
 800860c:	2503      	movs	r5, #3
 800860e:	e7b9      	b.n	8008584 <_scanf_float+0x198>
 8008610:	2d06      	cmp	r5, #6
 8008612:	f47f af1e 	bne.w	8008452 <_scanf_float+0x66>
 8008616:	2507      	movs	r5, #7
 8008618:	e7b4      	b.n	8008584 <_scanf_float+0x198>
 800861a:	6822      	ldr	r2, [r4, #0]
 800861c:	0591      	lsls	r1, r2, #22
 800861e:	f57f af18 	bpl.w	8008452 <_scanf_float+0x66>
 8008622:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008626:	6022      	str	r2, [r4, #0]
 8008628:	9702      	str	r7, [sp, #8]
 800862a:	e7ab      	b.n	8008584 <_scanf_float+0x198>
 800862c:	6822      	ldr	r2, [r4, #0]
 800862e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008632:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008636:	d005      	beq.n	8008644 <_scanf_float+0x258>
 8008638:	0550      	lsls	r0, r2, #21
 800863a:	f57f af0a 	bpl.w	8008452 <_scanf_float+0x66>
 800863e:	2f00      	cmp	r7, #0
 8008640:	f000 80d4 	beq.w	80087ec <_scanf_float+0x400>
 8008644:	0591      	lsls	r1, r2, #22
 8008646:	bf58      	it	pl
 8008648:	9902      	ldrpl	r1, [sp, #8]
 800864a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800864e:	bf58      	it	pl
 8008650:	1a79      	subpl	r1, r7, r1
 8008652:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008656:	bf58      	it	pl
 8008658:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800865c:	6022      	str	r2, [r4, #0]
 800865e:	2700      	movs	r7, #0
 8008660:	e790      	b.n	8008584 <_scanf_float+0x198>
 8008662:	f04f 0a03 	mov.w	sl, #3
 8008666:	e78d      	b.n	8008584 <_scanf_float+0x198>
 8008668:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800866c:	4649      	mov	r1, r9
 800866e:	4640      	mov	r0, r8
 8008670:	4798      	blx	r3
 8008672:	2800      	cmp	r0, #0
 8008674:	f43f aedf 	beq.w	8008436 <_scanf_float+0x4a>
 8008678:	e6eb      	b.n	8008452 <_scanf_float+0x66>
 800867a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800867e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008682:	464a      	mov	r2, r9
 8008684:	4640      	mov	r0, r8
 8008686:	4798      	blx	r3
 8008688:	6923      	ldr	r3, [r4, #16]
 800868a:	3b01      	subs	r3, #1
 800868c:	6123      	str	r3, [r4, #16]
 800868e:	e6eb      	b.n	8008468 <_scanf_float+0x7c>
 8008690:	1e6b      	subs	r3, r5, #1
 8008692:	2b06      	cmp	r3, #6
 8008694:	d824      	bhi.n	80086e0 <_scanf_float+0x2f4>
 8008696:	2d02      	cmp	r5, #2
 8008698:	d836      	bhi.n	8008708 <_scanf_float+0x31c>
 800869a:	9b01      	ldr	r3, [sp, #4]
 800869c:	429e      	cmp	r6, r3
 800869e:	f67f aee7 	bls.w	8008470 <_scanf_float+0x84>
 80086a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80086a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80086aa:	464a      	mov	r2, r9
 80086ac:	4640      	mov	r0, r8
 80086ae:	4798      	blx	r3
 80086b0:	6923      	ldr	r3, [r4, #16]
 80086b2:	3b01      	subs	r3, #1
 80086b4:	6123      	str	r3, [r4, #16]
 80086b6:	e7f0      	b.n	800869a <_scanf_float+0x2ae>
 80086b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80086bc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80086c0:	464a      	mov	r2, r9
 80086c2:	4640      	mov	r0, r8
 80086c4:	4798      	blx	r3
 80086c6:	6923      	ldr	r3, [r4, #16]
 80086c8:	3b01      	subs	r3, #1
 80086ca:	6123      	str	r3, [r4, #16]
 80086cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80086d0:	fa5f fa8a 	uxtb.w	sl, sl
 80086d4:	f1ba 0f02 	cmp.w	sl, #2
 80086d8:	d1ee      	bne.n	80086b8 <_scanf_float+0x2cc>
 80086da:	3d03      	subs	r5, #3
 80086dc:	b2ed      	uxtb	r5, r5
 80086de:	1b76      	subs	r6, r6, r5
 80086e0:	6823      	ldr	r3, [r4, #0]
 80086e2:	05da      	lsls	r2, r3, #23
 80086e4:	d530      	bpl.n	8008748 <_scanf_float+0x35c>
 80086e6:	055b      	lsls	r3, r3, #21
 80086e8:	d511      	bpl.n	800870e <_scanf_float+0x322>
 80086ea:	9b01      	ldr	r3, [sp, #4]
 80086ec:	429e      	cmp	r6, r3
 80086ee:	f67f aebf 	bls.w	8008470 <_scanf_float+0x84>
 80086f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80086f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80086fa:	464a      	mov	r2, r9
 80086fc:	4640      	mov	r0, r8
 80086fe:	4798      	blx	r3
 8008700:	6923      	ldr	r3, [r4, #16]
 8008702:	3b01      	subs	r3, #1
 8008704:	6123      	str	r3, [r4, #16]
 8008706:	e7f0      	b.n	80086ea <_scanf_float+0x2fe>
 8008708:	46aa      	mov	sl, r5
 800870a:	46b3      	mov	fp, r6
 800870c:	e7de      	b.n	80086cc <_scanf_float+0x2e0>
 800870e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008712:	6923      	ldr	r3, [r4, #16]
 8008714:	2965      	cmp	r1, #101	@ 0x65
 8008716:	f103 33ff 	add.w	r3, r3, #4294967295
 800871a:	f106 35ff 	add.w	r5, r6, #4294967295
 800871e:	6123      	str	r3, [r4, #16]
 8008720:	d00c      	beq.n	800873c <_scanf_float+0x350>
 8008722:	2945      	cmp	r1, #69	@ 0x45
 8008724:	d00a      	beq.n	800873c <_scanf_float+0x350>
 8008726:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800872a:	464a      	mov	r2, r9
 800872c:	4640      	mov	r0, r8
 800872e:	4798      	blx	r3
 8008730:	6923      	ldr	r3, [r4, #16]
 8008732:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008736:	3b01      	subs	r3, #1
 8008738:	1eb5      	subs	r5, r6, #2
 800873a:	6123      	str	r3, [r4, #16]
 800873c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008740:	464a      	mov	r2, r9
 8008742:	4640      	mov	r0, r8
 8008744:	4798      	blx	r3
 8008746:	462e      	mov	r6, r5
 8008748:	6822      	ldr	r2, [r4, #0]
 800874a:	f012 0210 	ands.w	r2, r2, #16
 800874e:	d001      	beq.n	8008754 <_scanf_float+0x368>
 8008750:	2000      	movs	r0, #0
 8008752:	e68e      	b.n	8008472 <_scanf_float+0x86>
 8008754:	7032      	strb	r2, [r6, #0]
 8008756:	6823      	ldr	r3, [r4, #0]
 8008758:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800875c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008760:	d123      	bne.n	80087aa <_scanf_float+0x3be>
 8008762:	9b02      	ldr	r3, [sp, #8]
 8008764:	429f      	cmp	r7, r3
 8008766:	d00a      	beq.n	800877e <_scanf_float+0x392>
 8008768:	1bda      	subs	r2, r3, r7
 800876a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800876e:	429e      	cmp	r6, r3
 8008770:	bf28      	it	cs
 8008772:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008776:	491e      	ldr	r1, [pc, #120]	@ (80087f0 <_scanf_float+0x404>)
 8008778:	4630      	mov	r0, r6
 800877a:	f000 f8ff 	bl	800897c <siprintf>
 800877e:	9901      	ldr	r1, [sp, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	4640      	mov	r0, r8
 8008784:	f002 fb2a 	bl	800addc <_strtod_r>
 8008788:	9b03      	ldr	r3, [sp, #12]
 800878a:	6821      	ldr	r1, [r4, #0]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f011 0f02 	tst.w	r1, #2
 8008792:	f103 0204 	add.w	r2, r3, #4
 8008796:	d015      	beq.n	80087c4 <_scanf_float+0x3d8>
 8008798:	9903      	ldr	r1, [sp, #12]
 800879a:	600a      	str	r2, [r1, #0]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	ed83 0b00 	vstr	d0, [r3]
 80087a2:	68e3      	ldr	r3, [r4, #12]
 80087a4:	3301      	adds	r3, #1
 80087a6:	60e3      	str	r3, [r4, #12]
 80087a8:	e7d2      	b.n	8008750 <_scanf_float+0x364>
 80087aa:	9b04      	ldr	r3, [sp, #16]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d0e6      	beq.n	800877e <_scanf_float+0x392>
 80087b0:	9905      	ldr	r1, [sp, #20]
 80087b2:	230a      	movs	r3, #10
 80087b4:	3101      	adds	r1, #1
 80087b6:	4640      	mov	r0, r8
 80087b8:	f002 fb90 	bl	800aedc <_strtol_r>
 80087bc:	9b04      	ldr	r3, [sp, #16]
 80087be:	9e05      	ldr	r6, [sp, #20]
 80087c0:	1ac2      	subs	r2, r0, r3
 80087c2:	e7d2      	b.n	800876a <_scanf_float+0x37e>
 80087c4:	f011 0f04 	tst.w	r1, #4
 80087c8:	9903      	ldr	r1, [sp, #12]
 80087ca:	600a      	str	r2, [r1, #0]
 80087cc:	d1e6      	bne.n	800879c <_scanf_float+0x3b0>
 80087ce:	eeb4 0b40 	vcmp.f64	d0, d0
 80087d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087d6:	681d      	ldr	r5, [r3, #0]
 80087d8:	d705      	bvc.n	80087e6 <_scanf_float+0x3fa>
 80087da:	4806      	ldr	r0, [pc, #24]	@ (80087f4 <_scanf_float+0x408>)
 80087dc:	f000 f9b4 	bl	8008b48 <nanf>
 80087e0:	ed85 0a00 	vstr	s0, [r5]
 80087e4:	e7dd      	b.n	80087a2 <_scanf_float+0x3b6>
 80087e6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80087ea:	e7f9      	b.n	80087e0 <_scanf_float+0x3f4>
 80087ec:	2700      	movs	r7, #0
 80087ee:	e635      	b.n	800845c <_scanf_float+0x70>
 80087f0:	0800c140 	.word	0x0800c140
 80087f4:	0800c281 	.word	0x0800c281

080087f8 <std>:
 80087f8:	2300      	movs	r3, #0
 80087fa:	b510      	push	{r4, lr}
 80087fc:	4604      	mov	r4, r0
 80087fe:	e9c0 3300 	strd	r3, r3, [r0]
 8008802:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008806:	6083      	str	r3, [r0, #8]
 8008808:	8181      	strh	r1, [r0, #12]
 800880a:	6643      	str	r3, [r0, #100]	@ 0x64
 800880c:	81c2      	strh	r2, [r0, #14]
 800880e:	6183      	str	r3, [r0, #24]
 8008810:	4619      	mov	r1, r3
 8008812:	2208      	movs	r2, #8
 8008814:	305c      	adds	r0, #92	@ 0x5c
 8008816:	f000 f916 	bl	8008a46 <memset>
 800881a:	4b0d      	ldr	r3, [pc, #52]	@ (8008850 <std+0x58>)
 800881c:	6263      	str	r3, [r4, #36]	@ 0x24
 800881e:	4b0d      	ldr	r3, [pc, #52]	@ (8008854 <std+0x5c>)
 8008820:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008822:	4b0d      	ldr	r3, [pc, #52]	@ (8008858 <std+0x60>)
 8008824:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008826:	4b0d      	ldr	r3, [pc, #52]	@ (800885c <std+0x64>)
 8008828:	6323      	str	r3, [r4, #48]	@ 0x30
 800882a:	4b0d      	ldr	r3, [pc, #52]	@ (8008860 <std+0x68>)
 800882c:	6224      	str	r4, [r4, #32]
 800882e:	429c      	cmp	r4, r3
 8008830:	d006      	beq.n	8008840 <std+0x48>
 8008832:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008836:	4294      	cmp	r4, r2
 8008838:	d002      	beq.n	8008840 <std+0x48>
 800883a:	33d0      	adds	r3, #208	@ 0xd0
 800883c:	429c      	cmp	r4, r3
 800883e:	d105      	bne.n	800884c <std+0x54>
 8008840:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008848:	f000 b97a 	b.w	8008b40 <__retarget_lock_init_recursive>
 800884c:	bd10      	pop	{r4, pc}
 800884e:	bf00      	nop
 8008850:	080089c1 	.word	0x080089c1
 8008854:	080089e3 	.word	0x080089e3
 8008858:	08008a1b 	.word	0x08008a1b
 800885c:	08008a3f 	.word	0x08008a3f
 8008860:	240003b4 	.word	0x240003b4

08008864 <stdio_exit_handler>:
 8008864:	4a02      	ldr	r2, [pc, #8]	@ (8008870 <stdio_exit_handler+0xc>)
 8008866:	4903      	ldr	r1, [pc, #12]	@ (8008874 <stdio_exit_handler+0x10>)
 8008868:	4803      	ldr	r0, [pc, #12]	@ (8008878 <stdio_exit_handler+0x14>)
 800886a:	f000 b869 	b.w	8008940 <_fwalk_sglue>
 800886e:	bf00      	nop
 8008870:	24000010 	.word	0x24000010
 8008874:	0800b299 	.word	0x0800b299
 8008878:	24000020 	.word	0x24000020

0800887c <cleanup_stdio>:
 800887c:	6841      	ldr	r1, [r0, #4]
 800887e:	4b0c      	ldr	r3, [pc, #48]	@ (80088b0 <cleanup_stdio+0x34>)
 8008880:	4299      	cmp	r1, r3
 8008882:	b510      	push	{r4, lr}
 8008884:	4604      	mov	r4, r0
 8008886:	d001      	beq.n	800888c <cleanup_stdio+0x10>
 8008888:	f002 fd06 	bl	800b298 <_fflush_r>
 800888c:	68a1      	ldr	r1, [r4, #8]
 800888e:	4b09      	ldr	r3, [pc, #36]	@ (80088b4 <cleanup_stdio+0x38>)
 8008890:	4299      	cmp	r1, r3
 8008892:	d002      	beq.n	800889a <cleanup_stdio+0x1e>
 8008894:	4620      	mov	r0, r4
 8008896:	f002 fcff 	bl	800b298 <_fflush_r>
 800889a:	68e1      	ldr	r1, [r4, #12]
 800889c:	4b06      	ldr	r3, [pc, #24]	@ (80088b8 <cleanup_stdio+0x3c>)
 800889e:	4299      	cmp	r1, r3
 80088a0:	d004      	beq.n	80088ac <cleanup_stdio+0x30>
 80088a2:	4620      	mov	r0, r4
 80088a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088a8:	f002 bcf6 	b.w	800b298 <_fflush_r>
 80088ac:	bd10      	pop	{r4, pc}
 80088ae:	bf00      	nop
 80088b0:	240003b4 	.word	0x240003b4
 80088b4:	2400041c 	.word	0x2400041c
 80088b8:	24000484 	.word	0x24000484

080088bc <global_stdio_init.part.0>:
 80088bc:	b510      	push	{r4, lr}
 80088be:	4b0b      	ldr	r3, [pc, #44]	@ (80088ec <global_stdio_init.part.0+0x30>)
 80088c0:	4c0b      	ldr	r4, [pc, #44]	@ (80088f0 <global_stdio_init.part.0+0x34>)
 80088c2:	4a0c      	ldr	r2, [pc, #48]	@ (80088f4 <global_stdio_init.part.0+0x38>)
 80088c4:	601a      	str	r2, [r3, #0]
 80088c6:	4620      	mov	r0, r4
 80088c8:	2200      	movs	r2, #0
 80088ca:	2104      	movs	r1, #4
 80088cc:	f7ff ff94 	bl	80087f8 <std>
 80088d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80088d4:	2201      	movs	r2, #1
 80088d6:	2109      	movs	r1, #9
 80088d8:	f7ff ff8e 	bl	80087f8 <std>
 80088dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80088e0:	2202      	movs	r2, #2
 80088e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088e6:	2112      	movs	r1, #18
 80088e8:	f7ff bf86 	b.w	80087f8 <std>
 80088ec:	240004ec 	.word	0x240004ec
 80088f0:	240003b4 	.word	0x240003b4
 80088f4:	08008865 	.word	0x08008865

080088f8 <__sfp_lock_acquire>:
 80088f8:	4801      	ldr	r0, [pc, #4]	@ (8008900 <__sfp_lock_acquire+0x8>)
 80088fa:	f000 b922 	b.w	8008b42 <__retarget_lock_acquire_recursive>
 80088fe:	bf00      	nop
 8008900:	240004f5 	.word	0x240004f5

08008904 <__sfp_lock_release>:
 8008904:	4801      	ldr	r0, [pc, #4]	@ (800890c <__sfp_lock_release+0x8>)
 8008906:	f000 b91d 	b.w	8008b44 <__retarget_lock_release_recursive>
 800890a:	bf00      	nop
 800890c:	240004f5 	.word	0x240004f5

08008910 <__sinit>:
 8008910:	b510      	push	{r4, lr}
 8008912:	4604      	mov	r4, r0
 8008914:	f7ff fff0 	bl	80088f8 <__sfp_lock_acquire>
 8008918:	6a23      	ldr	r3, [r4, #32]
 800891a:	b11b      	cbz	r3, 8008924 <__sinit+0x14>
 800891c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008920:	f7ff bff0 	b.w	8008904 <__sfp_lock_release>
 8008924:	4b04      	ldr	r3, [pc, #16]	@ (8008938 <__sinit+0x28>)
 8008926:	6223      	str	r3, [r4, #32]
 8008928:	4b04      	ldr	r3, [pc, #16]	@ (800893c <__sinit+0x2c>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1f5      	bne.n	800891c <__sinit+0xc>
 8008930:	f7ff ffc4 	bl	80088bc <global_stdio_init.part.0>
 8008934:	e7f2      	b.n	800891c <__sinit+0xc>
 8008936:	bf00      	nop
 8008938:	0800887d 	.word	0x0800887d
 800893c:	240004ec 	.word	0x240004ec

08008940 <_fwalk_sglue>:
 8008940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008944:	4607      	mov	r7, r0
 8008946:	4688      	mov	r8, r1
 8008948:	4614      	mov	r4, r2
 800894a:	2600      	movs	r6, #0
 800894c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008950:	f1b9 0901 	subs.w	r9, r9, #1
 8008954:	d505      	bpl.n	8008962 <_fwalk_sglue+0x22>
 8008956:	6824      	ldr	r4, [r4, #0]
 8008958:	2c00      	cmp	r4, #0
 800895a:	d1f7      	bne.n	800894c <_fwalk_sglue+0xc>
 800895c:	4630      	mov	r0, r6
 800895e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008962:	89ab      	ldrh	r3, [r5, #12]
 8008964:	2b01      	cmp	r3, #1
 8008966:	d907      	bls.n	8008978 <_fwalk_sglue+0x38>
 8008968:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800896c:	3301      	adds	r3, #1
 800896e:	d003      	beq.n	8008978 <_fwalk_sglue+0x38>
 8008970:	4629      	mov	r1, r5
 8008972:	4638      	mov	r0, r7
 8008974:	47c0      	blx	r8
 8008976:	4306      	orrs	r6, r0
 8008978:	3568      	adds	r5, #104	@ 0x68
 800897a:	e7e9      	b.n	8008950 <_fwalk_sglue+0x10>

0800897c <siprintf>:
 800897c:	b40e      	push	{r1, r2, r3}
 800897e:	b510      	push	{r4, lr}
 8008980:	b09d      	sub	sp, #116	@ 0x74
 8008982:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008984:	9002      	str	r0, [sp, #8]
 8008986:	9006      	str	r0, [sp, #24]
 8008988:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800898c:	480a      	ldr	r0, [pc, #40]	@ (80089b8 <siprintf+0x3c>)
 800898e:	9107      	str	r1, [sp, #28]
 8008990:	9104      	str	r1, [sp, #16]
 8008992:	490a      	ldr	r1, [pc, #40]	@ (80089bc <siprintf+0x40>)
 8008994:	f853 2b04 	ldr.w	r2, [r3], #4
 8008998:	9105      	str	r1, [sp, #20]
 800899a:	2400      	movs	r4, #0
 800899c:	a902      	add	r1, sp, #8
 800899e:	6800      	ldr	r0, [r0, #0]
 80089a0:	9301      	str	r3, [sp, #4]
 80089a2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80089a4:	f002 faf8 	bl	800af98 <_svfiprintf_r>
 80089a8:	9b02      	ldr	r3, [sp, #8]
 80089aa:	701c      	strb	r4, [r3, #0]
 80089ac:	b01d      	add	sp, #116	@ 0x74
 80089ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089b2:	b003      	add	sp, #12
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop
 80089b8:	2400001c 	.word	0x2400001c
 80089bc:	ffff0208 	.word	0xffff0208

080089c0 <__sread>:
 80089c0:	b510      	push	{r4, lr}
 80089c2:	460c      	mov	r4, r1
 80089c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c8:	f000 f86c 	bl	8008aa4 <_read_r>
 80089cc:	2800      	cmp	r0, #0
 80089ce:	bfab      	itete	ge
 80089d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80089d2:	89a3      	ldrhlt	r3, [r4, #12]
 80089d4:	181b      	addge	r3, r3, r0
 80089d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80089da:	bfac      	ite	ge
 80089dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80089de:	81a3      	strhlt	r3, [r4, #12]
 80089e0:	bd10      	pop	{r4, pc}

080089e2 <__swrite>:
 80089e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e6:	461f      	mov	r7, r3
 80089e8:	898b      	ldrh	r3, [r1, #12]
 80089ea:	05db      	lsls	r3, r3, #23
 80089ec:	4605      	mov	r5, r0
 80089ee:	460c      	mov	r4, r1
 80089f0:	4616      	mov	r6, r2
 80089f2:	d505      	bpl.n	8008a00 <__swrite+0x1e>
 80089f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089f8:	2302      	movs	r3, #2
 80089fa:	2200      	movs	r2, #0
 80089fc:	f000 f840 	bl	8008a80 <_lseek_r>
 8008a00:	89a3      	ldrh	r3, [r4, #12]
 8008a02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a0a:	81a3      	strh	r3, [r4, #12]
 8008a0c:	4632      	mov	r2, r6
 8008a0e:	463b      	mov	r3, r7
 8008a10:	4628      	mov	r0, r5
 8008a12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a16:	f000 b857 	b.w	8008ac8 <_write_r>

08008a1a <__sseek>:
 8008a1a:	b510      	push	{r4, lr}
 8008a1c:	460c      	mov	r4, r1
 8008a1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a22:	f000 f82d 	bl	8008a80 <_lseek_r>
 8008a26:	1c43      	adds	r3, r0, #1
 8008a28:	89a3      	ldrh	r3, [r4, #12]
 8008a2a:	bf15      	itete	ne
 8008a2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a36:	81a3      	strheq	r3, [r4, #12]
 8008a38:	bf18      	it	ne
 8008a3a:	81a3      	strhne	r3, [r4, #12]
 8008a3c:	bd10      	pop	{r4, pc}

08008a3e <__sclose>:
 8008a3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a42:	f000 b80d 	b.w	8008a60 <_close_r>

08008a46 <memset>:
 8008a46:	4402      	add	r2, r0
 8008a48:	4603      	mov	r3, r0
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d100      	bne.n	8008a50 <memset+0xa>
 8008a4e:	4770      	bx	lr
 8008a50:	f803 1b01 	strb.w	r1, [r3], #1
 8008a54:	e7f9      	b.n	8008a4a <memset+0x4>
	...

08008a58 <_localeconv_r>:
 8008a58:	4800      	ldr	r0, [pc, #0]	@ (8008a5c <_localeconv_r+0x4>)
 8008a5a:	4770      	bx	lr
 8008a5c:	2400015c 	.word	0x2400015c

08008a60 <_close_r>:
 8008a60:	b538      	push	{r3, r4, r5, lr}
 8008a62:	4d06      	ldr	r5, [pc, #24]	@ (8008a7c <_close_r+0x1c>)
 8008a64:	2300      	movs	r3, #0
 8008a66:	4604      	mov	r4, r0
 8008a68:	4608      	mov	r0, r1
 8008a6a:	602b      	str	r3, [r5, #0]
 8008a6c:	f7f9 f846 	bl	8001afc <_close>
 8008a70:	1c43      	adds	r3, r0, #1
 8008a72:	d102      	bne.n	8008a7a <_close_r+0x1a>
 8008a74:	682b      	ldr	r3, [r5, #0]
 8008a76:	b103      	cbz	r3, 8008a7a <_close_r+0x1a>
 8008a78:	6023      	str	r3, [r4, #0]
 8008a7a:	bd38      	pop	{r3, r4, r5, pc}
 8008a7c:	240004f0 	.word	0x240004f0

08008a80 <_lseek_r>:
 8008a80:	b538      	push	{r3, r4, r5, lr}
 8008a82:	4d07      	ldr	r5, [pc, #28]	@ (8008aa0 <_lseek_r+0x20>)
 8008a84:	4604      	mov	r4, r0
 8008a86:	4608      	mov	r0, r1
 8008a88:	4611      	mov	r1, r2
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	602a      	str	r2, [r5, #0]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	f7f9 f85b 	bl	8001b4a <_lseek>
 8008a94:	1c43      	adds	r3, r0, #1
 8008a96:	d102      	bne.n	8008a9e <_lseek_r+0x1e>
 8008a98:	682b      	ldr	r3, [r5, #0]
 8008a9a:	b103      	cbz	r3, 8008a9e <_lseek_r+0x1e>
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	bd38      	pop	{r3, r4, r5, pc}
 8008aa0:	240004f0 	.word	0x240004f0

08008aa4 <_read_r>:
 8008aa4:	b538      	push	{r3, r4, r5, lr}
 8008aa6:	4d07      	ldr	r5, [pc, #28]	@ (8008ac4 <_read_r+0x20>)
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	4608      	mov	r0, r1
 8008aac:	4611      	mov	r1, r2
 8008aae:	2200      	movs	r2, #0
 8008ab0:	602a      	str	r2, [r5, #0]
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	f7f8 ffe9 	bl	8001a8a <_read>
 8008ab8:	1c43      	adds	r3, r0, #1
 8008aba:	d102      	bne.n	8008ac2 <_read_r+0x1e>
 8008abc:	682b      	ldr	r3, [r5, #0]
 8008abe:	b103      	cbz	r3, 8008ac2 <_read_r+0x1e>
 8008ac0:	6023      	str	r3, [r4, #0]
 8008ac2:	bd38      	pop	{r3, r4, r5, pc}
 8008ac4:	240004f0 	.word	0x240004f0

08008ac8 <_write_r>:
 8008ac8:	b538      	push	{r3, r4, r5, lr}
 8008aca:	4d07      	ldr	r5, [pc, #28]	@ (8008ae8 <_write_r+0x20>)
 8008acc:	4604      	mov	r4, r0
 8008ace:	4608      	mov	r0, r1
 8008ad0:	4611      	mov	r1, r2
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	602a      	str	r2, [r5, #0]
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	f7f8 fff4 	bl	8001ac4 <_write>
 8008adc:	1c43      	adds	r3, r0, #1
 8008ade:	d102      	bne.n	8008ae6 <_write_r+0x1e>
 8008ae0:	682b      	ldr	r3, [r5, #0]
 8008ae2:	b103      	cbz	r3, 8008ae6 <_write_r+0x1e>
 8008ae4:	6023      	str	r3, [r4, #0]
 8008ae6:	bd38      	pop	{r3, r4, r5, pc}
 8008ae8:	240004f0 	.word	0x240004f0

08008aec <__errno>:
 8008aec:	4b01      	ldr	r3, [pc, #4]	@ (8008af4 <__errno+0x8>)
 8008aee:	6818      	ldr	r0, [r3, #0]
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	2400001c 	.word	0x2400001c

08008af8 <__libc_init_array>:
 8008af8:	b570      	push	{r4, r5, r6, lr}
 8008afa:	4d0d      	ldr	r5, [pc, #52]	@ (8008b30 <__libc_init_array+0x38>)
 8008afc:	4c0d      	ldr	r4, [pc, #52]	@ (8008b34 <__libc_init_array+0x3c>)
 8008afe:	1b64      	subs	r4, r4, r5
 8008b00:	10a4      	asrs	r4, r4, #2
 8008b02:	2600      	movs	r6, #0
 8008b04:	42a6      	cmp	r6, r4
 8008b06:	d109      	bne.n	8008b1c <__libc_init_array+0x24>
 8008b08:	4d0b      	ldr	r5, [pc, #44]	@ (8008b38 <__libc_init_array+0x40>)
 8008b0a:	4c0c      	ldr	r4, [pc, #48]	@ (8008b3c <__libc_init_array+0x44>)
 8008b0c:	f003 fab6 	bl	800c07c <_init>
 8008b10:	1b64      	subs	r4, r4, r5
 8008b12:	10a4      	asrs	r4, r4, #2
 8008b14:	2600      	movs	r6, #0
 8008b16:	42a6      	cmp	r6, r4
 8008b18:	d105      	bne.n	8008b26 <__libc_init_array+0x2e>
 8008b1a:	bd70      	pop	{r4, r5, r6, pc}
 8008b1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b20:	4798      	blx	r3
 8008b22:	3601      	adds	r6, #1
 8008b24:	e7ee      	b.n	8008b04 <__libc_init_array+0xc>
 8008b26:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b2a:	4798      	blx	r3
 8008b2c:	3601      	adds	r6, #1
 8008b2e:	e7f2      	b.n	8008b16 <__libc_init_array+0x1e>
 8008b30:	0800c53c 	.word	0x0800c53c
 8008b34:	0800c53c 	.word	0x0800c53c
 8008b38:	0800c53c 	.word	0x0800c53c
 8008b3c:	0800c540 	.word	0x0800c540

08008b40 <__retarget_lock_init_recursive>:
 8008b40:	4770      	bx	lr

08008b42 <__retarget_lock_acquire_recursive>:
 8008b42:	4770      	bx	lr

08008b44 <__retarget_lock_release_recursive>:
 8008b44:	4770      	bx	lr
	...

08008b48 <nanf>:
 8008b48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008b50 <nanf+0x8>
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	7fc00000 	.word	0x7fc00000

08008b54 <quorem>:
 8008b54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b58:	6903      	ldr	r3, [r0, #16]
 8008b5a:	690c      	ldr	r4, [r1, #16]
 8008b5c:	42a3      	cmp	r3, r4
 8008b5e:	4607      	mov	r7, r0
 8008b60:	db7e      	blt.n	8008c60 <quorem+0x10c>
 8008b62:	3c01      	subs	r4, #1
 8008b64:	f101 0814 	add.w	r8, r1, #20
 8008b68:	00a3      	lsls	r3, r4, #2
 8008b6a:	f100 0514 	add.w	r5, r0, #20
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b74:	9301      	str	r3, [sp, #4]
 8008b76:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b7e:	3301      	adds	r3, #1
 8008b80:	429a      	cmp	r2, r3
 8008b82:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b86:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b8a:	d32e      	bcc.n	8008bea <quorem+0x96>
 8008b8c:	f04f 0a00 	mov.w	sl, #0
 8008b90:	46c4      	mov	ip, r8
 8008b92:	46ae      	mov	lr, r5
 8008b94:	46d3      	mov	fp, sl
 8008b96:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b9a:	b298      	uxth	r0, r3
 8008b9c:	fb06 a000 	mla	r0, r6, r0, sl
 8008ba0:	0c02      	lsrs	r2, r0, #16
 8008ba2:	0c1b      	lsrs	r3, r3, #16
 8008ba4:	fb06 2303 	mla	r3, r6, r3, r2
 8008ba8:	f8de 2000 	ldr.w	r2, [lr]
 8008bac:	b280      	uxth	r0, r0
 8008bae:	b292      	uxth	r2, r2
 8008bb0:	1a12      	subs	r2, r2, r0
 8008bb2:	445a      	add	r2, fp
 8008bb4:	f8de 0000 	ldr.w	r0, [lr]
 8008bb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008bc2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008bc6:	b292      	uxth	r2, r2
 8008bc8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008bcc:	45e1      	cmp	r9, ip
 8008bce:	f84e 2b04 	str.w	r2, [lr], #4
 8008bd2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008bd6:	d2de      	bcs.n	8008b96 <quorem+0x42>
 8008bd8:	9b00      	ldr	r3, [sp, #0]
 8008bda:	58eb      	ldr	r3, [r5, r3]
 8008bdc:	b92b      	cbnz	r3, 8008bea <quorem+0x96>
 8008bde:	9b01      	ldr	r3, [sp, #4]
 8008be0:	3b04      	subs	r3, #4
 8008be2:	429d      	cmp	r5, r3
 8008be4:	461a      	mov	r2, r3
 8008be6:	d32f      	bcc.n	8008c48 <quorem+0xf4>
 8008be8:	613c      	str	r4, [r7, #16]
 8008bea:	4638      	mov	r0, r7
 8008bec:	f001 f956 	bl	8009e9c <__mcmp>
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	db25      	blt.n	8008c40 <quorem+0xec>
 8008bf4:	4629      	mov	r1, r5
 8008bf6:	2000      	movs	r0, #0
 8008bf8:	f858 2b04 	ldr.w	r2, [r8], #4
 8008bfc:	f8d1 c000 	ldr.w	ip, [r1]
 8008c00:	fa1f fe82 	uxth.w	lr, r2
 8008c04:	fa1f f38c 	uxth.w	r3, ip
 8008c08:	eba3 030e 	sub.w	r3, r3, lr
 8008c0c:	4403      	add	r3, r0
 8008c0e:	0c12      	lsrs	r2, r2, #16
 8008c10:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008c14:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c1e:	45c1      	cmp	r9, r8
 8008c20:	f841 3b04 	str.w	r3, [r1], #4
 8008c24:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008c28:	d2e6      	bcs.n	8008bf8 <quorem+0xa4>
 8008c2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c32:	b922      	cbnz	r2, 8008c3e <quorem+0xea>
 8008c34:	3b04      	subs	r3, #4
 8008c36:	429d      	cmp	r5, r3
 8008c38:	461a      	mov	r2, r3
 8008c3a:	d30b      	bcc.n	8008c54 <quorem+0x100>
 8008c3c:	613c      	str	r4, [r7, #16]
 8008c3e:	3601      	adds	r6, #1
 8008c40:	4630      	mov	r0, r6
 8008c42:	b003      	add	sp, #12
 8008c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c48:	6812      	ldr	r2, [r2, #0]
 8008c4a:	3b04      	subs	r3, #4
 8008c4c:	2a00      	cmp	r2, #0
 8008c4e:	d1cb      	bne.n	8008be8 <quorem+0x94>
 8008c50:	3c01      	subs	r4, #1
 8008c52:	e7c6      	b.n	8008be2 <quorem+0x8e>
 8008c54:	6812      	ldr	r2, [r2, #0]
 8008c56:	3b04      	subs	r3, #4
 8008c58:	2a00      	cmp	r2, #0
 8008c5a:	d1ef      	bne.n	8008c3c <quorem+0xe8>
 8008c5c:	3c01      	subs	r4, #1
 8008c5e:	e7ea      	b.n	8008c36 <quorem+0xe2>
 8008c60:	2000      	movs	r0, #0
 8008c62:	e7ee      	b.n	8008c42 <quorem+0xee>
 8008c64:	0000      	movs	r0, r0
	...

08008c68 <_dtoa_r>:
 8008c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6c:	ed2d 8b02 	vpush	{d8}
 8008c70:	69c7      	ldr	r7, [r0, #28]
 8008c72:	b091      	sub	sp, #68	@ 0x44
 8008c74:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008c78:	ec55 4b10 	vmov	r4, r5, d0
 8008c7c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008c7e:	9107      	str	r1, [sp, #28]
 8008c80:	4681      	mov	r9, r0
 8008c82:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c84:	930d      	str	r3, [sp, #52]	@ 0x34
 8008c86:	b97f      	cbnz	r7, 8008ca8 <_dtoa_r+0x40>
 8008c88:	2010      	movs	r0, #16
 8008c8a:	f000 fd95 	bl	80097b8 <malloc>
 8008c8e:	4602      	mov	r2, r0
 8008c90:	f8c9 001c 	str.w	r0, [r9, #28]
 8008c94:	b920      	cbnz	r0, 8008ca0 <_dtoa_r+0x38>
 8008c96:	4ba0      	ldr	r3, [pc, #640]	@ (8008f18 <_dtoa_r+0x2b0>)
 8008c98:	21ef      	movs	r1, #239	@ 0xef
 8008c9a:	48a0      	ldr	r0, [pc, #640]	@ (8008f1c <_dtoa_r+0x2b4>)
 8008c9c:	f002 fb78 	bl	800b390 <__assert_func>
 8008ca0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008ca4:	6007      	str	r7, [r0, #0]
 8008ca6:	60c7      	str	r7, [r0, #12]
 8008ca8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008cac:	6819      	ldr	r1, [r3, #0]
 8008cae:	b159      	cbz	r1, 8008cc8 <_dtoa_r+0x60>
 8008cb0:	685a      	ldr	r2, [r3, #4]
 8008cb2:	604a      	str	r2, [r1, #4]
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	4093      	lsls	r3, r2
 8008cb8:	608b      	str	r3, [r1, #8]
 8008cba:	4648      	mov	r0, r9
 8008cbc:	f000 fe72 	bl	80099a4 <_Bfree>
 8008cc0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	601a      	str	r2, [r3, #0]
 8008cc8:	1e2b      	subs	r3, r5, #0
 8008cca:	bfbb      	ittet	lt
 8008ccc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008cd0:	9303      	strlt	r3, [sp, #12]
 8008cd2:	2300      	movge	r3, #0
 8008cd4:	2201      	movlt	r2, #1
 8008cd6:	bfac      	ite	ge
 8008cd8:	6033      	strge	r3, [r6, #0]
 8008cda:	6032      	strlt	r2, [r6, #0]
 8008cdc:	4b90      	ldr	r3, [pc, #576]	@ (8008f20 <_dtoa_r+0x2b8>)
 8008cde:	9e03      	ldr	r6, [sp, #12]
 8008ce0:	43b3      	bics	r3, r6
 8008ce2:	d110      	bne.n	8008d06 <_dtoa_r+0x9e>
 8008ce4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008ce6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008cea:	6013      	str	r3, [r2, #0]
 8008cec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008cf0:	4323      	orrs	r3, r4
 8008cf2:	f000 84e6 	beq.w	80096c2 <_dtoa_r+0xa5a>
 8008cf6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008cf8:	4f8a      	ldr	r7, [pc, #552]	@ (8008f24 <_dtoa_r+0x2bc>)
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f000 84e8 	beq.w	80096d0 <_dtoa_r+0xa68>
 8008d00:	1cfb      	adds	r3, r7, #3
 8008d02:	f000 bce3 	b.w	80096cc <_dtoa_r+0xa64>
 8008d06:	ed9d 8b02 	vldr	d8, [sp, #8]
 8008d0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d12:	d10a      	bne.n	8008d2a <_dtoa_r+0xc2>
 8008d14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d16:	2301      	movs	r3, #1
 8008d18:	6013      	str	r3, [r2, #0]
 8008d1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d1c:	b113      	cbz	r3, 8008d24 <_dtoa_r+0xbc>
 8008d1e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008d20:	4b81      	ldr	r3, [pc, #516]	@ (8008f28 <_dtoa_r+0x2c0>)
 8008d22:	6013      	str	r3, [r2, #0]
 8008d24:	4f81      	ldr	r7, [pc, #516]	@ (8008f2c <_dtoa_r+0x2c4>)
 8008d26:	f000 bcd3 	b.w	80096d0 <_dtoa_r+0xa68>
 8008d2a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008d2c:	a90f      	add	r1, sp, #60	@ 0x3c
 8008d2e:	4648      	mov	r0, r9
 8008d30:	eeb0 0b48 	vmov.f64	d0, d8
 8008d34:	f001 f9d2 	bl	800a0dc <__d2b>
 8008d38:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8008d3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d3e:	9001      	str	r0, [sp, #4]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d045      	beq.n	8008dd0 <_dtoa_r+0x168>
 8008d44:	eeb0 7b48 	vmov.f64	d7, d8
 8008d48:	ee18 1a90 	vmov	r1, s17
 8008d4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008d50:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008d54:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008d58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008d5c:	2500      	movs	r5, #0
 8008d5e:	ee07 1a90 	vmov	s15, r1
 8008d62:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8008d66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008f00 <_dtoa_r+0x298>
 8008d6a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008d6e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008f08 <_dtoa_r+0x2a0>
 8008d72:	eea7 6b05 	vfma.f64	d6, d7, d5
 8008d76:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008f10 <_dtoa_r+0x2a8>
 8008d7a:	ee07 3a90 	vmov	s15, r3
 8008d7e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8008d82:	eeb0 7b46 	vmov.f64	d7, d6
 8008d86:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008d8a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008d8e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d96:	ee16 8a90 	vmov	r8, s13
 8008d9a:	d508      	bpl.n	8008dae <_dtoa_r+0x146>
 8008d9c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008da0:	eeb4 6b47 	vcmp.f64	d6, d7
 8008da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008da8:	bf18      	it	ne
 8008daa:	f108 38ff 	addne.w	r8, r8, #4294967295
 8008dae:	f1b8 0f16 	cmp.w	r8, #22
 8008db2:	d82b      	bhi.n	8008e0c <_dtoa_r+0x1a4>
 8008db4:	495e      	ldr	r1, [pc, #376]	@ (8008f30 <_dtoa_r+0x2c8>)
 8008db6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8008dba:	ed91 7b00 	vldr	d7, [r1]
 8008dbe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dc6:	d501      	bpl.n	8008dcc <_dtoa_r+0x164>
 8008dc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8008dcc:	2100      	movs	r1, #0
 8008dce:	e01e      	b.n	8008e0e <_dtoa_r+0x1a6>
 8008dd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008dd8:	2920      	cmp	r1, #32
 8008dda:	bfc1      	itttt	gt
 8008ddc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008de0:	408e      	lslgt	r6, r1
 8008de2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008de6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8008dea:	bfd6      	itet	le
 8008dec:	f1c1 0120 	rsble	r1, r1, #32
 8008df0:	4331      	orrgt	r1, r6
 8008df2:	fa04 f101 	lslle.w	r1, r4, r1
 8008df6:	ee07 1a90 	vmov	s15, r1
 8008dfa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	ee17 1a90 	vmov	r1, s15
 8008e04:	2501      	movs	r5, #1
 8008e06:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8008e0a:	e7a8      	b.n	8008d5e <_dtoa_r+0xf6>
 8008e0c:	2101      	movs	r1, #1
 8008e0e:	1ad2      	subs	r2, r2, r3
 8008e10:	1e53      	subs	r3, r2, #1
 8008e12:	9306      	str	r3, [sp, #24]
 8008e14:	bf45      	ittet	mi
 8008e16:	f1c2 0301 	rsbmi	r3, r2, #1
 8008e1a:	9304      	strmi	r3, [sp, #16]
 8008e1c:	2300      	movpl	r3, #0
 8008e1e:	2300      	movmi	r3, #0
 8008e20:	bf4c      	ite	mi
 8008e22:	9306      	strmi	r3, [sp, #24]
 8008e24:	9304      	strpl	r3, [sp, #16]
 8008e26:	f1b8 0f00 	cmp.w	r8, #0
 8008e2a:	910c      	str	r1, [sp, #48]	@ 0x30
 8008e2c:	db18      	blt.n	8008e60 <_dtoa_r+0x1f8>
 8008e2e:	9b06      	ldr	r3, [sp, #24]
 8008e30:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008e34:	4443      	add	r3, r8
 8008e36:	9306      	str	r3, [sp, #24]
 8008e38:	2300      	movs	r3, #0
 8008e3a:	9a07      	ldr	r2, [sp, #28]
 8008e3c:	2a09      	cmp	r2, #9
 8008e3e:	d845      	bhi.n	8008ecc <_dtoa_r+0x264>
 8008e40:	2a05      	cmp	r2, #5
 8008e42:	bfc4      	itt	gt
 8008e44:	3a04      	subgt	r2, #4
 8008e46:	9207      	strgt	r2, [sp, #28]
 8008e48:	9a07      	ldr	r2, [sp, #28]
 8008e4a:	f1a2 0202 	sub.w	r2, r2, #2
 8008e4e:	bfcc      	ite	gt
 8008e50:	2400      	movgt	r4, #0
 8008e52:	2401      	movle	r4, #1
 8008e54:	2a03      	cmp	r2, #3
 8008e56:	d844      	bhi.n	8008ee2 <_dtoa_r+0x27a>
 8008e58:	e8df f002 	tbb	[pc, r2]
 8008e5c:	0b173634 	.word	0x0b173634
 8008e60:	9b04      	ldr	r3, [sp, #16]
 8008e62:	2200      	movs	r2, #0
 8008e64:	eba3 0308 	sub.w	r3, r3, r8
 8008e68:	9304      	str	r3, [sp, #16]
 8008e6a:	920a      	str	r2, [sp, #40]	@ 0x28
 8008e6c:	f1c8 0300 	rsb	r3, r8, #0
 8008e70:	e7e3      	b.n	8008e3a <_dtoa_r+0x1d2>
 8008e72:	2201      	movs	r2, #1
 8008e74:	9208      	str	r2, [sp, #32]
 8008e76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e78:	eb08 0b02 	add.w	fp, r8, r2
 8008e7c:	f10b 0a01 	add.w	sl, fp, #1
 8008e80:	4652      	mov	r2, sl
 8008e82:	2a01      	cmp	r2, #1
 8008e84:	bfb8      	it	lt
 8008e86:	2201      	movlt	r2, #1
 8008e88:	e006      	b.n	8008e98 <_dtoa_r+0x230>
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	9208      	str	r2, [sp, #32]
 8008e8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e90:	2a00      	cmp	r2, #0
 8008e92:	dd29      	ble.n	8008ee8 <_dtoa_r+0x280>
 8008e94:	4693      	mov	fp, r2
 8008e96:	4692      	mov	sl, r2
 8008e98:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8008e9c:	2100      	movs	r1, #0
 8008e9e:	2004      	movs	r0, #4
 8008ea0:	f100 0614 	add.w	r6, r0, #20
 8008ea4:	4296      	cmp	r6, r2
 8008ea6:	d926      	bls.n	8008ef6 <_dtoa_r+0x28e>
 8008ea8:	6079      	str	r1, [r7, #4]
 8008eaa:	4648      	mov	r0, r9
 8008eac:	9305      	str	r3, [sp, #20]
 8008eae:	f000 fd39 	bl	8009924 <_Balloc>
 8008eb2:	9b05      	ldr	r3, [sp, #20]
 8008eb4:	4607      	mov	r7, r0
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d13e      	bne.n	8008f38 <_dtoa_r+0x2d0>
 8008eba:	4b1e      	ldr	r3, [pc, #120]	@ (8008f34 <_dtoa_r+0x2cc>)
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008ec2:	e6ea      	b.n	8008c9a <_dtoa_r+0x32>
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	e7e1      	b.n	8008e8c <_dtoa_r+0x224>
 8008ec8:	2200      	movs	r2, #0
 8008eca:	e7d3      	b.n	8008e74 <_dtoa_r+0x20c>
 8008ecc:	2401      	movs	r4, #1
 8008ece:	2200      	movs	r2, #0
 8008ed0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008ed4:	f04f 3bff 	mov.w	fp, #4294967295
 8008ed8:	2100      	movs	r1, #0
 8008eda:	46da      	mov	sl, fp
 8008edc:	2212      	movs	r2, #18
 8008ede:	9109      	str	r1, [sp, #36]	@ 0x24
 8008ee0:	e7da      	b.n	8008e98 <_dtoa_r+0x230>
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	9208      	str	r2, [sp, #32]
 8008ee6:	e7f5      	b.n	8008ed4 <_dtoa_r+0x26c>
 8008ee8:	f04f 0b01 	mov.w	fp, #1
 8008eec:	46da      	mov	sl, fp
 8008eee:	465a      	mov	r2, fp
 8008ef0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8008ef4:	e7d0      	b.n	8008e98 <_dtoa_r+0x230>
 8008ef6:	3101      	adds	r1, #1
 8008ef8:	0040      	lsls	r0, r0, #1
 8008efa:	e7d1      	b.n	8008ea0 <_dtoa_r+0x238>
 8008efc:	f3af 8000 	nop.w
 8008f00:	636f4361 	.word	0x636f4361
 8008f04:	3fd287a7 	.word	0x3fd287a7
 8008f08:	8b60c8b3 	.word	0x8b60c8b3
 8008f0c:	3fc68a28 	.word	0x3fc68a28
 8008f10:	509f79fb 	.word	0x509f79fb
 8008f14:	3fd34413 	.word	0x3fd34413
 8008f18:	0800c152 	.word	0x0800c152
 8008f1c:	0800c169 	.word	0x0800c169
 8008f20:	7ff00000 	.word	0x7ff00000
 8008f24:	0800c14e 	.word	0x0800c14e
 8008f28:	0800c11d 	.word	0x0800c11d
 8008f2c:	0800c11c 	.word	0x0800c11c
 8008f30:	0800c318 	.word	0x0800c318
 8008f34:	0800c1c1 	.word	0x0800c1c1
 8008f38:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008f3c:	f1ba 0f0e 	cmp.w	sl, #14
 8008f40:	6010      	str	r0, [r2, #0]
 8008f42:	d86e      	bhi.n	8009022 <_dtoa_r+0x3ba>
 8008f44:	2c00      	cmp	r4, #0
 8008f46:	d06c      	beq.n	8009022 <_dtoa_r+0x3ba>
 8008f48:	f1b8 0f00 	cmp.w	r8, #0
 8008f4c:	f340 80b4 	ble.w	80090b8 <_dtoa_r+0x450>
 8008f50:	4ac8      	ldr	r2, [pc, #800]	@ (8009274 <_dtoa_r+0x60c>)
 8008f52:	f008 010f 	and.w	r1, r8, #15
 8008f56:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008f5a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008f5e:	ed92 7b00 	vldr	d7, [r2]
 8008f62:	ea4f 1128 	mov.w	r1, r8, asr #4
 8008f66:	f000 809b 	beq.w	80090a0 <_dtoa_r+0x438>
 8008f6a:	4ac3      	ldr	r2, [pc, #780]	@ (8009278 <_dtoa_r+0x610>)
 8008f6c:	ed92 6b08 	vldr	d6, [r2, #32]
 8008f70:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8008f74:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008f78:	f001 010f 	and.w	r1, r1, #15
 8008f7c:	2203      	movs	r2, #3
 8008f7e:	48be      	ldr	r0, [pc, #760]	@ (8009278 <_dtoa_r+0x610>)
 8008f80:	2900      	cmp	r1, #0
 8008f82:	f040 808f 	bne.w	80090a4 <_dtoa_r+0x43c>
 8008f86:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008f8a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008f8e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008f92:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008f94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008f98:	2900      	cmp	r1, #0
 8008f9a:	f000 80b3 	beq.w	8009104 <_dtoa_r+0x49c>
 8008f9e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8008fa2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008faa:	f140 80ab 	bpl.w	8009104 <_dtoa_r+0x49c>
 8008fae:	f1ba 0f00 	cmp.w	sl, #0
 8008fb2:	f000 80a7 	beq.w	8009104 <_dtoa_r+0x49c>
 8008fb6:	f1bb 0f00 	cmp.w	fp, #0
 8008fba:	dd30      	ble.n	800901e <_dtoa_r+0x3b6>
 8008fbc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8008fc0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008fc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008fc8:	f108 31ff 	add.w	r1, r8, #4294967295
 8008fcc:	9105      	str	r1, [sp, #20]
 8008fce:	3201      	adds	r2, #1
 8008fd0:	465c      	mov	r4, fp
 8008fd2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008fd6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8008fda:	ee07 2a90 	vmov	s15, r2
 8008fde:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008fe2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008fe6:	ee15 2a90 	vmov	r2, s11
 8008fea:	ec51 0b15 	vmov	r0, r1, d5
 8008fee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8008ff2:	2c00      	cmp	r4, #0
 8008ff4:	f040 808a 	bne.w	800910c <_dtoa_r+0x4a4>
 8008ff8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008ffc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009000:	ec41 0b17 	vmov	d7, r0, r1
 8009004:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800900c:	f300 826a 	bgt.w	80094e4 <_dtoa_r+0x87c>
 8009010:	eeb1 7b47 	vneg.f64	d7, d7
 8009014:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800901c:	d423      	bmi.n	8009066 <_dtoa_r+0x3fe>
 800901e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009022:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009024:	2a00      	cmp	r2, #0
 8009026:	f2c0 8129 	blt.w	800927c <_dtoa_r+0x614>
 800902a:	f1b8 0f0e 	cmp.w	r8, #14
 800902e:	f300 8125 	bgt.w	800927c <_dtoa_r+0x614>
 8009032:	4b90      	ldr	r3, [pc, #576]	@ (8009274 <_dtoa_r+0x60c>)
 8009034:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009038:	ed93 6b00 	vldr	d6, [r3]
 800903c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800903e:	2b00      	cmp	r3, #0
 8009040:	f280 80c8 	bge.w	80091d4 <_dtoa_r+0x56c>
 8009044:	f1ba 0f00 	cmp.w	sl, #0
 8009048:	f300 80c4 	bgt.w	80091d4 <_dtoa_r+0x56c>
 800904c:	d10b      	bne.n	8009066 <_dtoa_r+0x3fe>
 800904e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009052:	ee26 6b07 	vmul.f64	d6, d6, d7
 8009056:	ed9d 7b02 	vldr	d7, [sp, #8]
 800905a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800905e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009062:	f2c0 823c 	blt.w	80094de <_dtoa_r+0x876>
 8009066:	2400      	movs	r4, #0
 8009068:	4625      	mov	r5, r4
 800906a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800906c:	43db      	mvns	r3, r3
 800906e:	9305      	str	r3, [sp, #20]
 8009070:	463e      	mov	r6, r7
 8009072:	f04f 0800 	mov.w	r8, #0
 8009076:	4621      	mov	r1, r4
 8009078:	4648      	mov	r0, r9
 800907a:	f000 fc93 	bl	80099a4 <_Bfree>
 800907e:	2d00      	cmp	r5, #0
 8009080:	f000 80a2 	beq.w	80091c8 <_dtoa_r+0x560>
 8009084:	f1b8 0f00 	cmp.w	r8, #0
 8009088:	d005      	beq.n	8009096 <_dtoa_r+0x42e>
 800908a:	45a8      	cmp	r8, r5
 800908c:	d003      	beq.n	8009096 <_dtoa_r+0x42e>
 800908e:	4641      	mov	r1, r8
 8009090:	4648      	mov	r0, r9
 8009092:	f000 fc87 	bl	80099a4 <_Bfree>
 8009096:	4629      	mov	r1, r5
 8009098:	4648      	mov	r0, r9
 800909a:	f000 fc83 	bl	80099a4 <_Bfree>
 800909e:	e093      	b.n	80091c8 <_dtoa_r+0x560>
 80090a0:	2202      	movs	r2, #2
 80090a2:	e76c      	b.n	8008f7e <_dtoa_r+0x316>
 80090a4:	07cc      	lsls	r4, r1, #31
 80090a6:	d504      	bpl.n	80090b2 <_dtoa_r+0x44a>
 80090a8:	ed90 6b00 	vldr	d6, [r0]
 80090ac:	3201      	adds	r2, #1
 80090ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80090b2:	1049      	asrs	r1, r1, #1
 80090b4:	3008      	adds	r0, #8
 80090b6:	e763      	b.n	8008f80 <_dtoa_r+0x318>
 80090b8:	d022      	beq.n	8009100 <_dtoa_r+0x498>
 80090ba:	f1c8 0100 	rsb	r1, r8, #0
 80090be:	4a6d      	ldr	r2, [pc, #436]	@ (8009274 <_dtoa_r+0x60c>)
 80090c0:	f001 000f 	and.w	r0, r1, #15
 80090c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80090c8:	ed92 7b00 	vldr	d7, [r2]
 80090cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80090d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80090d4:	4868      	ldr	r0, [pc, #416]	@ (8009278 <_dtoa_r+0x610>)
 80090d6:	1109      	asrs	r1, r1, #4
 80090d8:	2400      	movs	r4, #0
 80090da:	2202      	movs	r2, #2
 80090dc:	b929      	cbnz	r1, 80090ea <_dtoa_r+0x482>
 80090de:	2c00      	cmp	r4, #0
 80090e0:	f43f af57 	beq.w	8008f92 <_dtoa_r+0x32a>
 80090e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80090e8:	e753      	b.n	8008f92 <_dtoa_r+0x32a>
 80090ea:	07ce      	lsls	r6, r1, #31
 80090ec:	d505      	bpl.n	80090fa <_dtoa_r+0x492>
 80090ee:	ed90 6b00 	vldr	d6, [r0]
 80090f2:	3201      	adds	r2, #1
 80090f4:	2401      	movs	r4, #1
 80090f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80090fa:	1049      	asrs	r1, r1, #1
 80090fc:	3008      	adds	r0, #8
 80090fe:	e7ed      	b.n	80090dc <_dtoa_r+0x474>
 8009100:	2202      	movs	r2, #2
 8009102:	e746      	b.n	8008f92 <_dtoa_r+0x32a>
 8009104:	f8cd 8014 	str.w	r8, [sp, #20]
 8009108:	4654      	mov	r4, sl
 800910a:	e762      	b.n	8008fd2 <_dtoa_r+0x36a>
 800910c:	4a59      	ldr	r2, [pc, #356]	@ (8009274 <_dtoa_r+0x60c>)
 800910e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8009112:	ed12 4b02 	vldr	d4, [r2, #-8]
 8009116:	9a08      	ldr	r2, [sp, #32]
 8009118:	ec41 0b17 	vmov	d7, r0, r1
 800911c:	443c      	add	r4, r7
 800911e:	b34a      	cbz	r2, 8009174 <_dtoa_r+0x50c>
 8009120:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8009124:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8009128:	463e      	mov	r6, r7
 800912a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800912e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009132:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009136:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800913a:	ee14 2a90 	vmov	r2, s9
 800913e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009142:	3230      	adds	r2, #48	@ 0x30
 8009144:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009148:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800914c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009150:	f806 2b01 	strb.w	r2, [r6], #1
 8009154:	d438      	bmi.n	80091c8 <_dtoa_r+0x560>
 8009156:	ee32 5b46 	vsub.f64	d5, d2, d6
 800915a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800915e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009162:	d46e      	bmi.n	8009242 <_dtoa_r+0x5da>
 8009164:	42a6      	cmp	r6, r4
 8009166:	f43f af5a 	beq.w	800901e <_dtoa_r+0x3b6>
 800916a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800916e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009172:	e7e0      	b.n	8009136 <_dtoa_r+0x4ce>
 8009174:	4621      	mov	r1, r4
 8009176:	463e      	mov	r6, r7
 8009178:	ee27 7b04 	vmul.f64	d7, d7, d4
 800917c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8009180:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009184:	ee14 2a90 	vmov	r2, s9
 8009188:	3230      	adds	r2, #48	@ 0x30
 800918a:	f806 2b01 	strb.w	r2, [r6], #1
 800918e:	42a6      	cmp	r6, r4
 8009190:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009194:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009198:	d119      	bne.n	80091ce <_dtoa_r+0x566>
 800919a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800919e:	ee37 4b05 	vadd.f64	d4, d7, d5
 80091a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80091a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091aa:	dc4a      	bgt.n	8009242 <_dtoa_r+0x5da>
 80091ac:	ee35 5b47 	vsub.f64	d5, d5, d7
 80091b0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80091b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091b8:	f57f af31 	bpl.w	800901e <_dtoa_r+0x3b6>
 80091bc:	460e      	mov	r6, r1
 80091be:	3901      	subs	r1, #1
 80091c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80091c4:	2b30      	cmp	r3, #48	@ 0x30
 80091c6:	d0f9      	beq.n	80091bc <_dtoa_r+0x554>
 80091c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80091cc:	e027      	b.n	800921e <_dtoa_r+0x5b6>
 80091ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 80091d2:	e7d5      	b.n	8009180 <_dtoa_r+0x518>
 80091d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80091d8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80091dc:	463e      	mov	r6, r7
 80091de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80091e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80091e6:	ee15 3a10 	vmov	r3, s10
 80091ea:	3330      	adds	r3, #48	@ 0x30
 80091ec:	f806 3b01 	strb.w	r3, [r6], #1
 80091f0:	1bf3      	subs	r3, r6, r7
 80091f2:	459a      	cmp	sl, r3
 80091f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80091f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80091fc:	d132      	bne.n	8009264 <_dtoa_r+0x5fc>
 80091fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8009202:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8009206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800920a:	dc18      	bgt.n	800923e <_dtoa_r+0x5d6>
 800920c:	eeb4 7b46 	vcmp.f64	d7, d6
 8009210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009214:	d103      	bne.n	800921e <_dtoa_r+0x5b6>
 8009216:	ee15 3a10 	vmov	r3, s10
 800921a:	07db      	lsls	r3, r3, #31
 800921c:	d40f      	bmi.n	800923e <_dtoa_r+0x5d6>
 800921e:	9901      	ldr	r1, [sp, #4]
 8009220:	4648      	mov	r0, r9
 8009222:	f000 fbbf 	bl	80099a4 <_Bfree>
 8009226:	2300      	movs	r3, #0
 8009228:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800922a:	7033      	strb	r3, [r6, #0]
 800922c:	f108 0301 	add.w	r3, r8, #1
 8009230:	6013      	str	r3, [r2, #0]
 8009232:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009234:	2b00      	cmp	r3, #0
 8009236:	f000 824b 	beq.w	80096d0 <_dtoa_r+0xa68>
 800923a:	601e      	str	r6, [r3, #0]
 800923c:	e248      	b.n	80096d0 <_dtoa_r+0xa68>
 800923e:	f8cd 8014 	str.w	r8, [sp, #20]
 8009242:	4633      	mov	r3, r6
 8009244:	461e      	mov	r6, r3
 8009246:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800924a:	2a39      	cmp	r2, #57	@ 0x39
 800924c:	d106      	bne.n	800925c <_dtoa_r+0x5f4>
 800924e:	429f      	cmp	r7, r3
 8009250:	d1f8      	bne.n	8009244 <_dtoa_r+0x5dc>
 8009252:	9a05      	ldr	r2, [sp, #20]
 8009254:	3201      	adds	r2, #1
 8009256:	9205      	str	r2, [sp, #20]
 8009258:	2230      	movs	r2, #48	@ 0x30
 800925a:	703a      	strb	r2, [r7, #0]
 800925c:	781a      	ldrb	r2, [r3, #0]
 800925e:	3201      	adds	r2, #1
 8009260:	701a      	strb	r2, [r3, #0]
 8009262:	e7b1      	b.n	80091c8 <_dtoa_r+0x560>
 8009264:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009268:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800926c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009270:	d1b5      	bne.n	80091de <_dtoa_r+0x576>
 8009272:	e7d4      	b.n	800921e <_dtoa_r+0x5b6>
 8009274:	0800c318 	.word	0x0800c318
 8009278:	0800c2f0 	.word	0x0800c2f0
 800927c:	9908      	ldr	r1, [sp, #32]
 800927e:	2900      	cmp	r1, #0
 8009280:	f000 80e9 	beq.w	8009456 <_dtoa_r+0x7ee>
 8009284:	9907      	ldr	r1, [sp, #28]
 8009286:	2901      	cmp	r1, #1
 8009288:	f300 80cb 	bgt.w	8009422 <_dtoa_r+0x7ba>
 800928c:	2d00      	cmp	r5, #0
 800928e:	f000 80c4 	beq.w	800941a <_dtoa_r+0x7b2>
 8009292:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009296:	9e04      	ldr	r6, [sp, #16]
 8009298:	461c      	mov	r4, r3
 800929a:	9305      	str	r3, [sp, #20]
 800929c:	9b04      	ldr	r3, [sp, #16]
 800929e:	4413      	add	r3, r2
 80092a0:	9304      	str	r3, [sp, #16]
 80092a2:	9b06      	ldr	r3, [sp, #24]
 80092a4:	2101      	movs	r1, #1
 80092a6:	4413      	add	r3, r2
 80092a8:	4648      	mov	r0, r9
 80092aa:	9306      	str	r3, [sp, #24]
 80092ac:	f000 fc78 	bl	8009ba0 <__i2b>
 80092b0:	9b05      	ldr	r3, [sp, #20]
 80092b2:	4605      	mov	r5, r0
 80092b4:	b166      	cbz	r6, 80092d0 <_dtoa_r+0x668>
 80092b6:	9a06      	ldr	r2, [sp, #24]
 80092b8:	2a00      	cmp	r2, #0
 80092ba:	dd09      	ble.n	80092d0 <_dtoa_r+0x668>
 80092bc:	42b2      	cmp	r2, r6
 80092be:	9904      	ldr	r1, [sp, #16]
 80092c0:	bfa8      	it	ge
 80092c2:	4632      	movge	r2, r6
 80092c4:	1a89      	subs	r1, r1, r2
 80092c6:	9104      	str	r1, [sp, #16]
 80092c8:	9906      	ldr	r1, [sp, #24]
 80092ca:	1ab6      	subs	r6, r6, r2
 80092cc:	1a8a      	subs	r2, r1, r2
 80092ce:	9206      	str	r2, [sp, #24]
 80092d0:	b30b      	cbz	r3, 8009316 <_dtoa_r+0x6ae>
 80092d2:	9a08      	ldr	r2, [sp, #32]
 80092d4:	2a00      	cmp	r2, #0
 80092d6:	f000 80c5 	beq.w	8009464 <_dtoa_r+0x7fc>
 80092da:	2c00      	cmp	r4, #0
 80092dc:	f000 80bf 	beq.w	800945e <_dtoa_r+0x7f6>
 80092e0:	4629      	mov	r1, r5
 80092e2:	4622      	mov	r2, r4
 80092e4:	4648      	mov	r0, r9
 80092e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80092e8:	f000 fd12 	bl	8009d10 <__pow5mult>
 80092ec:	9a01      	ldr	r2, [sp, #4]
 80092ee:	4601      	mov	r1, r0
 80092f0:	4605      	mov	r5, r0
 80092f2:	4648      	mov	r0, r9
 80092f4:	f000 fc6a 	bl	8009bcc <__multiply>
 80092f8:	9901      	ldr	r1, [sp, #4]
 80092fa:	9005      	str	r0, [sp, #20]
 80092fc:	4648      	mov	r0, r9
 80092fe:	f000 fb51 	bl	80099a4 <_Bfree>
 8009302:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009304:	1b1b      	subs	r3, r3, r4
 8009306:	f000 80b0 	beq.w	800946a <_dtoa_r+0x802>
 800930a:	9905      	ldr	r1, [sp, #20]
 800930c:	461a      	mov	r2, r3
 800930e:	4648      	mov	r0, r9
 8009310:	f000 fcfe 	bl	8009d10 <__pow5mult>
 8009314:	9001      	str	r0, [sp, #4]
 8009316:	2101      	movs	r1, #1
 8009318:	4648      	mov	r0, r9
 800931a:	f000 fc41 	bl	8009ba0 <__i2b>
 800931e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009320:	4604      	mov	r4, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	f000 81da 	beq.w	80096dc <_dtoa_r+0xa74>
 8009328:	461a      	mov	r2, r3
 800932a:	4601      	mov	r1, r0
 800932c:	4648      	mov	r0, r9
 800932e:	f000 fcef 	bl	8009d10 <__pow5mult>
 8009332:	9b07      	ldr	r3, [sp, #28]
 8009334:	2b01      	cmp	r3, #1
 8009336:	4604      	mov	r4, r0
 8009338:	f300 80a0 	bgt.w	800947c <_dtoa_r+0x814>
 800933c:	9b02      	ldr	r3, [sp, #8]
 800933e:	2b00      	cmp	r3, #0
 8009340:	f040 8096 	bne.w	8009470 <_dtoa_r+0x808>
 8009344:	9b03      	ldr	r3, [sp, #12]
 8009346:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800934a:	2a00      	cmp	r2, #0
 800934c:	f040 8092 	bne.w	8009474 <_dtoa_r+0x80c>
 8009350:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009354:	0d12      	lsrs	r2, r2, #20
 8009356:	0512      	lsls	r2, r2, #20
 8009358:	2a00      	cmp	r2, #0
 800935a:	f000 808d 	beq.w	8009478 <_dtoa_r+0x810>
 800935e:	9b04      	ldr	r3, [sp, #16]
 8009360:	3301      	adds	r3, #1
 8009362:	9304      	str	r3, [sp, #16]
 8009364:	9b06      	ldr	r3, [sp, #24]
 8009366:	3301      	adds	r3, #1
 8009368:	9306      	str	r3, [sp, #24]
 800936a:	2301      	movs	r3, #1
 800936c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800936e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009370:	2b00      	cmp	r3, #0
 8009372:	f000 81b9 	beq.w	80096e8 <_dtoa_r+0xa80>
 8009376:	6922      	ldr	r2, [r4, #16]
 8009378:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800937c:	6910      	ldr	r0, [r2, #16]
 800937e:	f000 fbc3 	bl	8009b08 <__hi0bits>
 8009382:	f1c0 0020 	rsb	r0, r0, #32
 8009386:	9b06      	ldr	r3, [sp, #24]
 8009388:	4418      	add	r0, r3
 800938a:	f010 001f 	ands.w	r0, r0, #31
 800938e:	f000 8081 	beq.w	8009494 <_dtoa_r+0x82c>
 8009392:	f1c0 0220 	rsb	r2, r0, #32
 8009396:	2a04      	cmp	r2, #4
 8009398:	dd73      	ble.n	8009482 <_dtoa_r+0x81a>
 800939a:	9b04      	ldr	r3, [sp, #16]
 800939c:	f1c0 001c 	rsb	r0, r0, #28
 80093a0:	4403      	add	r3, r0
 80093a2:	9304      	str	r3, [sp, #16]
 80093a4:	9b06      	ldr	r3, [sp, #24]
 80093a6:	4406      	add	r6, r0
 80093a8:	4403      	add	r3, r0
 80093aa:	9306      	str	r3, [sp, #24]
 80093ac:	9b04      	ldr	r3, [sp, #16]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	dd05      	ble.n	80093be <_dtoa_r+0x756>
 80093b2:	9901      	ldr	r1, [sp, #4]
 80093b4:	461a      	mov	r2, r3
 80093b6:	4648      	mov	r0, r9
 80093b8:	f000 fd04 	bl	8009dc4 <__lshift>
 80093bc:	9001      	str	r0, [sp, #4]
 80093be:	9b06      	ldr	r3, [sp, #24]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	dd05      	ble.n	80093d0 <_dtoa_r+0x768>
 80093c4:	4621      	mov	r1, r4
 80093c6:	461a      	mov	r2, r3
 80093c8:	4648      	mov	r0, r9
 80093ca:	f000 fcfb 	bl	8009dc4 <__lshift>
 80093ce:	4604      	mov	r4, r0
 80093d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d060      	beq.n	8009498 <_dtoa_r+0x830>
 80093d6:	9801      	ldr	r0, [sp, #4]
 80093d8:	4621      	mov	r1, r4
 80093da:	f000 fd5f 	bl	8009e9c <__mcmp>
 80093de:	2800      	cmp	r0, #0
 80093e0:	da5a      	bge.n	8009498 <_dtoa_r+0x830>
 80093e2:	f108 33ff 	add.w	r3, r8, #4294967295
 80093e6:	9305      	str	r3, [sp, #20]
 80093e8:	9901      	ldr	r1, [sp, #4]
 80093ea:	2300      	movs	r3, #0
 80093ec:	220a      	movs	r2, #10
 80093ee:	4648      	mov	r0, r9
 80093f0:	f000 fafa 	bl	80099e8 <__multadd>
 80093f4:	9b08      	ldr	r3, [sp, #32]
 80093f6:	9001      	str	r0, [sp, #4]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	f000 8177 	beq.w	80096ec <_dtoa_r+0xa84>
 80093fe:	4629      	mov	r1, r5
 8009400:	2300      	movs	r3, #0
 8009402:	220a      	movs	r2, #10
 8009404:	4648      	mov	r0, r9
 8009406:	f000 faef 	bl	80099e8 <__multadd>
 800940a:	f1bb 0f00 	cmp.w	fp, #0
 800940e:	4605      	mov	r5, r0
 8009410:	dc6e      	bgt.n	80094f0 <_dtoa_r+0x888>
 8009412:	9b07      	ldr	r3, [sp, #28]
 8009414:	2b02      	cmp	r3, #2
 8009416:	dc48      	bgt.n	80094aa <_dtoa_r+0x842>
 8009418:	e06a      	b.n	80094f0 <_dtoa_r+0x888>
 800941a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800941c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009420:	e739      	b.n	8009296 <_dtoa_r+0x62e>
 8009422:	f10a 34ff 	add.w	r4, sl, #4294967295
 8009426:	42a3      	cmp	r3, r4
 8009428:	db07      	blt.n	800943a <_dtoa_r+0x7d2>
 800942a:	f1ba 0f00 	cmp.w	sl, #0
 800942e:	eba3 0404 	sub.w	r4, r3, r4
 8009432:	db0b      	blt.n	800944c <_dtoa_r+0x7e4>
 8009434:	9e04      	ldr	r6, [sp, #16]
 8009436:	4652      	mov	r2, sl
 8009438:	e72f      	b.n	800929a <_dtoa_r+0x632>
 800943a:	1ae2      	subs	r2, r4, r3
 800943c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800943e:	9e04      	ldr	r6, [sp, #16]
 8009440:	4413      	add	r3, r2
 8009442:	930a      	str	r3, [sp, #40]	@ 0x28
 8009444:	4652      	mov	r2, sl
 8009446:	4623      	mov	r3, r4
 8009448:	2400      	movs	r4, #0
 800944a:	e726      	b.n	800929a <_dtoa_r+0x632>
 800944c:	9a04      	ldr	r2, [sp, #16]
 800944e:	eba2 060a 	sub.w	r6, r2, sl
 8009452:	2200      	movs	r2, #0
 8009454:	e721      	b.n	800929a <_dtoa_r+0x632>
 8009456:	9e04      	ldr	r6, [sp, #16]
 8009458:	9d08      	ldr	r5, [sp, #32]
 800945a:	461c      	mov	r4, r3
 800945c:	e72a      	b.n	80092b4 <_dtoa_r+0x64c>
 800945e:	9a01      	ldr	r2, [sp, #4]
 8009460:	9205      	str	r2, [sp, #20]
 8009462:	e752      	b.n	800930a <_dtoa_r+0x6a2>
 8009464:	9901      	ldr	r1, [sp, #4]
 8009466:	461a      	mov	r2, r3
 8009468:	e751      	b.n	800930e <_dtoa_r+0x6a6>
 800946a:	9b05      	ldr	r3, [sp, #20]
 800946c:	9301      	str	r3, [sp, #4]
 800946e:	e752      	b.n	8009316 <_dtoa_r+0x6ae>
 8009470:	2300      	movs	r3, #0
 8009472:	e77b      	b.n	800936c <_dtoa_r+0x704>
 8009474:	9b02      	ldr	r3, [sp, #8]
 8009476:	e779      	b.n	800936c <_dtoa_r+0x704>
 8009478:	920b      	str	r2, [sp, #44]	@ 0x2c
 800947a:	e778      	b.n	800936e <_dtoa_r+0x706>
 800947c:	2300      	movs	r3, #0
 800947e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009480:	e779      	b.n	8009376 <_dtoa_r+0x70e>
 8009482:	d093      	beq.n	80093ac <_dtoa_r+0x744>
 8009484:	9b04      	ldr	r3, [sp, #16]
 8009486:	321c      	adds	r2, #28
 8009488:	4413      	add	r3, r2
 800948a:	9304      	str	r3, [sp, #16]
 800948c:	9b06      	ldr	r3, [sp, #24]
 800948e:	4416      	add	r6, r2
 8009490:	4413      	add	r3, r2
 8009492:	e78a      	b.n	80093aa <_dtoa_r+0x742>
 8009494:	4602      	mov	r2, r0
 8009496:	e7f5      	b.n	8009484 <_dtoa_r+0x81c>
 8009498:	f1ba 0f00 	cmp.w	sl, #0
 800949c:	f8cd 8014 	str.w	r8, [sp, #20]
 80094a0:	46d3      	mov	fp, sl
 80094a2:	dc21      	bgt.n	80094e8 <_dtoa_r+0x880>
 80094a4:	9b07      	ldr	r3, [sp, #28]
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	dd1e      	ble.n	80094e8 <_dtoa_r+0x880>
 80094aa:	f1bb 0f00 	cmp.w	fp, #0
 80094ae:	f47f addc 	bne.w	800906a <_dtoa_r+0x402>
 80094b2:	4621      	mov	r1, r4
 80094b4:	465b      	mov	r3, fp
 80094b6:	2205      	movs	r2, #5
 80094b8:	4648      	mov	r0, r9
 80094ba:	f000 fa95 	bl	80099e8 <__multadd>
 80094be:	4601      	mov	r1, r0
 80094c0:	4604      	mov	r4, r0
 80094c2:	9801      	ldr	r0, [sp, #4]
 80094c4:	f000 fcea 	bl	8009e9c <__mcmp>
 80094c8:	2800      	cmp	r0, #0
 80094ca:	f77f adce 	ble.w	800906a <_dtoa_r+0x402>
 80094ce:	463e      	mov	r6, r7
 80094d0:	2331      	movs	r3, #49	@ 0x31
 80094d2:	f806 3b01 	strb.w	r3, [r6], #1
 80094d6:	9b05      	ldr	r3, [sp, #20]
 80094d8:	3301      	adds	r3, #1
 80094da:	9305      	str	r3, [sp, #20]
 80094dc:	e5c9      	b.n	8009072 <_dtoa_r+0x40a>
 80094de:	f8cd 8014 	str.w	r8, [sp, #20]
 80094e2:	4654      	mov	r4, sl
 80094e4:	4625      	mov	r5, r4
 80094e6:	e7f2      	b.n	80094ce <_dtoa_r+0x866>
 80094e8:	9b08      	ldr	r3, [sp, #32]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	f000 8102 	beq.w	80096f4 <_dtoa_r+0xa8c>
 80094f0:	2e00      	cmp	r6, #0
 80094f2:	dd05      	ble.n	8009500 <_dtoa_r+0x898>
 80094f4:	4629      	mov	r1, r5
 80094f6:	4632      	mov	r2, r6
 80094f8:	4648      	mov	r0, r9
 80094fa:	f000 fc63 	bl	8009dc4 <__lshift>
 80094fe:	4605      	mov	r5, r0
 8009500:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009502:	2b00      	cmp	r3, #0
 8009504:	d058      	beq.n	80095b8 <_dtoa_r+0x950>
 8009506:	6869      	ldr	r1, [r5, #4]
 8009508:	4648      	mov	r0, r9
 800950a:	f000 fa0b 	bl	8009924 <_Balloc>
 800950e:	4606      	mov	r6, r0
 8009510:	b928      	cbnz	r0, 800951e <_dtoa_r+0x8b6>
 8009512:	4b82      	ldr	r3, [pc, #520]	@ (800971c <_dtoa_r+0xab4>)
 8009514:	4602      	mov	r2, r0
 8009516:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800951a:	f7ff bbbe 	b.w	8008c9a <_dtoa_r+0x32>
 800951e:	692a      	ldr	r2, [r5, #16]
 8009520:	3202      	adds	r2, #2
 8009522:	0092      	lsls	r2, r2, #2
 8009524:	f105 010c 	add.w	r1, r5, #12
 8009528:	300c      	adds	r0, #12
 800952a:	f001 ff19 	bl	800b360 <memcpy>
 800952e:	2201      	movs	r2, #1
 8009530:	4631      	mov	r1, r6
 8009532:	4648      	mov	r0, r9
 8009534:	f000 fc46 	bl	8009dc4 <__lshift>
 8009538:	1c7b      	adds	r3, r7, #1
 800953a:	9304      	str	r3, [sp, #16]
 800953c:	eb07 030b 	add.w	r3, r7, fp
 8009540:	9309      	str	r3, [sp, #36]	@ 0x24
 8009542:	9b02      	ldr	r3, [sp, #8]
 8009544:	f003 0301 	and.w	r3, r3, #1
 8009548:	46a8      	mov	r8, r5
 800954a:	9308      	str	r3, [sp, #32]
 800954c:	4605      	mov	r5, r0
 800954e:	9b04      	ldr	r3, [sp, #16]
 8009550:	9801      	ldr	r0, [sp, #4]
 8009552:	4621      	mov	r1, r4
 8009554:	f103 3bff 	add.w	fp, r3, #4294967295
 8009558:	f7ff fafc 	bl	8008b54 <quorem>
 800955c:	4641      	mov	r1, r8
 800955e:	9002      	str	r0, [sp, #8]
 8009560:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009564:	9801      	ldr	r0, [sp, #4]
 8009566:	f000 fc99 	bl	8009e9c <__mcmp>
 800956a:	462a      	mov	r2, r5
 800956c:	9006      	str	r0, [sp, #24]
 800956e:	4621      	mov	r1, r4
 8009570:	4648      	mov	r0, r9
 8009572:	f000 fcaf 	bl	8009ed4 <__mdiff>
 8009576:	68c2      	ldr	r2, [r0, #12]
 8009578:	4606      	mov	r6, r0
 800957a:	b9fa      	cbnz	r2, 80095bc <_dtoa_r+0x954>
 800957c:	4601      	mov	r1, r0
 800957e:	9801      	ldr	r0, [sp, #4]
 8009580:	f000 fc8c 	bl	8009e9c <__mcmp>
 8009584:	4602      	mov	r2, r0
 8009586:	4631      	mov	r1, r6
 8009588:	4648      	mov	r0, r9
 800958a:	920a      	str	r2, [sp, #40]	@ 0x28
 800958c:	f000 fa0a 	bl	80099a4 <_Bfree>
 8009590:	9b07      	ldr	r3, [sp, #28]
 8009592:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009594:	9e04      	ldr	r6, [sp, #16]
 8009596:	ea42 0103 	orr.w	r1, r2, r3
 800959a:	9b08      	ldr	r3, [sp, #32]
 800959c:	4319      	orrs	r1, r3
 800959e:	d10f      	bne.n	80095c0 <_dtoa_r+0x958>
 80095a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80095a4:	d028      	beq.n	80095f8 <_dtoa_r+0x990>
 80095a6:	9b06      	ldr	r3, [sp, #24]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	dd02      	ble.n	80095b2 <_dtoa_r+0x94a>
 80095ac:	9b02      	ldr	r3, [sp, #8]
 80095ae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80095b2:	f88b a000 	strb.w	sl, [fp]
 80095b6:	e55e      	b.n	8009076 <_dtoa_r+0x40e>
 80095b8:	4628      	mov	r0, r5
 80095ba:	e7bd      	b.n	8009538 <_dtoa_r+0x8d0>
 80095bc:	2201      	movs	r2, #1
 80095be:	e7e2      	b.n	8009586 <_dtoa_r+0x91e>
 80095c0:	9b06      	ldr	r3, [sp, #24]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	db04      	blt.n	80095d0 <_dtoa_r+0x968>
 80095c6:	9907      	ldr	r1, [sp, #28]
 80095c8:	430b      	orrs	r3, r1
 80095ca:	9908      	ldr	r1, [sp, #32]
 80095cc:	430b      	orrs	r3, r1
 80095ce:	d120      	bne.n	8009612 <_dtoa_r+0x9aa>
 80095d0:	2a00      	cmp	r2, #0
 80095d2:	ddee      	ble.n	80095b2 <_dtoa_r+0x94a>
 80095d4:	9901      	ldr	r1, [sp, #4]
 80095d6:	2201      	movs	r2, #1
 80095d8:	4648      	mov	r0, r9
 80095da:	f000 fbf3 	bl	8009dc4 <__lshift>
 80095de:	4621      	mov	r1, r4
 80095e0:	9001      	str	r0, [sp, #4]
 80095e2:	f000 fc5b 	bl	8009e9c <__mcmp>
 80095e6:	2800      	cmp	r0, #0
 80095e8:	dc03      	bgt.n	80095f2 <_dtoa_r+0x98a>
 80095ea:	d1e2      	bne.n	80095b2 <_dtoa_r+0x94a>
 80095ec:	f01a 0f01 	tst.w	sl, #1
 80095f0:	d0df      	beq.n	80095b2 <_dtoa_r+0x94a>
 80095f2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80095f6:	d1d9      	bne.n	80095ac <_dtoa_r+0x944>
 80095f8:	2339      	movs	r3, #57	@ 0x39
 80095fa:	f88b 3000 	strb.w	r3, [fp]
 80095fe:	4633      	mov	r3, r6
 8009600:	461e      	mov	r6, r3
 8009602:	3b01      	subs	r3, #1
 8009604:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009608:	2a39      	cmp	r2, #57	@ 0x39
 800960a:	d052      	beq.n	80096b2 <_dtoa_r+0xa4a>
 800960c:	3201      	adds	r2, #1
 800960e:	701a      	strb	r2, [r3, #0]
 8009610:	e531      	b.n	8009076 <_dtoa_r+0x40e>
 8009612:	2a00      	cmp	r2, #0
 8009614:	dd07      	ble.n	8009626 <_dtoa_r+0x9be>
 8009616:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800961a:	d0ed      	beq.n	80095f8 <_dtoa_r+0x990>
 800961c:	f10a 0301 	add.w	r3, sl, #1
 8009620:	f88b 3000 	strb.w	r3, [fp]
 8009624:	e527      	b.n	8009076 <_dtoa_r+0x40e>
 8009626:	9b04      	ldr	r3, [sp, #16]
 8009628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800962a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800962e:	4293      	cmp	r3, r2
 8009630:	d029      	beq.n	8009686 <_dtoa_r+0xa1e>
 8009632:	9901      	ldr	r1, [sp, #4]
 8009634:	2300      	movs	r3, #0
 8009636:	220a      	movs	r2, #10
 8009638:	4648      	mov	r0, r9
 800963a:	f000 f9d5 	bl	80099e8 <__multadd>
 800963e:	45a8      	cmp	r8, r5
 8009640:	9001      	str	r0, [sp, #4]
 8009642:	f04f 0300 	mov.w	r3, #0
 8009646:	f04f 020a 	mov.w	r2, #10
 800964a:	4641      	mov	r1, r8
 800964c:	4648      	mov	r0, r9
 800964e:	d107      	bne.n	8009660 <_dtoa_r+0x9f8>
 8009650:	f000 f9ca 	bl	80099e8 <__multadd>
 8009654:	4680      	mov	r8, r0
 8009656:	4605      	mov	r5, r0
 8009658:	9b04      	ldr	r3, [sp, #16]
 800965a:	3301      	adds	r3, #1
 800965c:	9304      	str	r3, [sp, #16]
 800965e:	e776      	b.n	800954e <_dtoa_r+0x8e6>
 8009660:	f000 f9c2 	bl	80099e8 <__multadd>
 8009664:	4629      	mov	r1, r5
 8009666:	4680      	mov	r8, r0
 8009668:	2300      	movs	r3, #0
 800966a:	220a      	movs	r2, #10
 800966c:	4648      	mov	r0, r9
 800966e:	f000 f9bb 	bl	80099e8 <__multadd>
 8009672:	4605      	mov	r5, r0
 8009674:	e7f0      	b.n	8009658 <_dtoa_r+0x9f0>
 8009676:	f1bb 0f00 	cmp.w	fp, #0
 800967a:	bfcc      	ite	gt
 800967c:	465e      	movgt	r6, fp
 800967e:	2601      	movle	r6, #1
 8009680:	443e      	add	r6, r7
 8009682:	f04f 0800 	mov.w	r8, #0
 8009686:	9901      	ldr	r1, [sp, #4]
 8009688:	2201      	movs	r2, #1
 800968a:	4648      	mov	r0, r9
 800968c:	f000 fb9a 	bl	8009dc4 <__lshift>
 8009690:	4621      	mov	r1, r4
 8009692:	9001      	str	r0, [sp, #4]
 8009694:	f000 fc02 	bl	8009e9c <__mcmp>
 8009698:	2800      	cmp	r0, #0
 800969a:	dcb0      	bgt.n	80095fe <_dtoa_r+0x996>
 800969c:	d102      	bne.n	80096a4 <_dtoa_r+0xa3c>
 800969e:	f01a 0f01 	tst.w	sl, #1
 80096a2:	d1ac      	bne.n	80095fe <_dtoa_r+0x996>
 80096a4:	4633      	mov	r3, r6
 80096a6:	461e      	mov	r6, r3
 80096a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096ac:	2a30      	cmp	r2, #48	@ 0x30
 80096ae:	d0fa      	beq.n	80096a6 <_dtoa_r+0xa3e>
 80096b0:	e4e1      	b.n	8009076 <_dtoa_r+0x40e>
 80096b2:	429f      	cmp	r7, r3
 80096b4:	d1a4      	bne.n	8009600 <_dtoa_r+0x998>
 80096b6:	9b05      	ldr	r3, [sp, #20]
 80096b8:	3301      	adds	r3, #1
 80096ba:	9305      	str	r3, [sp, #20]
 80096bc:	2331      	movs	r3, #49	@ 0x31
 80096be:	703b      	strb	r3, [r7, #0]
 80096c0:	e4d9      	b.n	8009076 <_dtoa_r+0x40e>
 80096c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80096c4:	4f16      	ldr	r7, [pc, #88]	@ (8009720 <_dtoa_r+0xab8>)
 80096c6:	b11b      	cbz	r3, 80096d0 <_dtoa_r+0xa68>
 80096c8:	f107 0308 	add.w	r3, r7, #8
 80096cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80096ce:	6013      	str	r3, [r2, #0]
 80096d0:	4638      	mov	r0, r7
 80096d2:	b011      	add	sp, #68	@ 0x44
 80096d4:	ecbd 8b02 	vpop	{d8}
 80096d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096dc:	9b07      	ldr	r3, [sp, #28]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	f77f ae2c 	ble.w	800933c <_dtoa_r+0x6d4>
 80096e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80096e8:	2001      	movs	r0, #1
 80096ea:	e64c      	b.n	8009386 <_dtoa_r+0x71e>
 80096ec:	f1bb 0f00 	cmp.w	fp, #0
 80096f0:	f77f aed8 	ble.w	80094a4 <_dtoa_r+0x83c>
 80096f4:	463e      	mov	r6, r7
 80096f6:	9801      	ldr	r0, [sp, #4]
 80096f8:	4621      	mov	r1, r4
 80096fa:	f7ff fa2b 	bl	8008b54 <quorem>
 80096fe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009702:	f806 ab01 	strb.w	sl, [r6], #1
 8009706:	1bf2      	subs	r2, r6, r7
 8009708:	4593      	cmp	fp, r2
 800970a:	ddb4      	ble.n	8009676 <_dtoa_r+0xa0e>
 800970c:	9901      	ldr	r1, [sp, #4]
 800970e:	2300      	movs	r3, #0
 8009710:	220a      	movs	r2, #10
 8009712:	4648      	mov	r0, r9
 8009714:	f000 f968 	bl	80099e8 <__multadd>
 8009718:	9001      	str	r0, [sp, #4]
 800971a:	e7ec      	b.n	80096f6 <_dtoa_r+0xa8e>
 800971c:	0800c1c1 	.word	0x0800c1c1
 8009720:	0800c145 	.word	0x0800c145

08009724 <_free_r>:
 8009724:	b538      	push	{r3, r4, r5, lr}
 8009726:	4605      	mov	r5, r0
 8009728:	2900      	cmp	r1, #0
 800972a:	d041      	beq.n	80097b0 <_free_r+0x8c>
 800972c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009730:	1f0c      	subs	r4, r1, #4
 8009732:	2b00      	cmp	r3, #0
 8009734:	bfb8      	it	lt
 8009736:	18e4      	addlt	r4, r4, r3
 8009738:	f000 f8e8 	bl	800990c <__malloc_lock>
 800973c:	4a1d      	ldr	r2, [pc, #116]	@ (80097b4 <_free_r+0x90>)
 800973e:	6813      	ldr	r3, [r2, #0]
 8009740:	b933      	cbnz	r3, 8009750 <_free_r+0x2c>
 8009742:	6063      	str	r3, [r4, #4]
 8009744:	6014      	str	r4, [r2, #0]
 8009746:	4628      	mov	r0, r5
 8009748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800974c:	f000 b8e4 	b.w	8009918 <__malloc_unlock>
 8009750:	42a3      	cmp	r3, r4
 8009752:	d908      	bls.n	8009766 <_free_r+0x42>
 8009754:	6820      	ldr	r0, [r4, #0]
 8009756:	1821      	adds	r1, r4, r0
 8009758:	428b      	cmp	r3, r1
 800975a:	bf01      	itttt	eq
 800975c:	6819      	ldreq	r1, [r3, #0]
 800975e:	685b      	ldreq	r3, [r3, #4]
 8009760:	1809      	addeq	r1, r1, r0
 8009762:	6021      	streq	r1, [r4, #0]
 8009764:	e7ed      	b.n	8009742 <_free_r+0x1e>
 8009766:	461a      	mov	r2, r3
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	b10b      	cbz	r3, 8009770 <_free_r+0x4c>
 800976c:	42a3      	cmp	r3, r4
 800976e:	d9fa      	bls.n	8009766 <_free_r+0x42>
 8009770:	6811      	ldr	r1, [r2, #0]
 8009772:	1850      	adds	r0, r2, r1
 8009774:	42a0      	cmp	r0, r4
 8009776:	d10b      	bne.n	8009790 <_free_r+0x6c>
 8009778:	6820      	ldr	r0, [r4, #0]
 800977a:	4401      	add	r1, r0
 800977c:	1850      	adds	r0, r2, r1
 800977e:	4283      	cmp	r3, r0
 8009780:	6011      	str	r1, [r2, #0]
 8009782:	d1e0      	bne.n	8009746 <_free_r+0x22>
 8009784:	6818      	ldr	r0, [r3, #0]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	6053      	str	r3, [r2, #4]
 800978a:	4408      	add	r0, r1
 800978c:	6010      	str	r0, [r2, #0]
 800978e:	e7da      	b.n	8009746 <_free_r+0x22>
 8009790:	d902      	bls.n	8009798 <_free_r+0x74>
 8009792:	230c      	movs	r3, #12
 8009794:	602b      	str	r3, [r5, #0]
 8009796:	e7d6      	b.n	8009746 <_free_r+0x22>
 8009798:	6820      	ldr	r0, [r4, #0]
 800979a:	1821      	adds	r1, r4, r0
 800979c:	428b      	cmp	r3, r1
 800979e:	bf04      	itt	eq
 80097a0:	6819      	ldreq	r1, [r3, #0]
 80097a2:	685b      	ldreq	r3, [r3, #4]
 80097a4:	6063      	str	r3, [r4, #4]
 80097a6:	bf04      	itt	eq
 80097a8:	1809      	addeq	r1, r1, r0
 80097aa:	6021      	streq	r1, [r4, #0]
 80097ac:	6054      	str	r4, [r2, #4]
 80097ae:	e7ca      	b.n	8009746 <_free_r+0x22>
 80097b0:	bd38      	pop	{r3, r4, r5, pc}
 80097b2:	bf00      	nop
 80097b4:	240004fc 	.word	0x240004fc

080097b8 <malloc>:
 80097b8:	4b02      	ldr	r3, [pc, #8]	@ (80097c4 <malloc+0xc>)
 80097ba:	4601      	mov	r1, r0
 80097bc:	6818      	ldr	r0, [r3, #0]
 80097be:	f000 b825 	b.w	800980c <_malloc_r>
 80097c2:	bf00      	nop
 80097c4:	2400001c 	.word	0x2400001c

080097c8 <sbrk_aligned>:
 80097c8:	b570      	push	{r4, r5, r6, lr}
 80097ca:	4e0f      	ldr	r6, [pc, #60]	@ (8009808 <sbrk_aligned+0x40>)
 80097cc:	460c      	mov	r4, r1
 80097ce:	6831      	ldr	r1, [r6, #0]
 80097d0:	4605      	mov	r5, r0
 80097d2:	b911      	cbnz	r1, 80097da <sbrk_aligned+0x12>
 80097d4:	f001 fdb4 	bl	800b340 <_sbrk_r>
 80097d8:	6030      	str	r0, [r6, #0]
 80097da:	4621      	mov	r1, r4
 80097dc:	4628      	mov	r0, r5
 80097de:	f001 fdaf 	bl	800b340 <_sbrk_r>
 80097e2:	1c43      	adds	r3, r0, #1
 80097e4:	d103      	bne.n	80097ee <sbrk_aligned+0x26>
 80097e6:	f04f 34ff 	mov.w	r4, #4294967295
 80097ea:	4620      	mov	r0, r4
 80097ec:	bd70      	pop	{r4, r5, r6, pc}
 80097ee:	1cc4      	adds	r4, r0, #3
 80097f0:	f024 0403 	bic.w	r4, r4, #3
 80097f4:	42a0      	cmp	r0, r4
 80097f6:	d0f8      	beq.n	80097ea <sbrk_aligned+0x22>
 80097f8:	1a21      	subs	r1, r4, r0
 80097fa:	4628      	mov	r0, r5
 80097fc:	f001 fda0 	bl	800b340 <_sbrk_r>
 8009800:	3001      	adds	r0, #1
 8009802:	d1f2      	bne.n	80097ea <sbrk_aligned+0x22>
 8009804:	e7ef      	b.n	80097e6 <sbrk_aligned+0x1e>
 8009806:	bf00      	nop
 8009808:	240004f8 	.word	0x240004f8

0800980c <_malloc_r>:
 800980c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009810:	1ccd      	adds	r5, r1, #3
 8009812:	f025 0503 	bic.w	r5, r5, #3
 8009816:	3508      	adds	r5, #8
 8009818:	2d0c      	cmp	r5, #12
 800981a:	bf38      	it	cc
 800981c:	250c      	movcc	r5, #12
 800981e:	2d00      	cmp	r5, #0
 8009820:	4606      	mov	r6, r0
 8009822:	db01      	blt.n	8009828 <_malloc_r+0x1c>
 8009824:	42a9      	cmp	r1, r5
 8009826:	d904      	bls.n	8009832 <_malloc_r+0x26>
 8009828:	230c      	movs	r3, #12
 800982a:	6033      	str	r3, [r6, #0]
 800982c:	2000      	movs	r0, #0
 800982e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009832:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009908 <_malloc_r+0xfc>
 8009836:	f000 f869 	bl	800990c <__malloc_lock>
 800983a:	f8d8 3000 	ldr.w	r3, [r8]
 800983e:	461c      	mov	r4, r3
 8009840:	bb44      	cbnz	r4, 8009894 <_malloc_r+0x88>
 8009842:	4629      	mov	r1, r5
 8009844:	4630      	mov	r0, r6
 8009846:	f7ff ffbf 	bl	80097c8 <sbrk_aligned>
 800984a:	1c43      	adds	r3, r0, #1
 800984c:	4604      	mov	r4, r0
 800984e:	d158      	bne.n	8009902 <_malloc_r+0xf6>
 8009850:	f8d8 4000 	ldr.w	r4, [r8]
 8009854:	4627      	mov	r7, r4
 8009856:	2f00      	cmp	r7, #0
 8009858:	d143      	bne.n	80098e2 <_malloc_r+0xd6>
 800985a:	2c00      	cmp	r4, #0
 800985c:	d04b      	beq.n	80098f6 <_malloc_r+0xea>
 800985e:	6823      	ldr	r3, [r4, #0]
 8009860:	4639      	mov	r1, r7
 8009862:	4630      	mov	r0, r6
 8009864:	eb04 0903 	add.w	r9, r4, r3
 8009868:	f001 fd6a 	bl	800b340 <_sbrk_r>
 800986c:	4581      	cmp	r9, r0
 800986e:	d142      	bne.n	80098f6 <_malloc_r+0xea>
 8009870:	6821      	ldr	r1, [r4, #0]
 8009872:	1a6d      	subs	r5, r5, r1
 8009874:	4629      	mov	r1, r5
 8009876:	4630      	mov	r0, r6
 8009878:	f7ff ffa6 	bl	80097c8 <sbrk_aligned>
 800987c:	3001      	adds	r0, #1
 800987e:	d03a      	beq.n	80098f6 <_malloc_r+0xea>
 8009880:	6823      	ldr	r3, [r4, #0]
 8009882:	442b      	add	r3, r5
 8009884:	6023      	str	r3, [r4, #0]
 8009886:	f8d8 3000 	ldr.w	r3, [r8]
 800988a:	685a      	ldr	r2, [r3, #4]
 800988c:	bb62      	cbnz	r2, 80098e8 <_malloc_r+0xdc>
 800988e:	f8c8 7000 	str.w	r7, [r8]
 8009892:	e00f      	b.n	80098b4 <_malloc_r+0xa8>
 8009894:	6822      	ldr	r2, [r4, #0]
 8009896:	1b52      	subs	r2, r2, r5
 8009898:	d420      	bmi.n	80098dc <_malloc_r+0xd0>
 800989a:	2a0b      	cmp	r2, #11
 800989c:	d917      	bls.n	80098ce <_malloc_r+0xc2>
 800989e:	1961      	adds	r1, r4, r5
 80098a0:	42a3      	cmp	r3, r4
 80098a2:	6025      	str	r5, [r4, #0]
 80098a4:	bf18      	it	ne
 80098a6:	6059      	strne	r1, [r3, #4]
 80098a8:	6863      	ldr	r3, [r4, #4]
 80098aa:	bf08      	it	eq
 80098ac:	f8c8 1000 	streq.w	r1, [r8]
 80098b0:	5162      	str	r2, [r4, r5]
 80098b2:	604b      	str	r3, [r1, #4]
 80098b4:	4630      	mov	r0, r6
 80098b6:	f000 f82f 	bl	8009918 <__malloc_unlock>
 80098ba:	f104 000b 	add.w	r0, r4, #11
 80098be:	1d23      	adds	r3, r4, #4
 80098c0:	f020 0007 	bic.w	r0, r0, #7
 80098c4:	1ac2      	subs	r2, r0, r3
 80098c6:	bf1c      	itt	ne
 80098c8:	1a1b      	subne	r3, r3, r0
 80098ca:	50a3      	strne	r3, [r4, r2]
 80098cc:	e7af      	b.n	800982e <_malloc_r+0x22>
 80098ce:	6862      	ldr	r2, [r4, #4]
 80098d0:	42a3      	cmp	r3, r4
 80098d2:	bf0c      	ite	eq
 80098d4:	f8c8 2000 	streq.w	r2, [r8]
 80098d8:	605a      	strne	r2, [r3, #4]
 80098da:	e7eb      	b.n	80098b4 <_malloc_r+0xa8>
 80098dc:	4623      	mov	r3, r4
 80098de:	6864      	ldr	r4, [r4, #4]
 80098e0:	e7ae      	b.n	8009840 <_malloc_r+0x34>
 80098e2:	463c      	mov	r4, r7
 80098e4:	687f      	ldr	r7, [r7, #4]
 80098e6:	e7b6      	b.n	8009856 <_malloc_r+0x4a>
 80098e8:	461a      	mov	r2, r3
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	42a3      	cmp	r3, r4
 80098ee:	d1fb      	bne.n	80098e8 <_malloc_r+0xdc>
 80098f0:	2300      	movs	r3, #0
 80098f2:	6053      	str	r3, [r2, #4]
 80098f4:	e7de      	b.n	80098b4 <_malloc_r+0xa8>
 80098f6:	230c      	movs	r3, #12
 80098f8:	6033      	str	r3, [r6, #0]
 80098fa:	4630      	mov	r0, r6
 80098fc:	f000 f80c 	bl	8009918 <__malloc_unlock>
 8009900:	e794      	b.n	800982c <_malloc_r+0x20>
 8009902:	6005      	str	r5, [r0, #0]
 8009904:	e7d6      	b.n	80098b4 <_malloc_r+0xa8>
 8009906:	bf00      	nop
 8009908:	240004fc 	.word	0x240004fc

0800990c <__malloc_lock>:
 800990c:	4801      	ldr	r0, [pc, #4]	@ (8009914 <__malloc_lock+0x8>)
 800990e:	f7ff b918 	b.w	8008b42 <__retarget_lock_acquire_recursive>
 8009912:	bf00      	nop
 8009914:	240004f4 	.word	0x240004f4

08009918 <__malloc_unlock>:
 8009918:	4801      	ldr	r0, [pc, #4]	@ (8009920 <__malloc_unlock+0x8>)
 800991a:	f7ff b913 	b.w	8008b44 <__retarget_lock_release_recursive>
 800991e:	bf00      	nop
 8009920:	240004f4 	.word	0x240004f4

08009924 <_Balloc>:
 8009924:	b570      	push	{r4, r5, r6, lr}
 8009926:	69c6      	ldr	r6, [r0, #28]
 8009928:	4604      	mov	r4, r0
 800992a:	460d      	mov	r5, r1
 800992c:	b976      	cbnz	r6, 800994c <_Balloc+0x28>
 800992e:	2010      	movs	r0, #16
 8009930:	f7ff ff42 	bl	80097b8 <malloc>
 8009934:	4602      	mov	r2, r0
 8009936:	61e0      	str	r0, [r4, #28]
 8009938:	b920      	cbnz	r0, 8009944 <_Balloc+0x20>
 800993a:	4b18      	ldr	r3, [pc, #96]	@ (800999c <_Balloc+0x78>)
 800993c:	4818      	ldr	r0, [pc, #96]	@ (80099a0 <_Balloc+0x7c>)
 800993e:	216b      	movs	r1, #107	@ 0x6b
 8009940:	f001 fd26 	bl	800b390 <__assert_func>
 8009944:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009948:	6006      	str	r6, [r0, #0]
 800994a:	60c6      	str	r6, [r0, #12]
 800994c:	69e6      	ldr	r6, [r4, #28]
 800994e:	68f3      	ldr	r3, [r6, #12]
 8009950:	b183      	cbz	r3, 8009974 <_Balloc+0x50>
 8009952:	69e3      	ldr	r3, [r4, #28]
 8009954:	68db      	ldr	r3, [r3, #12]
 8009956:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800995a:	b9b8      	cbnz	r0, 800998c <_Balloc+0x68>
 800995c:	2101      	movs	r1, #1
 800995e:	fa01 f605 	lsl.w	r6, r1, r5
 8009962:	1d72      	adds	r2, r6, #5
 8009964:	0092      	lsls	r2, r2, #2
 8009966:	4620      	mov	r0, r4
 8009968:	f001 fd30 	bl	800b3cc <_calloc_r>
 800996c:	b160      	cbz	r0, 8009988 <_Balloc+0x64>
 800996e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009972:	e00e      	b.n	8009992 <_Balloc+0x6e>
 8009974:	2221      	movs	r2, #33	@ 0x21
 8009976:	2104      	movs	r1, #4
 8009978:	4620      	mov	r0, r4
 800997a:	f001 fd27 	bl	800b3cc <_calloc_r>
 800997e:	69e3      	ldr	r3, [r4, #28]
 8009980:	60f0      	str	r0, [r6, #12]
 8009982:	68db      	ldr	r3, [r3, #12]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d1e4      	bne.n	8009952 <_Balloc+0x2e>
 8009988:	2000      	movs	r0, #0
 800998a:	bd70      	pop	{r4, r5, r6, pc}
 800998c:	6802      	ldr	r2, [r0, #0]
 800998e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009992:	2300      	movs	r3, #0
 8009994:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009998:	e7f7      	b.n	800998a <_Balloc+0x66>
 800999a:	bf00      	nop
 800999c:	0800c152 	.word	0x0800c152
 80099a0:	0800c1d2 	.word	0x0800c1d2

080099a4 <_Bfree>:
 80099a4:	b570      	push	{r4, r5, r6, lr}
 80099a6:	69c6      	ldr	r6, [r0, #28]
 80099a8:	4605      	mov	r5, r0
 80099aa:	460c      	mov	r4, r1
 80099ac:	b976      	cbnz	r6, 80099cc <_Bfree+0x28>
 80099ae:	2010      	movs	r0, #16
 80099b0:	f7ff ff02 	bl	80097b8 <malloc>
 80099b4:	4602      	mov	r2, r0
 80099b6:	61e8      	str	r0, [r5, #28]
 80099b8:	b920      	cbnz	r0, 80099c4 <_Bfree+0x20>
 80099ba:	4b09      	ldr	r3, [pc, #36]	@ (80099e0 <_Bfree+0x3c>)
 80099bc:	4809      	ldr	r0, [pc, #36]	@ (80099e4 <_Bfree+0x40>)
 80099be:	218f      	movs	r1, #143	@ 0x8f
 80099c0:	f001 fce6 	bl	800b390 <__assert_func>
 80099c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099c8:	6006      	str	r6, [r0, #0]
 80099ca:	60c6      	str	r6, [r0, #12]
 80099cc:	b13c      	cbz	r4, 80099de <_Bfree+0x3a>
 80099ce:	69eb      	ldr	r3, [r5, #28]
 80099d0:	6862      	ldr	r2, [r4, #4]
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099d8:	6021      	str	r1, [r4, #0]
 80099da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80099de:	bd70      	pop	{r4, r5, r6, pc}
 80099e0:	0800c152 	.word	0x0800c152
 80099e4:	0800c1d2 	.word	0x0800c1d2

080099e8 <__multadd>:
 80099e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099ec:	690d      	ldr	r5, [r1, #16]
 80099ee:	4607      	mov	r7, r0
 80099f0:	460c      	mov	r4, r1
 80099f2:	461e      	mov	r6, r3
 80099f4:	f101 0c14 	add.w	ip, r1, #20
 80099f8:	2000      	movs	r0, #0
 80099fa:	f8dc 3000 	ldr.w	r3, [ip]
 80099fe:	b299      	uxth	r1, r3
 8009a00:	fb02 6101 	mla	r1, r2, r1, r6
 8009a04:	0c1e      	lsrs	r6, r3, #16
 8009a06:	0c0b      	lsrs	r3, r1, #16
 8009a08:	fb02 3306 	mla	r3, r2, r6, r3
 8009a0c:	b289      	uxth	r1, r1
 8009a0e:	3001      	adds	r0, #1
 8009a10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a14:	4285      	cmp	r5, r0
 8009a16:	f84c 1b04 	str.w	r1, [ip], #4
 8009a1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a1e:	dcec      	bgt.n	80099fa <__multadd+0x12>
 8009a20:	b30e      	cbz	r6, 8009a66 <__multadd+0x7e>
 8009a22:	68a3      	ldr	r3, [r4, #8]
 8009a24:	42ab      	cmp	r3, r5
 8009a26:	dc19      	bgt.n	8009a5c <__multadd+0x74>
 8009a28:	6861      	ldr	r1, [r4, #4]
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	3101      	adds	r1, #1
 8009a2e:	f7ff ff79 	bl	8009924 <_Balloc>
 8009a32:	4680      	mov	r8, r0
 8009a34:	b928      	cbnz	r0, 8009a42 <__multadd+0x5a>
 8009a36:	4602      	mov	r2, r0
 8009a38:	4b0c      	ldr	r3, [pc, #48]	@ (8009a6c <__multadd+0x84>)
 8009a3a:	480d      	ldr	r0, [pc, #52]	@ (8009a70 <__multadd+0x88>)
 8009a3c:	21ba      	movs	r1, #186	@ 0xba
 8009a3e:	f001 fca7 	bl	800b390 <__assert_func>
 8009a42:	6922      	ldr	r2, [r4, #16]
 8009a44:	3202      	adds	r2, #2
 8009a46:	f104 010c 	add.w	r1, r4, #12
 8009a4a:	0092      	lsls	r2, r2, #2
 8009a4c:	300c      	adds	r0, #12
 8009a4e:	f001 fc87 	bl	800b360 <memcpy>
 8009a52:	4621      	mov	r1, r4
 8009a54:	4638      	mov	r0, r7
 8009a56:	f7ff ffa5 	bl	80099a4 <_Bfree>
 8009a5a:	4644      	mov	r4, r8
 8009a5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a60:	3501      	adds	r5, #1
 8009a62:	615e      	str	r6, [r3, #20]
 8009a64:	6125      	str	r5, [r4, #16]
 8009a66:	4620      	mov	r0, r4
 8009a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a6c:	0800c1c1 	.word	0x0800c1c1
 8009a70:	0800c1d2 	.word	0x0800c1d2

08009a74 <__s2b>:
 8009a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a78:	460c      	mov	r4, r1
 8009a7a:	4615      	mov	r5, r2
 8009a7c:	461f      	mov	r7, r3
 8009a7e:	2209      	movs	r2, #9
 8009a80:	3308      	adds	r3, #8
 8009a82:	4606      	mov	r6, r0
 8009a84:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a88:	2100      	movs	r1, #0
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	db09      	blt.n	8009aa4 <__s2b+0x30>
 8009a90:	4630      	mov	r0, r6
 8009a92:	f7ff ff47 	bl	8009924 <_Balloc>
 8009a96:	b940      	cbnz	r0, 8009aaa <__s2b+0x36>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	4b19      	ldr	r3, [pc, #100]	@ (8009b00 <__s2b+0x8c>)
 8009a9c:	4819      	ldr	r0, [pc, #100]	@ (8009b04 <__s2b+0x90>)
 8009a9e:	21d3      	movs	r1, #211	@ 0xd3
 8009aa0:	f001 fc76 	bl	800b390 <__assert_func>
 8009aa4:	0052      	lsls	r2, r2, #1
 8009aa6:	3101      	adds	r1, #1
 8009aa8:	e7f0      	b.n	8009a8c <__s2b+0x18>
 8009aaa:	9b08      	ldr	r3, [sp, #32]
 8009aac:	6143      	str	r3, [r0, #20]
 8009aae:	2d09      	cmp	r5, #9
 8009ab0:	f04f 0301 	mov.w	r3, #1
 8009ab4:	6103      	str	r3, [r0, #16]
 8009ab6:	dd16      	ble.n	8009ae6 <__s2b+0x72>
 8009ab8:	f104 0909 	add.w	r9, r4, #9
 8009abc:	46c8      	mov	r8, r9
 8009abe:	442c      	add	r4, r5
 8009ac0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009ac4:	4601      	mov	r1, r0
 8009ac6:	3b30      	subs	r3, #48	@ 0x30
 8009ac8:	220a      	movs	r2, #10
 8009aca:	4630      	mov	r0, r6
 8009acc:	f7ff ff8c 	bl	80099e8 <__multadd>
 8009ad0:	45a0      	cmp	r8, r4
 8009ad2:	d1f5      	bne.n	8009ac0 <__s2b+0x4c>
 8009ad4:	f1a5 0408 	sub.w	r4, r5, #8
 8009ad8:	444c      	add	r4, r9
 8009ada:	1b2d      	subs	r5, r5, r4
 8009adc:	1963      	adds	r3, r4, r5
 8009ade:	42bb      	cmp	r3, r7
 8009ae0:	db04      	blt.n	8009aec <__s2b+0x78>
 8009ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ae6:	340a      	adds	r4, #10
 8009ae8:	2509      	movs	r5, #9
 8009aea:	e7f6      	b.n	8009ada <__s2b+0x66>
 8009aec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009af0:	4601      	mov	r1, r0
 8009af2:	3b30      	subs	r3, #48	@ 0x30
 8009af4:	220a      	movs	r2, #10
 8009af6:	4630      	mov	r0, r6
 8009af8:	f7ff ff76 	bl	80099e8 <__multadd>
 8009afc:	e7ee      	b.n	8009adc <__s2b+0x68>
 8009afe:	bf00      	nop
 8009b00:	0800c1c1 	.word	0x0800c1c1
 8009b04:	0800c1d2 	.word	0x0800c1d2

08009b08 <__hi0bits>:
 8009b08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	bf36      	itet	cc
 8009b10:	0403      	lslcc	r3, r0, #16
 8009b12:	2000      	movcs	r0, #0
 8009b14:	2010      	movcc	r0, #16
 8009b16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009b1a:	bf3c      	itt	cc
 8009b1c:	021b      	lslcc	r3, r3, #8
 8009b1e:	3008      	addcc	r0, #8
 8009b20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b24:	bf3c      	itt	cc
 8009b26:	011b      	lslcc	r3, r3, #4
 8009b28:	3004      	addcc	r0, #4
 8009b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b2e:	bf3c      	itt	cc
 8009b30:	009b      	lslcc	r3, r3, #2
 8009b32:	3002      	addcc	r0, #2
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	db05      	blt.n	8009b44 <__hi0bits+0x3c>
 8009b38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009b3c:	f100 0001 	add.w	r0, r0, #1
 8009b40:	bf08      	it	eq
 8009b42:	2020      	moveq	r0, #32
 8009b44:	4770      	bx	lr

08009b46 <__lo0bits>:
 8009b46:	6803      	ldr	r3, [r0, #0]
 8009b48:	4602      	mov	r2, r0
 8009b4a:	f013 0007 	ands.w	r0, r3, #7
 8009b4e:	d00b      	beq.n	8009b68 <__lo0bits+0x22>
 8009b50:	07d9      	lsls	r1, r3, #31
 8009b52:	d421      	bmi.n	8009b98 <__lo0bits+0x52>
 8009b54:	0798      	lsls	r0, r3, #30
 8009b56:	bf49      	itett	mi
 8009b58:	085b      	lsrmi	r3, r3, #1
 8009b5a:	089b      	lsrpl	r3, r3, #2
 8009b5c:	2001      	movmi	r0, #1
 8009b5e:	6013      	strmi	r3, [r2, #0]
 8009b60:	bf5c      	itt	pl
 8009b62:	6013      	strpl	r3, [r2, #0]
 8009b64:	2002      	movpl	r0, #2
 8009b66:	4770      	bx	lr
 8009b68:	b299      	uxth	r1, r3
 8009b6a:	b909      	cbnz	r1, 8009b70 <__lo0bits+0x2a>
 8009b6c:	0c1b      	lsrs	r3, r3, #16
 8009b6e:	2010      	movs	r0, #16
 8009b70:	b2d9      	uxtb	r1, r3
 8009b72:	b909      	cbnz	r1, 8009b78 <__lo0bits+0x32>
 8009b74:	3008      	adds	r0, #8
 8009b76:	0a1b      	lsrs	r3, r3, #8
 8009b78:	0719      	lsls	r1, r3, #28
 8009b7a:	bf04      	itt	eq
 8009b7c:	091b      	lsreq	r3, r3, #4
 8009b7e:	3004      	addeq	r0, #4
 8009b80:	0799      	lsls	r1, r3, #30
 8009b82:	bf04      	itt	eq
 8009b84:	089b      	lsreq	r3, r3, #2
 8009b86:	3002      	addeq	r0, #2
 8009b88:	07d9      	lsls	r1, r3, #31
 8009b8a:	d403      	bmi.n	8009b94 <__lo0bits+0x4e>
 8009b8c:	085b      	lsrs	r3, r3, #1
 8009b8e:	f100 0001 	add.w	r0, r0, #1
 8009b92:	d003      	beq.n	8009b9c <__lo0bits+0x56>
 8009b94:	6013      	str	r3, [r2, #0]
 8009b96:	4770      	bx	lr
 8009b98:	2000      	movs	r0, #0
 8009b9a:	4770      	bx	lr
 8009b9c:	2020      	movs	r0, #32
 8009b9e:	4770      	bx	lr

08009ba0 <__i2b>:
 8009ba0:	b510      	push	{r4, lr}
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	2101      	movs	r1, #1
 8009ba6:	f7ff febd 	bl	8009924 <_Balloc>
 8009baa:	4602      	mov	r2, r0
 8009bac:	b928      	cbnz	r0, 8009bba <__i2b+0x1a>
 8009bae:	4b05      	ldr	r3, [pc, #20]	@ (8009bc4 <__i2b+0x24>)
 8009bb0:	4805      	ldr	r0, [pc, #20]	@ (8009bc8 <__i2b+0x28>)
 8009bb2:	f240 1145 	movw	r1, #325	@ 0x145
 8009bb6:	f001 fbeb 	bl	800b390 <__assert_func>
 8009bba:	2301      	movs	r3, #1
 8009bbc:	6144      	str	r4, [r0, #20]
 8009bbe:	6103      	str	r3, [r0, #16]
 8009bc0:	bd10      	pop	{r4, pc}
 8009bc2:	bf00      	nop
 8009bc4:	0800c1c1 	.word	0x0800c1c1
 8009bc8:	0800c1d2 	.word	0x0800c1d2

08009bcc <__multiply>:
 8009bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd0:	4617      	mov	r7, r2
 8009bd2:	690a      	ldr	r2, [r1, #16]
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	bfa8      	it	ge
 8009bda:	463b      	movge	r3, r7
 8009bdc:	4689      	mov	r9, r1
 8009bde:	bfa4      	itt	ge
 8009be0:	460f      	movge	r7, r1
 8009be2:	4699      	movge	r9, r3
 8009be4:	693d      	ldr	r5, [r7, #16]
 8009be6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	6879      	ldr	r1, [r7, #4]
 8009bee:	eb05 060a 	add.w	r6, r5, sl
 8009bf2:	42b3      	cmp	r3, r6
 8009bf4:	b085      	sub	sp, #20
 8009bf6:	bfb8      	it	lt
 8009bf8:	3101      	addlt	r1, #1
 8009bfa:	f7ff fe93 	bl	8009924 <_Balloc>
 8009bfe:	b930      	cbnz	r0, 8009c0e <__multiply+0x42>
 8009c00:	4602      	mov	r2, r0
 8009c02:	4b41      	ldr	r3, [pc, #260]	@ (8009d08 <__multiply+0x13c>)
 8009c04:	4841      	ldr	r0, [pc, #260]	@ (8009d0c <__multiply+0x140>)
 8009c06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009c0a:	f001 fbc1 	bl	800b390 <__assert_func>
 8009c0e:	f100 0414 	add.w	r4, r0, #20
 8009c12:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009c16:	4623      	mov	r3, r4
 8009c18:	2200      	movs	r2, #0
 8009c1a:	4573      	cmp	r3, lr
 8009c1c:	d320      	bcc.n	8009c60 <__multiply+0x94>
 8009c1e:	f107 0814 	add.w	r8, r7, #20
 8009c22:	f109 0114 	add.w	r1, r9, #20
 8009c26:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009c2a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009c2e:	9302      	str	r3, [sp, #8]
 8009c30:	1beb      	subs	r3, r5, r7
 8009c32:	3b15      	subs	r3, #21
 8009c34:	f023 0303 	bic.w	r3, r3, #3
 8009c38:	3304      	adds	r3, #4
 8009c3a:	3715      	adds	r7, #21
 8009c3c:	42bd      	cmp	r5, r7
 8009c3e:	bf38      	it	cc
 8009c40:	2304      	movcc	r3, #4
 8009c42:	9301      	str	r3, [sp, #4]
 8009c44:	9b02      	ldr	r3, [sp, #8]
 8009c46:	9103      	str	r1, [sp, #12]
 8009c48:	428b      	cmp	r3, r1
 8009c4a:	d80c      	bhi.n	8009c66 <__multiply+0x9a>
 8009c4c:	2e00      	cmp	r6, #0
 8009c4e:	dd03      	ble.n	8009c58 <__multiply+0x8c>
 8009c50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d055      	beq.n	8009d04 <__multiply+0x138>
 8009c58:	6106      	str	r6, [r0, #16]
 8009c5a:	b005      	add	sp, #20
 8009c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c60:	f843 2b04 	str.w	r2, [r3], #4
 8009c64:	e7d9      	b.n	8009c1a <__multiply+0x4e>
 8009c66:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c6a:	f1ba 0f00 	cmp.w	sl, #0
 8009c6e:	d01f      	beq.n	8009cb0 <__multiply+0xe4>
 8009c70:	46c4      	mov	ip, r8
 8009c72:	46a1      	mov	r9, r4
 8009c74:	2700      	movs	r7, #0
 8009c76:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009c7a:	f8d9 3000 	ldr.w	r3, [r9]
 8009c7e:	fa1f fb82 	uxth.w	fp, r2
 8009c82:	b29b      	uxth	r3, r3
 8009c84:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c88:	443b      	add	r3, r7
 8009c8a:	f8d9 7000 	ldr.w	r7, [r9]
 8009c8e:	0c12      	lsrs	r2, r2, #16
 8009c90:	0c3f      	lsrs	r7, r7, #16
 8009c92:	fb0a 7202 	mla	r2, sl, r2, r7
 8009c96:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ca0:	4565      	cmp	r5, ip
 8009ca2:	f849 3b04 	str.w	r3, [r9], #4
 8009ca6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009caa:	d8e4      	bhi.n	8009c76 <__multiply+0xaa>
 8009cac:	9b01      	ldr	r3, [sp, #4]
 8009cae:	50e7      	str	r7, [r4, r3]
 8009cb0:	9b03      	ldr	r3, [sp, #12]
 8009cb2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009cb6:	3104      	adds	r1, #4
 8009cb8:	f1b9 0f00 	cmp.w	r9, #0
 8009cbc:	d020      	beq.n	8009d00 <__multiply+0x134>
 8009cbe:	6823      	ldr	r3, [r4, #0]
 8009cc0:	4647      	mov	r7, r8
 8009cc2:	46a4      	mov	ip, r4
 8009cc4:	f04f 0a00 	mov.w	sl, #0
 8009cc8:	f8b7 b000 	ldrh.w	fp, [r7]
 8009ccc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009cd0:	fb09 220b 	mla	r2, r9, fp, r2
 8009cd4:	4452      	add	r2, sl
 8009cd6:	b29b      	uxth	r3, r3
 8009cd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cdc:	f84c 3b04 	str.w	r3, [ip], #4
 8009ce0:	f857 3b04 	ldr.w	r3, [r7], #4
 8009ce4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ce8:	f8bc 3000 	ldrh.w	r3, [ip]
 8009cec:	fb09 330a 	mla	r3, r9, sl, r3
 8009cf0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009cf4:	42bd      	cmp	r5, r7
 8009cf6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cfa:	d8e5      	bhi.n	8009cc8 <__multiply+0xfc>
 8009cfc:	9a01      	ldr	r2, [sp, #4]
 8009cfe:	50a3      	str	r3, [r4, r2]
 8009d00:	3404      	adds	r4, #4
 8009d02:	e79f      	b.n	8009c44 <__multiply+0x78>
 8009d04:	3e01      	subs	r6, #1
 8009d06:	e7a1      	b.n	8009c4c <__multiply+0x80>
 8009d08:	0800c1c1 	.word	0x0800c1c1
 8009d0c:	0800c1d2 	.word	0x0800c1d2

08009d10 <__pow5mult>:
 8009d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d14:	4615      	mov	r5, r2
 8009d16:	f012 0203 	ands.w	r2, r2, #3
 8009d1a:	4607      	mov	r7, r0
 8009d1c:	460e      	mov	r6, r1
 8009d1e:	d007      	beq.n	8009d30 <__pow5mult+0x20>
 8009d20:	4c25      	ldr	r4, [pc, #148]	@ (8009db8 <__pow5mult+0xa8>)
 8009d22:	3a01      	subs	r2, #1
 8009d24:	2300      	movs	r3, #0
 8009d26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d2a:	f7ff fe5d 	bl	80099e8 <__multadd>
 8009d2e:	4606      	mov	r6, r0
 8009d30:	10ad      	asrs	r5, r5, #2
 8009d32:	d03d      	beq.n	8009db0 <__pow5mult+0xa0>
 8009d34:	69fc      	ldr	r4, [r7, #28]
 8009d36:	b97c      	cbnz	r4, 8009d58 <__pow5mult+0x48>
 8009d38:	2010      	movs	r0, #16
 8009d3a:	f7ff fd3d 	bl	80097b8 <malloc>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	61f8      	str	r0, [r7, #28]
 8009d42:	b928      	cbnz	r0, 8009d50 <__pow5mult+0x40>
 8009d44:	4b1d      	ldr	r3, [pc, #116]	@ (8009dbc <__pow5mult+0xac>)
 8009d46:	481e      	ldr	r0, [pc, #120]	@ (8009dc0 <__pow5mult+0xb0>)
 8009d48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009d4c:	f001 fb20 	bl	800b390 <__assert_func>
 8009d50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d54:	6004      	str	r4, [r0, #0]
 8009d56:	60c4      	str	r4, [r0, #12]
 8009d58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d60:	b94c      	cbnz	r4, 8009d76 <__pow5mult+0x66>
 8009d62:	f240 2171 	movw	r1, #625	@ 0x271
 8009d66:	4638      	mov	r0, r7
 8009d68:	f7ff ff1a 	bl	8009ba0 <__i2b>
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d72:	4604      	mov	r4, r0
 8009d74:	6003      	str	r3, [r0, #0]
 8009d76:	f04f 0900 	mov.w	r9, #0
 8009d7a:	07eb      	lsls	r3, r5, #31
 8009d7c:	d50a      	bpl.n	8009d94 <__pow5mult+0x84>
 8009d7e:	4631      	mov	r1, r6
 8009d80:	4622      	mov	r2, r4
 8009d82:	4638      	mov	r0, r7
 8009d84:	f7ff ff22 	bl	8009bcc <__multiply>
 8009d88:	4631      	mov	r1, r6
 8009d8a:	4680      	mov	r8, r0
 8009d8c:	4638      	mov	r0, r7
 8009d8e:	f7ff fe09 	bl	80099a4 <_Bfree>
 8009d92:	4646      	mov	r6, r8
 8009d94:	106d      	asrs	r5, r5, #1
 8009d96:	d00b      	beq.n	8009db0 <__pow5mult+0xa0>
 8009d98:	6820      	ldr	r0, [r4, #0]
 8009d9a:	b938      	cbnz	r0, 8009dac <__pow5mult+0x9c>
 8009d9c:	4622      	mov	r2, r4
 8009d9e:	4621      	mov	r1, r4
 8009da0:	4638      	mov	r0, r7
 8009da2:	f7ff ff13 	bl	8009bcc <__multiply>
 8009da6:	6020      	str	r0, [r4, #0]
 8009da8:	f8c0 9000 	str.w	r9, [r0]
 8009dac:	4604      	mov	r4, r0
 8009dae:	e7e4      	b.n	8009d7a <__pow5mult+0x6a>
 8009db0:	4630      	mov	r0, r6
 8009db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009db6:	bf00      	nop
 8009db8:	0800c2e4 	.word	0x0800c2e4
 8009dbc:	0800c152 	.word	0x0800c152
 8009dc0:	0800c1d2 	.word	0x0800c1d2

08009dc4 <__lshift>:
 8009dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dc8:	460c      	mov	r4, r1
 8009dca:	6849      	ldr	r1, [r1, #4]
 8009dcc:	6923      	ldr	r3, [r4, #16]
 8009dce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009dd2:	68a3      	ldr	r3, [r4, #8]
 8009dd4:	4607      	mov	r7, r0
 8009dd6:	4691      	mov	r9, r2
 8009dd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ddc:	f108 0601 	add.w	r6, r8, #1
 8009de0:	42b3      	cmp	r3, r6
 8009de2:	db0b      	blt.n	8009dfc <__lshift+0x38>
 8009de4:	4638      	mov	r0, r7
 8009de6:	f7ff fd9d 	bl	8009924 <_Balloc>
 8009dea:	4605      	mov	r5, r0
 8009dec:	b948      	cbnz	r0, 8009e02 <__lshift+0x3e>
 8009dee:	4602      	mov	r2, r0
 8009df0:	4b28      	ldr	r3, [pc, #160]	@ (8009e94 <__lshift+0xd0>)
 8009df2:	4829      	ldr	r0, [pc, #164]	@ (8009e98 <__lshift+0xd4>)
 8009df4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009df8:	f001 faca 	bl	800b390 <__assert_func>
 8009dfc:	3101      	adds	r1, #1
 8009dfe:	005b      	lsls	r3, r3, #1
 8009e00:	e7ee      	b.n	8009de0 <__lshift+0x1c>
 8009e02:	2300      	movs	r3, #0
 8009e04:	f100 0114 	add.w	r1, r0, #20
 8009e08:	f100 0210 	add.w	r2, r0, #16
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	4553      	cmp	r3, sl
 8009e10:	db33      	blt.n	8009e7a <__lshift+0xb6>
 8009e12:	6920      	ldr	r0, [r4, #16]
 8009e14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e18:	f104 0314 	add.w	r3, r4, #20
 8009e1c:	f019 091f 	ands.w	r9, r9, #31
 8009e20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e28:	d02b      	beq.n	8009e82 <__lshift+0xbe>
 8009e2a:	f1c9 0e20 	rsb	lr, r9, #32
 8009e2e:	468a      	mov	sl, r1
 8009e30:	2200      	movs	r2, #0
 8009e32:	6818      	ldr	r0, [r3, #0]
 8009e34:	fa00 f009 	lsl.w	r0, r0, r9
 8009e38:	4310      	orrs	r0, r2
 8009e3a:	f84a 0b04 	str.w	r0, [sl], #4
 8009e3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e42:	459c      	cmp	ip, r3
 8009e44:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e48:	d8f3      	bhi.n	8009e32 <__lshift+0x6e>
 8009e4a:	ebac 0304 	sub.w	r3, ip, r4
 8009e4e:	3b15      	subs	r3, #21
 8009e50:	f023 0303 	bic.w	r3, r3, #3
 8009e54:	3304      	adds	r3, #4
 8009e56:	f104 0015 	add.w	r0, r4, #21
 8009e5a:	4560      	cmp	r0, ip
 8009e5c:	bf88      	it	hi
 8009e5e:	2304      	movhi	r3, #4
 8009e60:	50ca      	str	r2, [r1, r3]
 8009e62:	b10a      	cbz	r2, 8009e68 <__lshift+0xa4>
 8009e64:	f108 0602 	add.w	r6, r8, #2
 8009e68:	3e01      	subs	r6, #1
 8009e6a:	4638      	mov	r0, r7
 8009e6c:	612e      	str	r6, [r5, #16]
 8009e6e:	4621      	mov	r1, r4
 8009e70:	f7ff fd98 	bl	80099a4 <_Bfree>
 8009e74:	4628      	mov	r0, r5
 8009e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e7e:	3301      	adds	r3, #1
 8009e80:	e7c5      	b.n	8009e0e <__lshift+0x4a>
 8009e82:	3904      	subs	r1, #4
 8009e84:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e88:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e8c:	459c      	cmp	ip, r3
 8009e8e:	d8f9      	bhi.n	8009e84 <__lshift+0xc0>
 8009e90:	e7ea      	b.n	8009e68 <__lshift+0xa4>
 8009e92:	bf00      	nop
 8009e94:	0800c1c1 	.word	0x0800c1c1
 8009e98:	0800c1d2 	.word	0x0800c1d2

08009e9c <__mcmp>:
 8009e9c:	690a      	ldr	r2, [r1, #16]
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	6900      	ldr	r0, [r0, #16]
 8009ea2:	1a80      	subs	r0, r0, r2
 8009ea4:	b530      	push	{r4, r5, lr}
 8009ea6:	d10e      	bne.n	8009ec6 <__mcmp+0x2a>
 8009ea8:	3314      	adds	r3, #20
 8009eaa:	3114      	adds	r1, #20
 8009eac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009eb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009eb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009eb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ebc:	4295      	cmp	r5, r2
 8009ebe:	d003      	beq.n	8009ec8 <__mcmp+0x2c>
 8009ec0:	d205      	bcs.n	8009ece <__mcmp+0x32>
 8009ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec6:	bd30      	pop	{r4, r5, pc}
 8009ec8:	42a3      	cmp	r3, r4
 8009eca:	d3f3      	bcc.n	8009eb4 <__mcmp+0x18>
 8009ecc:	e7fb      	b.n	8009ec6 <__mcmp+0x2a>
 8009ece:	2001      	movs	r0, #1
 8009ed0:	e7f9      	b.n	8009ec6 <__mcmp+0x2a>
	...

08009ed4 <__mdiff>:
 8009ed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed8:	4689      	mov	r9, r1
 8009eda:	4606      	mov	r6, r0
 8009edc:	4611      	mov	r1, r2
 8009ede:	4648      	mov	r0, r9
 8009ee0:	4614      	mov	r4, r2
 8009ee2:	f7ff ffdb 	bl	8009e9c <__mcmp>
 8009ee6:	1e05      	subs	r5, r0, #0
 8009ee8:	d112      	bne.n	8009f10 <__mdiff+0x3c>
 8009eea:	4629      	mov	r1, r5
 8009eec:	4630      	mov	r0, r6
 8009eee:	f7ff fd19 	bl	8009924 <_Balloc>
 8009ef2:	4602      	mov	r2, r0
 8009ef4:	b928      	cbnz	r0, 8009f02 <__mdiff+0x2e>
 8009ef6:	4b3f      	ldr	r3, [pc, #252]	@ (8009ff4 <__mdiff+0x120>)
 8009ef8:	f240 2137 	movw	r1, #567	@ 0x237
 8009efc:	483e      	ldr	r0, [pc, #248]	@ (8009ff8 <__mdiff+0x124>)
 8009efe:	f001 fa47 	bl	800b390 <__assert_func>
 8009f02:	2301      	movs	r3, #1
 8009f04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f08:	4610      	mov	r0, r2
 8009f0a:	b003      	add	sp, #12
 8009f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f10:	bfbc      	itt	lt
 8009f12:	464b      	movlt	r3, r9
 8009f14:	46a1      	movlt	r9, r4
 8009f16:	4630      	mov	r0, r6
 8009f18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009f1c:	bfba      	itte	lt
 8009f1e:	461c      	movlt	r4, r3
 8009f20:	2501      	movlt	r5, #1
 8009f22:	2500      	movge	r5, #0
 8009f24:	f7ff fcfe 	bl	8009924 <_Balloc>
 8009f28:	4602      	mov	r2, r0
 8009f2a:	b918      	cbnz	r0, 8009f34 <__mdiff+0x60>
 8009f2c:	4b31      	ldr	r3, [pc, #196]	@ (8009ff4 <__mdiff+0x120>)
 8009f2e:	f240 2145 	movw	r1, #581	@ 0x245
 8009f32:	e7e3      	b.n	8009efc <__mdiff+0x28>
 8009f34:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009f38:	6926      	ldr	r6, [r4, #16]
 8009f3a:	60c5      	str	r5, [r0, #12]
 8009f3c:	f109 0310 	add.w	r3, r9, #16
 8009f40:	f109 0514 	add.w	r5, r9, #20
 8009f44:	f104 0e14 	add.w	lr, r4, #20
 8009f48:	f100 0b14 	add.w	fp, r0, #20
 8009f4c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009f50:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f54:	9301      	str	r3, [sp, #4]
 8009f56:	46d9      	mov	r9, fp
 8009f58:	f04f 0c00 	mov.w	ip, #0
 8009f5c:	9b01      	ldr	r3, [sp, #4]
 8009f5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f62:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f66:	9301      	str	r3, [sp, #4]
 8009f68:	fa1f f38a 	uxth.w	r3, sl
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	b283      	uxth	r3, r0
 8009f70:	1acb      	subs	r3, r1, r3
 8009f72:	0c00      	lsrs	r0, r0, #16
 8009f74:	4463      	add	r3, ip
 8009f76:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f7a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f84:	4576      	cmp	r6, lr
 8009f86:	f849 3b04 	str.w	r3, [r9], #4
 8009f8a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f8e:	d8e5      	bhi.n	8009f5c <__mdiff+0x88>
 8009f90:	1b33      	subs	r3, r6, r4
 8009f92:	3b15      	subs	r3, #21
 8009f94:	f023 0303 	bic.w	r3, r3, #3
 8009f98:	3415      	adds	r4, #21
 8009f9a:	3304      	adds	r3, #4
 8009f9c:	42a6      	cmp	r6, r4
 8009f9e:	bf38      	it	cc
 8009fa0:	2304      	movcc	r3, #4
 8009fa2:	441d      	add	r5, r3
 8009fa4:	445b      	add	r3, fp
 8009fa6:	461e      	mov	r6, r3
 8009fa8:	462c      	mov	r4, r5
 8009faa:	4544      	cmp	r4, r8
 8009fac:	d30e      	bcc.n	8009fcc <__mdiff+0xf8>
 8009fae:	f108 0103 	add.w	r1, r8, #3
 8009fb2:	1b49      	subs	r1, r1, r5
 8009fb4:	f021 0103 	bic.w	r1, r1, #3
 8009fb8:	3d03      	subs	r5, #3
 8009fba:	45a8      	cmp	r8, r5
 8009fbc:	bf38      	it	cc
 8009fbe:	2100      	movcc	r1, #0
 8009fc0:	440b      	add	r3, r1
 8009fc2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fc6:	b191      	cbz	r1, 8009fee <__mdiff+0x11a>
 8009fc8:	6117      	str	r7, [r2, #16]
 8009fca:	e79d      	b.n	8009f08 <__mdiff+0x34>
 8009fcc:	f854 1b04 	ldr.w	r1, [r4], #4
 8009fd0:	46e6      	mov	lr, ip
 8009fd2:	0c08      	lsrs	r0, r1, #16
 8009fd4:	fa1c fc81 	uxtah	ip, ip, r1
 8009fd8:	4471      	add	r1, lr
 8009fda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009fde:	b289      	uxth	r1, r1
 8009fe0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009fe4:	f846 1b04 	str.w	r1, [r6], #4
 8009fe8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009fec:	e7dd      	b.n	8009faa <__mdiff+0xd6>
 8009fee:	3f01      	subs	r7, #1
 8009ff0:	e7e7      	b.n	8009fc2 <__mdiff+0xee>
 8009ff2:	bf00      	nop
 8009ff4:	0800c1c1 	.word	0x0800c1c1
 8009ff8:	0800c1d2 	.word	0x0800c1d2

08009ffc <__ulp>:
 8009ffc:	b082      	sub	sp, #8
 8009ffe:	ed8d 0b00 	vstr	d0, [sp]
 800a002:	9a01      	ldr	r2, [sp, #4]
 800a004:	4b0f      	ldr	r3, [pc, #60]	@ (800a044 <__ulp+0x48>)
 800a006:	4013      	ands	r3, r2
 800a008:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	dc08      	bgt.n	800a022 <__ulp+0x26>
 800a010:	425b      	negs	r3, r3
 800a012:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a016:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a01a:	da04      	bge.n	800a026 <__ulp+0x2a>
 800a01c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a020:	4113      	asrs	r3, r2
 800a022:	2200      	movs	r2, #0
 800a024:	e008      	b.n	800a038 <__ulp+0x3c>
 800a026:	f1a2 0314 	sub.w	r3, r2, #20
 800a02a:	2b1e      	cmp	r3, #30
 800a02c:	bfda      	itte	le
 800a02e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a032:	40da      	lsrle	r2, r3
 800a034:	2201      	movgt	r2, #1
 800a036:	2300      	movs	r3, #0
 800a038:	4619      	mov	r1, r3
 800a03a:	4610      	mov	r0, r2
 800a03c:	ec41 0b10 	vmov	d0, r0, r1
 800a040:	b002      	add	sp, #8
 800a042:	4770      	bx	lr
 800a044:	7ff00000 	.word	0x7ff00000

0800a048 <__b2d>:
 800a048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a04c:	6906      	ldr	r6, [r0, #16]
 800a04e:	f100 0814 	add.w	r8, r0, #20
 800a052:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a056:	1f37      	subs	r7, r6, #4
 800a058:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a05c:	4610      	mov	r0, r2
 800a05e:	f7ff fd53 	bl	8009b08 <__hi0bits>
 800a062:	f1c0 0320 	rsb	r3, r0, #32
 800a066:	280a      	cmp	r0, #10
 800a068:	600b      	str	r3, [r1, #0]
 800a06a:	491b      	ldr	r1, [pc, #108]	@ (800a0d8 <__b2d+0x90>)
 800a06c:	dc15      	bgt.n	800a09a <__b2d+0x52>
 800a06e:	f1c0 0c0b 	rsb	ip, r0, #11
 800a072:	fa22 f30c 	lsr.w	r3, r2, ip
 800a076:	45b8      	cmp	r8, r7
 800a078:	ea43 0501 	orr.w	r5, r3, r1
 800a07c:	bf34      	ite	cc
 800a07e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a082:	2300      	movcs	r3, #0
 800a084:	3015      	adds	r0, #21
 800a086:	fa02 f000 	lsl.w	r0, r2, r0
 800a08a:	fa23 f30c 	lsr.w	r3, r3, ip
 800a08e:	4303      	orrs	r3, r0
 800a090:	461c      	mov	r4, r3
 800a092:	ec45 4b10 	vmov	d0, r4, r5
 800a096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a09a:	45b8      	cmp	r8, r7
 800a09c:	bf3a      	itte	cc
 800a09e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a0a2:	f1a6 0708 	subcc.w	r7, r6, #8
 800a0a6:	2300      	movcs	r3, #0
 800a0a8:	380b      	subs	r0, #11
 800a0aa:	d012      	beq.n	800a0d2 <__b2d+0x8a>
 800a0ac:	f1c0 0120 	rsb	r1, r0, #32
 800a0b0:	fa23 f401 	lsr.w	r4, r3, r1
 800a0b4:	4082      	lsls	r2, r0
 800a0b6:	4322      	orrs	r2, r4
 800a0b8:	4547      	cmp	r7, r8
 800a0ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a0be:	bf8c      	ite	hi
 800a0c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a0c4:	2200      	movls	r2, #0
 800a0c6:	4083      	lsls	r3, r0
 800a0c8:	40ca      	lsrs	r2, r1
 800a0ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a0ce:	4313      	orrs	r3, r2
 800a0d0:	e7de      	b.n	800a090 <__b2d+0x48>
 800a0d2:	ea42 0501 	orr.w	r5, r2, r1
 800a0d6:	e7db      	b.n	800a090 <__b2d+0x48>
 800a0d8:	3ff00000 	.word	0x3ff00000

0800a0dc <__d2b>:
 800a0dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0e0:	460f      	mov	r7, r1
 800a0e2:	2101      	movs	r1, #1
 800a0e4:	ec59 8b10 	vmov	r8, r9, d0
 800a0e8:	4616      	mov	r6, r2
 800a0ea:	f7ff fc1b 	bl	8009924 <_Balloc>
 800a0ee:	4604      	mov	r4, r0
 800a0f0:	b930      	cbnz	r0, 800a100 <__d2b+0x24>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	4b23      	ldr	r3, [pc, #140]	@ (800a184 <__d2b+0xa8>)
 800a0f6:	4824      	ldr	r0, [pc, #144]	@ (800a188 <__d2b+0xac>)
 800a0f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800a0fc:	f001 f948 	bl	800b390 <__assert_func>
 800a100:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a104:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a108:	b10d      	cbz	r5, 800a10e <__d2b+0x32>
 800a10a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a10e:	9301      	str	r3, [sp, #4]
 800a110:	f1b8 0300 	subs.w	r3, r8, #0
 800a114:	d023      	beq.n	800a15e <__d2b+0x82>
 800a116:	4668      	mov	r0, sp
 800a118:	9300      	str	r3, [sp, #0]
 800a11a:	f7ff fd14 	bl	8009b46 <__lo0bits>
 800a11e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a122:	b1d0      	cbz	r0, 800a15a <__d2b+0x7e>
 800a124:	f1c0 0320 	rsb	r3, r0, #32
 800a128:	fa02 f303 	lsl.w	r3, r2, r3
 800a12c:	430b      	orrs	r3, r1
 800a12e:	40c2      	lsrs	r2, r0
 800a130:	6163      	str	r3, [r4, #20]
 800a132:	9201      	str	r2, [sp, #4]
 800a134:	9b01      	ldr	r3, [sp, #4]
 800a136:	61a3      	str	r3, [r4, #24]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	bf0c      	ite	eq
 800a13c:	2201      	moveq	r2, #1
 800a13e:	2202      	movne	r2, #2
 800a140:	6122      	str	r2, [r4, #16]
 800a142:	b1a5      	cbz	r5, 800a16e <__d2b+0x92>
 800a144:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a148:	4405      	add	r5, r0
 800a14a:	603d      	str	r5, [r7, #0]
 800a14c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a150:	6030      	str	r0, [r6, #0]
 800a152:	4620      	mov	r0, r4
 800a154:	b003      	add	sp, #12
 800a156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a15a:	6161      	str	r1, [r4, #20]
 800a15c:	e7ea      	b.n	800a134 <__d2b+0x58>
 800a15e:	a801      	add	r0, sp, #4
 800a160:	f7ff fcf1 	bl	8009b46 <__lo0bits>
 800a164:	9b01      	ldr	r3, [sp, #4]
 800a166:	6163      	str	r3, [r4, #20]
 800a168:	3020      	adds	r0, #32
 800a16a:	2201      	movs	r2, #1
 800a16c:	e7e8      	b.n	800a140 <__d2b+0x64>
 800a16e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a172:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a176:	6038      	str	r0, [r7, #0]
 800a178:	6918      	ldr	r0, [r3, #16]
 800a17a:	f7ff fcc5 	bl	8009b08 <__hi0bits>
 800a17e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a182:	e7e5      	b.n	800a150 <__d2b+0x74>
 800a184:	0800c1c1 	.word	0x0800c1c1
 800a188:	0800c1d2 	.word	0x0800c1d2

0800a18c <__ratio>:
 800a18c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a190:	4688      	mov	r8, r1
 800a192:	4669      	mov	r1, sp
 800a194:	4681      	mov	r9, r0
 800a196:	f7ff ff57 	bl	800a048 <__b2d>
 800a19a:	a901      	add	r1, sp, #4
 800a19c:	4640      	mov	r0, r8
 800a19e:	ec55 4b10 	vmov	r4, r5, d0
 800a1a2:	f7ff ff51 	bl	800a048 <__b2d>
 800a1a6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800a1aa:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800a1ae:	1ad2      	subs	r2, r2, r3
 800a1b0:	e9dd 3100 	ldrd	r3, r1, [sp]
 800a1b4:	1a5b      	subs	r3, r3, r1
 800a1b6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800a1ba:	ec57 6b10 	vmov	r6, r7, d0
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	bfd6      	itet	le
 800a1c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a1c6:	462a      	movgt	r2, r5
 800a1c8:	463a      	movle	r2, r7
 800a1ca:	46ab      	mov	fp, r5
 800a1cc:	46a2      	mov	sl, r4
 800a1ce:	bfce      	itee	gt
 800a1d0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800a1d4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800a1d8:	ee00 3a90 	vmovle	s1, r3
 800a1dc:	ec4b ab17 	vmov	d7, sl, fp
 800a1e0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800a1e4:	b003      	add	sp, #12
 800a1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a1ea <__copybits>:
 800a1ea:	3901      	subs	r1, #1
 800a1ec:	b570      	push	{r4, r5, r6, lr}
 800a1ee:	1149      	asrs	r1, r1, #5
 800a1f0:	6914      	ldr	r4, [r2, #16]
 800a1f2:	3101      	adds	r1, #1
 800a1f4:	f102 0314 	add.w	r3, r2, #20
 800a1f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a1fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a200:	1f05      	subs	r5, r0, #4
 800a202:	42a3      	cmp	r3, r4
 800a204:	d30c      	bcc.n	800a220 <__copybits+0x36>
 800a206:	1aa3      	subs	r3, r4, r2
 800a208:	3b11      	subs	r3, #17
 800a20a:	f023 0303 	bic.w	r3, r3, #3
 800a20e:	3211      	adds	r2, #17
 800a210:	42a2      	cmp	r2, r4
 800a212:	bf88      	it	hi
 800a214:	2300      	movhi	r3, #0
 800a216:	4418      	add	r0, r3
 800a218:	2300      	movs	r3, #0
 800a21a:	4288      	cmp	r0, r1
 800a21c:	d305      	bcc.n	800a22a <__copybits+0x40>
 800a21e:	bd70      	pop	{r4, r5, r6, pc}
 800a220:	f853 6b04 	ldr.w	r6, [r3], #4
 800a224:	f845 6f04 	str.w	r6, [r5, #4]!
 800a228:	e7eb      	b.n	800a202 <__copybits+0x18>
 800a22a:	f840 3b04 	str.w	r3, [r0], #4
 800a22e:	e7f4      	b.n	800a21a <__copybits+0x30>

0800a230 <__any_on>:
 800a230:	f100 0214 	add.w	r2, r0, #20
 800a234:	6900      	ldr	r0, [r0, #16]
 800a236:	114b      	asrs	r3, r1, #5
 800a238:	4298      	cmp	r0, r3
 800a23a:	b510      	push	{r4, lr}
 800a23c:	db11      	blt.n	800a262 <__any_on+0x32>
 800a23e:	dd0a      	ble.n	800a256 <__any_on+0x26>
 800a240:	f011 011f 	ands.w	r1, r1, #31
 800a244:	d007      	beq.n	800a256 <__any_on+0x26>
 800a246:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a24a:	fa24 f001 	lsr.w	r0, r4, r1
 800a24e:	fa00 f101 	lsl.w	r1, r0, r1
 800a252:	428c      	cmp	r4, r1
 800a254:	d10b      	bne.n	800a26e <__any_on+0x3e>
 800a256:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d803      	bhi.n	800a266 <__any_on+0x36>
 800a25e:	2000      	movs	r0, #0
 800a260:	bd10      	pop	{r4, pc}
 800a262:	4603      	mov	r3, r0
 800a264:	e7f7      	b.n	800a256 <__any_on+0x26>
 800a266:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a26a:	2900      	cmp	r1, #0
 800a26c:	d0f5      	beq.n	800a25a <__any_on+0x2a>
 800a26e:	2001      	movs	r0, #1
 800a270:	e7f6      	b.n	800a260 <__any_on+0x30>

0800a272 <sulp>:
 800a272:	b570      	push	{r4, r5, r6, lr}
 800a274:	4604      	mov	r4, r0
 800a276:	460d      	mov	r5, r1
 800a278:	4616      	mov	r6, r2
 800a27a:	ec45 4b10 	vmov	d0, r4, r5
 800a27e:	f7ff febd 	bl	8009ffc <__ulp>
 800a282:	b17e      	cbz	r6, 800a2a4 <sulp+0x32>
 800a284:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a288:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dd09      	ble.n	800a2a4 <sulp+0x32>
 800a290:	051b      	lsls	r3, r3, #20
 800a292:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800a296:	2000      	movs	r0, #0
 800a298:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800a29c:	ec41 0b17 	vmov	d7, r0, r1
 800a2a0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a2a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a2a8 <_strtod_l>:
 800a2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ac:	ed2d 8b0a 	vpush	{d8-d12}
 800a2b0:	b097      	sub	sp, #92	@ 0x5c
 800a2b2:	4688      	mov	r8, r1
 800a2b4:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	9212      	str	r2, [sp, #72]	@ 0x48
 800a2ba:	9005      	str	r0, [sp, #20]
 800a2bc:	f04f 0a00 	mov.w	sl, #0
 800a2c0:	f04f 0b00 	mov.w	fp, #0
 800a2c4:	460a      	mov	r2, r1
 800a2c6:	9211      	str	r2, [sp, #68]	@ 0x44
 800a2c8:	7811      	ldrb	r1, [r2, #0]
 800a2ca:	292b      	cmp	r1, #43	@ 0x2b
 800a2cc:	d04c      	beq.n	800a368 <_strtod_l+0xc0>
 800a2ce:	d839      	bhi.n	800a344 <_strtod_l+0x9c>
 800a2d0:	290d      	cmp	r1, #13
 800a2d2:	d833      	bhi.n	800a33c <_strtod_l+0x94>
 800a2d4:	2908      	cmp	r1, #8
 800a2d6:	d833      	bhi.n	800a340 <_strtod_l+0x98>
 800a2d8:	2900      	cmp	r1, #0
 800a2da:	d03c      	beq.n	800a356 <_strtod_l+0xae>
 800a2dc:	2200      	movs	r2, #0
 800a2de:	9208      	str	r2, [sp, #32]
 800a2e0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800a2e2:	782a      	ldrb	r2, [r5, #0]
 800a2e4:	2a30      	cmp	r2, #48	@ 0x30
 800a2e6:	f040 80b7 	bne.w	800a458 <_strtod_l+0x1b0>
 800a2ea:	786a      	ldrb	r2, [r5, #1]
 800a2ec:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a2f0:	2a58      	cmp	r2, #88	@ 0x58
 800a2f2:	d170      	bne.n	800a3d6 <_strtod_l+0x12e>
 800a2f4:	9302      	str	r3, [sp, #8]
 800a2f6:	9b08      	ldr	r3, [sp, #32]
 800a2f8:	9301      	str	r3, [sp, #4]
 800a2fa:	ab12      	add	r3, sp, #72	@ 0x48
 800a2fc:	9300      	str	r3, [sp, #0]
 800a2fe:	4a90      	ldr	r2, [pc, #576]	@ (800a540 <_strtod_l+0x298>)
 800a300:	9805      	ldr	r0, [sp, #20]
 800a302:	ab13      	add	r3, sp, #76	@ 0x4c
 800a304:	a911      	add	r1, sp, #68	@ 0x44
 800a306:	f001 f8dd 	bl	800b4c4 <__gethex>
 800a30a:	f010 060f 	ands.w	r6, r0, #15
 800a30e:	4604      	mov	r4, r0
 800a310:	d005      	beq.n	800a31e <_strtod_l+0x76>
 800a312:	2e06      	cmp	r6, #6
 800a314:	d12a      	bne.n	800a36c <_strtod_l+0xc4>
 800a316:	3501      	adds	r5, #1
 800a318:	2300      	movs	r3, #0
 800a31a:	9511      	str	r5, [sp, #68]	@ 0x44
 800a31c:	9308      	str	r3, [sp, #32]
 800a31e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a320:	2b00      	cmp	r3, #0
 800a322:	f040 8537 	bne.w	800ad94 <_strtod_l+0xaec>
 800a326:	9b08      	ldr	r3, [sp, #32]
 800a328:	ec4b ab10 	vmov	d0, sl, fp
 800a32c:	b1cb      	cbz	r3, 800a362 <_strtod_l+0xba>
 800a32e:	eeb1 0b40 	vneg.f64	d0, d0
 800a332:	b017      	add	sp, #92	@ 0x5c
 800a334:	ecbd 8b0a 	vpop	{d8-d12}
 800a338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a33c:	2920      	cmp	r1, #32
 800a33e:	d1cd      	bne.n	800a2dc <_strtod_l+0x34>
 800a340:	3201      	adds	r2, #1
 800a342:	e7c0      	b.n	800a2c6 <_strtod_l+0x1e>
 800a344:	292d      	cmp	r1, #45	@ 0x2d
 800a346:	d1c9      	bne.n	800a2dc <_strtod_l+0x34>
 800a348:	2101      	movs	r1, #1
 800a34a:	9108      	str	r1, [sp, #32]
 800a34c:	1c51      	adds	r1, r2, #1
 800a34e:	9111      	str	r1, [sp, #68]	@ 0x44
 800a350:	7852      	ldrb	r2, [r2, #1]
 800a352:	2a00      	cmp	r2, #0
 800a354:	d1c4      	bne.n	800a2e0 <_strtod_l+0x38>
 800a356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a358:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	f040 8517 	bne.w	800ad90 <_strtod_l+0xae8>
 800a362:	ec4b ab10 	vmov	d0, sl, fp
 800a366:	e7e4      	b.n	800a332 <_strtod_l+0x8a>
 800a368:	2100      	movs	r1, #0
 800a36a:	e7ee      	b.n	800a34a <_strtod_l+0xa2>
 800a36c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a36e:	b13a      	cbz	r2, 800a380 <_strtod_l+0xd8>
 800a370:	2135      	movs	r1, #53	@ 0x35
 800a372:	a814      	add	r0, sp, #80	@ 0x50
 800a374:	f7ff ff39 	bl	800a1ea <__copybits>
 800a378:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a37a:	9805      	ldr	r0, [sp, #20]
 800a37c:	f7ff fb12 	bl	80099a4 <_Bfree>
 800a380:	1e73      	subs	r3, r6, #1
 800a382:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a384:	2b04      	cmp	r3, #4
 800a386:	d806      	bhi.n	800a396 <_strtod_l+0xee>
 800a388:	e8df f003 	tbb	[pc, r3]
 800a38c:	201d0314 	.word	0x201d0314
 800a390:	14          	.byte	0x14
 800a391:	00          	.byte	0x00
 800a392:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800a396:	05e3      	lsls	r3, r4, #23
 800a398:	bf48      	it	mi
 800a39a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a39e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a3a2:	0d1b      	lsrs	r3, r3, #20
 800a3a4:	051b      	lsls	r3, r3, #20
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1b9      	bne.n	800a31e <_strtod_l+0x76>
 800a3aa:	f7fe fb9f 	bl	8008aec <__errno>
 800a3ae:	2322      	movs	r3, #34	@ 0x22
 800a3b0:	6003      	str	r3, [r0, #0]
 800a3b2:	e7b4      	b.n	800a31e <_strtod_l+0x76>
 800a3b4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800a3b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a3bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a3c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a3c4:	e7e7      	b.n	800a396 <_strtod_l+0xee>
 800a3c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a548 <_strtod_l+0x2a0>
 800a3ca:	e7e4      	b.n	800a396 <_strtod_l+0xee>
 800a3cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a3d0:	f04f 3aff 	mov.w	sl, #4294967295
 800a3d4:	e7df      	b.n	800a396 <_strtod_l+0xee>
 800a3d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3d8:	1c5a      	adds	r2, r3, #1
 800a3da:	9211      	str	r2, [sp, #68]	@ 0x44
 800a3dc:	785b      	ldrb	r3, [r3, #1]
 800a3de:	2b30      	cmp	r3, #48	@ 0x30
 800a3e0:	d0f9      	beq.n	800a3d6 <_strtod_l+0x12e>
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d09b      	beq.n	800a31e <_strtod_l+0x76>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	9307      	str	r3, [sp, #28]
 800a3ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	9306      	str	r3, [sp, #24]
 800a3f2:	4699      	mov	r9, r3
 800a3f4:	461d      	mov	r5, r3
 800a3f6:	220a      	movs	r2, #10
 800a3f8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800a3fa:	7804      	ldrb	r4, [r0, #0]
 800a3fc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800a400:	b2d9      	uxtb	r1, r3
 800a402:	2909      	cmp	r1, #9
 800a404:	d92a      	bls.n	800a45c <_strtod_l+0x1b4>
 800a406:	494f      	ldr	r1, [pc, #316]	@ (800a544 <_strtod_l+0x29c>)
 800a408:	2201      	movs	r2, #1
 800a40a:	f000 ff87 	bl	800b31c <strncmp>
 800a40e:	b398      	cbz	r0, 800a478 <_strtod_l+0x1d0>
 800a410:	2000      	movs	r0, #0
 800a412:	4622      	mov	r2, r4
 800a414:	462b      	mov	r3, r5
 800a416:	4607      	mov	r7, r0
 800a418:	4601      	mov	r1, r0
 800a41a:	2a65      	cmp	r2, #101	@ 0x65
 800a41c:	d001      	beq.n	800a422 <_strtod_l+0x17a>
 800a41e:	2a45      	cmp	r2, #69	@ 0x45
 800a420:	d118      	bne.n	800a454 <_strtod_l+0x1ac>
 800a422:	b91b      	cbnz	r3, 800a42c <_strtod_l+0x184>
 800a424:	9b07      	ldr	r3, [sp, #28]
 800a426:	4303      	orrs	r3, r0
 800a428:	d095      	beq.n	800a356 <_strtod_l+0xae>
 800a42a:	2300      	movs	r3, #0
 800a42c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800a430:	f108 0201 	add.w	r2, r8, #1
 800a434:	9211      	str	r2, [sp, #68]	@ 0x44
 800a436:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a43a:	2a2b      	cmp	r2, #43	@ 0x2b
 800a43c:	d074      	beq.n	800a528 <_strtod_l+0x280>
 800a43e:	2a2d      	cmp	r2, #45	@ 0x2d
 800a440:	d07a      	beq.n	800a538 <_strtod_l+0x290>
 800a442:	f04f 0e00 	mov.w	lr, #0
 800a446:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800a44a:	2c09      	cmp	r4, #9
 800a44c:	f240 8082 	bls.w	800a554 <_strtod_l+0x2ac>
 800a450:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800a454:	2400      	movs	r4, #0
 800a456:	e09d      	b.n	800a594 <_strtod_l+0x2ec>
 800a458:	2300      	movs	r3, #0
 800a45a:	e7c5      	b.n	800a3e8 <_strtod_l+0x140>
 800a45c:	2d08      	cmp	r5, #8
 800a45e:	bfc8      	it	gt
 800a460:	9906      	ldrgt	r1, [sp, #24]
 800a462:	f100 0001 	add.w	r0, r0, #1
 800a466:	bfca      	itet	gt
 800a468:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a46c:	fb02 3909 	mlale	r9, r2, r9, r3
 800a470:	9306      	strgt	r3, [sp, #24]
 800a472:	3501      	adds	r5, #1
 800a474:	9011      	str	r0, [sp, #68]	@ 0x44
 800a476:	e7bf      	b.n	800a3f8 <_strtod_l+0x150>
 800a478:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a47a:	1c5a      	adds	r2, r3, #1
 800a47c:	9211      	str	r2, [sp, #68]	@ 0x44
 800a47e:	785a      	ldrb	r2, [r3, #1]
 800a480:	b3bd      	cbz	r5, 800a4f2 <_strtod_l+0x24a>
 800a482:	4607      	mov	r7, r0
 800a484:	462b      	mov	r3, r5
 800a486:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a48a:	2909      	cmp	r1, #9
 800a48c:	d912      	bls.n	800a4b4 <_strtod_l+0x20c>
 800a48e:	2101      	movs	r1, #1
 800a490:	e7c3      	b.n	800a41a <_strtod_l+0x172>
 800a492:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a494:	1c5a      	adds	r2, r3, #1
 800a496:	9211      	str	r2, [sp, #68]	@ 0x44
 800a498:	785a      	ldrb	r2, [r3, #1]
 800a49a:	3001      	adds	r0, #1
 800a49c:	2a30      	cmp	r2, #48	@ 0x30
 800a49e:	d0f8      	beq.n	800a492 <_strtod_l+0x1ea>
 800a4a0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a4a4:	2b08      	cmp	r3, #8
 800a4a6:	f200 847a 	bhi.w	800ad9e <_strtod_l+0xaf6>
 800a4aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a4ac:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4ae:	4607      	mov	r7, r0
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	3a30      	subs	r2, #48	@ 0x30
 800a4b6:	f100 0101 	add.w	r1, r0, #1
 800a4ba:	d014      	beq.n	800a4e6 <_strtod_l+0x23e>
 800a4bc:	440f      	add	r7, r1
 800a4be:	469c      	mov	ip, r3
 800a4c0:	f04f 0e0a 	mov.w	lr, #10
 800a4c4:	f10c 0401 	add.w	r4, ip, #1
 800a4c8:	1ae6      	subs	r6, r4, r3
 800a4ca:	42b1      	cmp	r1, r6
 800a4cc:	dc13      	bgt.n	800a4f6 <_strtod_l+0x24e>
 800a4ce:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a4d2:	1819      	adds	r1, r3, r0
 800a4d4:	2908      	cmp	r1, #8
 800a4d6:	f103 0301 	add.w	r3, r3, #1
 800a4da:	4403      	add	r3, r0
 800a4dc:	dc19      	bgt.n	800a512 <_strtod_l+0x26a>
 800a4de:	210a      	movs	r1, #10
 800a4e0:	fb01 2909 	mla	r9, r1, r9, r2
 800a4e4:	2100      	movs	r1, #0
 800a4e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a4e8:	1c50      	adds	r0, r2, #1
 800a4ea:	9011      	str	r0, [sp, #68]	@ 0x44
 800a4ec:	7852      	ldrb	r2, [r2, #1]
 800a4ee:	4608      	mov	r0, r1
 800a4f0:	e7c9      	b.n	800a486 <_strtod_l+0x1de>
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	e7d2      	b.n	800a49c <_strtod_l+0x1f4>
 800a4f6:	f1bc 0f08 	cmp.w	ip, #8
 800a4fa:	dc03      	bgt.n	800a504 <_strtod_l+0x25c>
 800a4fc:	fb0e f909 	mul.w	r9, lr, r9
 800a500:	46a4      	mov	ip, r4
 800a502:	e7df      	b.n	800a4c4 <_strtod_l+0x21c>
 800a504:	2c10      	cmp	r4, #16
 800a506:	bfde      	ittt	le
 800a508:	9e06      	ldrle	r6, [sp, #24]
 800a50a:	fb0e f606 	mulle.w	r6, lr, r6
 800a50e:	9606      	strle	r6, [sp, #24]
 800a510:	e7f6      	b.n	800a500 <_strtod_l+0x258>
 800a512:	290f      	cmp	r1, #15
 800a514:	bfdf      	itttt	le
 800a516:	9806      	ldrle	r0, [sp, #24]
 800a518:	210a      	movle	r1, #10
 800a51a:	fb01 2200 	mlale	r2, r1, r0, r2
 800a51e:	9206      	strle	r2, [sp, #24]
 800a520:	e7e0      	b.n	800a4e4 <_strtod_l+0x23c>
 800a522:	2700      	movs	r7, #0
 800a524:	2101      	movs	r1, #1
 800a526:	e77d      	b.n	800a424 <_strtod_l+0x17c>
 800a528:	f04f 0e00 	mov.w	lr, #0
 800a52c:	f108 0202 	add.w	r2, r8, #2
 800a530:	9211      	str	r2, [sp, #68]	@ 0x44
 800a532:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a536:	e786      	b.n	800a446 <_strtod_l+0x19e>
 800a538:	f04f 0e01 	mov.w	lr, #1
 800a53c:	e7f6      	b.n	800a52c <_strtod_l+0x284>
 800a53e:	bf00      	nop
 800a540:	0800c3f4 	.word	0x0800c3f4
 800a544:	0800c22b 	.word	0x0800c22b
 800a548:	7ff00000 	.word	0x7ff00000
 800a54c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a54e:	1c54      	adds	r4, r2, #1
 800a550:	9411      	str	r4, [sp, #68]	@ 0x44
 800a552:	7852      	ldrb	r2, [r2, #1]
 800a554:	2a30      	cmp	r2, #48	@ 0x30
 800a556:	d0f9      	beq.n	800a54c <_strtod_l+0x2a4>
 800a558:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800a55c:	2c08      	cmp	r4, #8
 800a55e:	f63f af79 	bhi.w	800a454 <_strtod_l+0x1ac>
 800a562:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800a566:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a568:	9209      	str	r2, [sp, #36]	@ 0x24
 800a56a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a56c:	1c54      	adds	r4, r2, #1
 800a56e:	9411      	str	r4, [sp, #68]	@ 0x44
 800a570:	7852      	ldrb	r2, [r2, #1]
 800a572:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800a576:	2e09      	cmp	r6, #9
 800a578:	d937      	bls.n	800a5ea <_strtod_l+0x342>
 800a57a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a57c:	1ba4      	subs	r4, r4, r6
 800a57e:	2c08      	cmp	r4, #8
 800a580:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800a584:	dc02      	bgt.n	800a58c <_strtod_l+0x2e4>
 800a586:	4564      	cmp	r4, ip
 800a588:	bfa8      	it	ge
 800a58a:	4664      	movge	r4, ip
 800a58c:	f1be 0f00 	cmp.w	lr, #0
 800a590:	d000      	beq.n	800a594 <_strtod_l+0x2ec>
 800a592:	4264      	negs	r4, r4
 800a594:	2b00      	cmp	r3, #0
 800a596:	d14d      	bne.n	800a634 <_strtod_l+0x38c>
 800a598:	9b07      	ldr	r3, [sp, #28]
 800a59a:	4318      	orrs	r0, r3
 800a59c:	f47f aebf 	bne.w	800a31e <_strtod_l+0x76>
 800a5a0:	2900      	cmp	r1, #0
 800a5a2:	f47f aed8 	bne.w	800a356 <_strtod_l+0xae>
 800a5a6:	2a69      	cmp	r2, #105	@ 0x69
 800a5a8:	d027      	beq.n	800a5fa <_strtod_l+0x352>
 800a5aa:	dc24      	bgt.n	800a5f6 <_strtod_l+0x34e>
 800a5ac:	2a49      	cmp	r2, #73	@ 0x49
 800a5ae:	d024      	beq.n	800a5fa <_strtod_l+0x352>
 800a5b0:	2a4e      	cmp	r2, #78	@ 0x4e
 800a5b2:	f47f aed0 	bne.w	800a356 <_strtod_l+0xae>
 800a5b6:	4997      	ldr	r1, [pc, #604]	@ (800a814 <_strtod_l+0x56c>)
 800a5b8:	a811      	add	r0, sp, #68	@ 0x44
 800a5ba:	f001 f9a5 	bl	800b908 <__match>
 800a5be:	2800      	cmp	r0, #0
 800a5c0:	f43f aec9 	beq.w	800a356 <_strtod_l+0xae>
 800a5c4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	2b28      	cmp	r3, #40	@ 0x28
 800a5ca:	d12d      	bne.n	800a628 <_strtod_l+0x380>
 800a5cc:	4992      	ldr	r1, [pc, #584]	@ (800a818 <_strtod_l+0x570>)
 800a5ce:	aa14      	add	r2, sp, #80	@ 0x50
 800a5d0:	a811      	add	r0, sp, #68	@ 0x44
 800a5d2:	f001 f9ad 	bl	800b930 <__hexnan>
 800a5d6:	2805      	cmp	r0, #5
 800a5d8:	d126      	bne.n	800a628 <_strtod_l+0x380>
 800a5da:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a5dc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800a5e0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a5e4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a5e8:	e699      	b.n	800a31e <_strtod_l+0x76>
 800a5ea:	240a      	movs	r4, #10
 800a5ec:	fb04 2c0c 	mla	ip, r4, ip, r2
 800a5f0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800a5f4:	e7b9      	b.n	800a56a <_strtod_l+0x2c2>
 800a5f6:	2a6e      	cmp	r2, #110	@ 0x6e
 800a5f8:	e7db      	b.n	800a5b2 <_strtod_l+0x30a>
 800a5fa:	4988      	ldr	r1, [pc, #544]	@ (800a81c <_strtod_l+0x574>)
 800a5fc:	a811      	add	r0, sp, #68	@ 0x44
 800a5fe:	f001 f983 	bl	800b908 <__match>
 800a602:	2800      	cmp	r0, #0
 800a604:	f43f aea7 	beq.w	800a356 <_strtod_l+0xae>
 800a608:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a60a:	4985      	ldr	r1, [pc, #532]	@ (800a820 <_strtod_l+0x578>)
 800a60c:	3b01      	subs	r3, #1
 800a60e:	a811      	add	r0, sp, #68	@ 0x44
 800a610:	9311      	str	r3, [sp, #68]	@ 0x44
 800a612:	f001 f979 	bl	800b908 <__match>
 800a616:	b910      	cbnz	r0, 800a61e <_strtod_l+0x376>
 800a618:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a61a:	3301      	adds	r3, #1
 800a61c:	9311      	str	r3, [sp, #68]	@ 0x44
 800a61e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800a834 <_strtod_l+0x58c>
 800a622:	f04f 0a00 	mov.w	sl, #0
 800a626:	e67a      	b.n	800a31e <_strtod_l+0x76>
 800a628:	487e      	ldr	r0, [pc, #504]	@ (800a824 <_strtod_l+0x57c>)
 800a62a:	f000 fea9 	bl	800b380 <nan>
 800a62e:	ec5b ab10 	vmov	sl, fp, d0
 800a632:	e674      	b.n	800a31e <_strtod_l+0x76>
 800a634:	ee07 9a90 	vmov	s15, r9
 800a638:	1be2      	subs	r2, r4, r7
 800a63a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a63e:	2d00      	cmp	r5, #0
 800a640:	bf08      	it	eq
 800a642:	461d      	moveq	r5, r3
 800a644:	2b10      	cmp	r3, #16
 800a646:	9209      	str	r2, [sp, #36]	@ 0x24
 800a648:	461a      	mov	r2, r3
 800a64a:	bfa8      	it	ge
 800a64c:	2210      	movge	r2, #16
 800a64e:	2b09      	cmp	r3, #9
 800a650:	ec5b ab17 	vmov	sl, fp, d7
 800a654:	dc15      	bgt.n	800a682 <_strtod_l+0x3da>
 800a656:	1be1      	subs	r1, r4, r7
 800a658:	2900      	cmp	r1, #0
 800a65a:	f43f ae60 	beq.w	800a31e <_strtod_l+0x76>
 800a65e:	eba4 0107 	sub.w	r1, r4, r7
 800a662:	dd72      	ble.n	800a74a <_strtod_l+0x4a2>
 800a664:	2916      	cmp	r1, #22
 800a666:	dc59      	bgt.n	800a71c <_strtod_l+0x474>
 800a668:	4b6f      	ldr	r3, [pc, #444]	@ (800a828 <_strtod_l+0x580>)
 800a66a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a66c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a670:	ed93 7b00 	vldr	d7, [r3]
 800a674:	ec4b ab16 	vmov	d6, sl, fp
 800a678:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a67c:	ec5b ab17 	vmov	sl, fp, d7
 800a680:	e64d      	b.n	800a31e <_strtod_l+0x76>
 800a682:	4969      	ldr	r1, [pc, #420]	@ (800a828 <_strtod_l+0x580>)
 800a684:	eddd 6a06 	vldr	s13, [sp, #24]
 800a688:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a68c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800a690:	2b0f      	cmp	r3, #15
 800a692:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a696:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a69a:	ec5b ab16 	vmov	sl, fp, d6
 800a69e:	ddda      	ble.n	800a656 <_strtod_l+0x3ae>
 800a6a0:	1a9a      	subs	r2, r3, r2
 800a6a2:	1be1      	subs	r1, r4, r7
 800a6a4:	440a      	add	r2, r1
 800a6a6:	2a00      	cmp	r2, #0
 800a6a8:	f340 8094 	ble.w	800a7d4 <_strtod_l+0x52c>
 800a6ac:	f012 000f 	ands.w	r0, r2, #15
 800a6b0:	d00a      	beq.n	800a6c8 <_strtod_l+0x420>
 800a6b2:	495d      	ldr	r1, [pc, #372]	@ (800a828 <_strtod_l+0x580>)
 800a6b4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a6b8:	ed91 7b00 	vldr	d7, [r1]
 800a6bc:	ec4b ab16 	vmov	d6, sl, fp
 800a6c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a6c4:	ec5b ab17 	vmov	sl, fp, d7
 800a6c8:	f032 020f 	bics.w	r2, r2, #15
 800a6cc:	d073      	beq.n	800a7b6 <_strtod_l+0x50e>
 800a6ce:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800a6d2:	dd47      	ble.n	800a764 <_strtod_l+0x4bc>
 800a6d4:	2400      	movs	r4, #0
 800a6d6:	4625      	mov	r5, r4
 800a6d8:	9407      	str	r4, [sp, #28]
 800a6da:	4626      	mov	r6, r4
 800a6dc:	9a05      	ldr	r2, [sp, #20]
 800a6de:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a834 <_strtod_l+0x58c>
 800a6e2:	2322      	movs	r3, #34	@ 0x22
 800a6e4:	6013      	str	r3, [r2, #0]
 800a6e6:	f04f 0a00 	mov.w	sl, #0
 800a6ea:	9b07      	ldr	r3, [sp, #28]
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	f43f ae16 	beq.w	800a31e <_strtod_l+0x76>
 800a6f2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a6f4:	9805      	ldr	r0, [sp, #20]
 800a6f6:	f7ff f955 	bl	80099a4 <_Bfree>
 800a6fa:	9805      	ldr	r0, [sp, #20]
 800a6fc:	4631      	mov	r1, r6
 800a6fe:	f7ff f951 	bl	80099a4 <_Bfree>
 800a702:	9805      	ldr	r0, [sp, #20]
 800a704:	4629      	mov	r1, r5
 800a706:	f7ff f94d 	bl	80099a4 <_Bfree>
 800a70a:	9907      	ldr	r1, [sp, #28]
 800a70c:	9805      	ldr	r0, [sp, #20]
 800a70e:	f7ff f949 	bl	80099a4 <_Bfree>
 800a712:	9805      	ldr	r0, [sp, #20]
 800a714:	4621      	mov	r1, r4
 800a716:	f7ff f945 	bl	80099a4 <_Bfree>
 800a71a:	e600      	b.n	800a31e <_strtod_l+0x76>
 800a71c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800a720:	1be0      	subs	r0, r4, r7
 800a722:	4281      	cmp	r1, r0
 800a724:	dbbc      	blt.n	800a6a0 <_strtod_l+0x3f8>
 800a726:	4a40      	ldr	r2, [pc, #256]	@ (800a828 <_strtod_l+0x580>)
 800a728:	f1c3 030f 	rsb	r3, r3, #15
 800a72c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a730:	ed91 7b00 	vldr	d7, [r1]
 800a734:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a736:	ec4b ab16 	vmov	d6, sl, fp
 800a73a:	1acb      	subs	r3, r1, r3
 800a73c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a740:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a744:	ed92 6b00 	vldr	d6, [r2]
 800a748:	e796      	b.n	800a678 <_strtod_l+0x3d0>
 800a74a:	3116      	adds	r1, #22
 800a74c:	dba8      	blt.n	800a6a0 <_strtod_l+0x3f8>
 800a74e:	4b36      	ldr	r3, [pc, #216]	@ (800a828 <_strtod_l+0x580>)
 800a750:	1b3c      	subs	r4, r7, r4
 800a752:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a756:	ed94 7b00 	vldr	d7, [r4]
 800a75a:	ec4b ab16 	vmov	d6, sl, fp
 800a75e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a762:	e78b      	b.n	800a67c <_strtod_l+0x3d4>
 800a764:	2000      	movs	r0, #0
 800a766:	ec4b ab17 	vmov	d7, sl, fp
 800a76a:	4e30      	ldr	r6, [pc, #192]	@ (800a82c <_strtod_l+0x584>)
 800a76c:	1112      	asrs	r2, r2, #4
 800a76e:	4601      	mov	r1, r0
 800a770:	2a01      	cmp	r2, #1
 800a772:	dc23      	bgt.n	800a7bc <_strtod_l+0x514>
 800a774:	b108      	cbz	r0, 800a77a <_strtod_l+0x4d2>
 800a776:	ec5b ab17 	vmov	sl, fp, d7
 800a77a:	4a2c      	ldr	r2, [pc, #176]	@ (800a82c <_strtod_l+0x584>)
 800a77c:	482c      	ldr	r0, [pc, #176]	@ (800a830 <_strtod_l+0x588>)
 800a77e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a782:	ed92 7b00 	vldr	d7, [r2]
 800a786:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a78a:	ec4b ab16 	vmov	d6, sl, fp
 800a78e:	4a29      	ldr	r2, [pc, #164]	@ (800a834 <_strtod_l+0x58c>)
 800a790:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a794:	ee17 1a90 	vmov	r1, s15
 800a798:	400a      	ands	r2, r1
 800a79a:	4282      	cmp	r2, r0
 800a79c:	ec5b ab17 	vmov	sl, fp, d7
 800a7a0:	d898      	bhi.n	800a6d4 <_strtod_l+0x42c>
 800a7a2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800a7a6:	4282      	cmp	r2, r0
 800a7a8:	bf86      	itte	hi
 800a7aa:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800a838 <_strtod_l+0x590>
 800a7ae:	f04f 3aff 	movhi.w	sl, #4294967295
 800a7b2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	9206      	str	r2, [sp, #24]
 800a7ba:	e076      	b.n	800a8aa <_strtod_l+0x602>
 800a7bc:	f012 0f01 	tst.w	r2, #1
 800a7c0:	d004      	beq.n	800a7cc <_strtod_l+0x524>
 800a7c2:	ed96 6b00 	vldr	d6, [r6]
 800a7c6:	2001      	movs	r0, #1
 800a7c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a7cc:	3101      	adds	r1, #1
 800a7ce:	1052      	asrs	r2, r2, #1
 800a7d0:	3608      	adds	r6, #8
 800a7d2:	e7cd      	b.n	800a770 <_strtod_l+0x4c8>
 800a7d4:	d0ef      	beq.n	800a7b6 <_strtod_l+0x50e>
 800a7d6:	4252      	negs	r2, r2
 800a7d8:	f012 000f 	ands.w	r0, r2, #15
 800a7dc:	d00a      	beq.n	800a7f4 <_strtod_l+0x54c>
 800a7de:	4912      	ldr	r1, [pc, #72]	@ (800a828 <_strtod_l+0x580>)
 800a7e0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a7e4:	ed91 7b00 	vldr	d7, [r1]
 800a7e8:	ec4b ab16 	vmov	d6, sl, fp
 800a7ec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a7f0:	ec5b ab17 	vmov	sl, fp, d7
 800a7f4:	1112      	asrs	r2, r2, #4
 800a7f6:	d0de      	beq.n	800a7b6 <_strtod_l+0x50e>
 800a7f8:	2a1f      	cmp	r2, #31
 800a7fa:	dd1f      	ble.n	800a83c <_strtod_l+0x594>
 800a7fc:	2400      	movs	r4, #0
 800a7fe:	4625      	mov	r5, r4
 800a800:	9407      	str	r4, [sp, #28]
 800a802:	4626      	mov	r6, r4
 800a804:	9a05      	ldr	r2, [sp, #20]
 800a806:	2322      	movs	r3, #34	@ 0x22
 800a808:	f04f 0a00 	mov.w	sl, #0
 800a80c:	f04f 0b00 	mov.w	fp, #0
 800a810:	6013      	str	r3, [r2, #0]
 800a812:	e76a      	b.n	800a6ea <_strtod_l+0x442>
 800a814:	0800c119 	.word	0x0800c119
 800a818:	0800c3e0 	.word	0x0800c3e0
 800a81c:	0800c111 	.word	0x0800c111
 800a820:	0800c148 	.word	0x0800c148
 800a824:	0800c281 	.word	0x0800c281
 800a828:	0800c318 	.word	0x0800c318
 800a82c:	0800c2f0 	.word	0x0800c2f0
 800a830:	7ca00000 	.word	0x7ca00000
 800a834:	7ff00000 	.word	0x7ff00000
 800a838:	7fefffff 	.word	0x7fefffff
 800a83c:	f012 0110 	ands.w	r1, r2, #16
 800a840:	bf18      	it	ne
 800a842:	216a      	movne	r1, #106	@ 0x6a
 800a844:	9106      	str	r1, [sp, #24]
 800a846:	ec4b ab17 	vmov	d7, sl, fp
 800a84a:	49af      	ldr	r1, [pc, #700]	@ (800ab08 <_strtod_l+0x860>)
 800a84c:	2000      	movs	r0, #0
 800a84e:	07d6      	lsls	r6, r2, #31
 800a850:	d504      	bpl.n	800a85c <_strtod_l+0x5b4>
 800a852:	ed91 6b00 	vldr	d6, [r1]
 800a856:	2001      	movs	r0, #1
 800a858:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a85c:	1052      	asrs	r2, r2, #1
 800a85e:	f101 0108 	add.w	r1, r1, #8
 800a862:	d1f4      	bne.n	800a84e <_strtod_l+0x5a6>
 800a864:	b108      	cbz	r0, 800a86a <_strtod_l+0x5c2>
 800a866:	ec5b ab17 	vmov	sl, fp, d7
 800a86a:	9a06      	ldr	r2, [sp, #24]
 800a86c:	b1b2      	cbz	r2, 800a89c <_strtod_l+0x5f4>
 800a86e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800a872:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800a876:	2a00      	cmp	r2, #0
 800a878:	4658      	mov	r0, fp
 800a87a:	dd0f      	ble.n	800a89c <_strtod_l+0x5f4>
 800a87c:	2a1f      	cmp	r2, #31
 800a87e:	dd55      	ble.n	800a92c <_strtod_l+0x684>
 800a880:	2a34      	cmp	r2, #52	@ 0x34
 800a882:	bfde      	ittt	le
 800a884:	f04f 32ff 	movle.w	r2, #4294967295
 800a888:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800a88c:	408a      	lslle	r2, r1
 800a88e:	f04f 0a00 	mov.w	sl, #0
 800a892:	bfcc      	ite	gt
 800a894:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a898:	ea02 0b00 	andle.w	fp, r2, r0
 800a89c:	ec4b ab17 	vmov	d7, sl, fp
 800a8a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a8a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8a8:	d0a8      	beq.n	800a7fc <_strtod_l+0x554>
 800a8aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a8ac:	9805      	ldr	r0, [sp, #20]
 800a8ae:	f8cd 9000 	str.w	r9, [sp]
 800a8b2:	462a      	mov	r2, r5
 800a8b4:	f7ff f8de 	bl	8009a74 <__s2b>
 800a8b8:	9007      	str	r0, [sp, #28]
 800a8ba:	2800      	cmp	r0, #0
 800a8bc:	f43f af0a 	beq.w	800a6d4 <_strtod_l+0x42c>
 800a8c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8c2:	1b3f      	subs	r7, r7, r4
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	bfb4      	ite	lt
 800a8c8:	463b      	movlt	r3, r7
 800a8ca:	2300      	movge	r3, #0
 800a8cc:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8d0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800aaf8 <_strtod_l+0x850>
 800a8d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a8d8:	2400      	movs	r4, #0
 800a8da:	930d      	str	r3, [sp, #52]	@ 0x34
 800a8dc:	4625      	mov	r5, r4
 800a8de:	9b07      	ldr	r3, [sp, #28]
 800a8e0:	9805      	ldr	r0, [sp, #20]
 800a8e2:	6859      	ldr	r1, [r3, #4]
 800a8e4:	f7ff f81e 	bl	8009924 <_Balloc>
 800a8e8:	4606      	mov	r6, r0
 800a8ea:	2800      	cmp	r0, #0
 800a8ec:	f43f aef6 	beq.w	800a6dc <_strtod_l+0x434>
 800a8f0:	9b07      	ldr	r3, [sp, #28]
 800a8f2:	691a      	ldr	r2, [r3, #16]
 800a8f4:	ec4b ab19 	vmov	d9, sl, fp
 800a8f8:	3202      	adds	r2, #2
 800a8fa:	f103 010c 	add.w	r1, r3, #12
 800a8fe:	0092      	lsls	r2, r2, #2
 800a900:	300c      	adds	r0, #12
 800a902:	f000 fd2d 	bl	800b360 <memcpy>
 800a906:	eeb0 0b49 	vmov.f64	d0, d9
 800a90a:	9805      	ldr	r0, [sp, #20]
 800a90c:	aa14      	add	r2, sp, #80	@ 0x50
 800a90e:	a913      	add	r1, sp, #76	@ 0x4c
 800a910:	f7ff fbe4 	bl	800a0dc <__d2b>
 800a914:	9012      	str	r0, [sp, #72]	@ 0x48
 800a916:	2800      	cmp	r0, #0
 800a918:	f43f aee0 	beq.w	800a6dc <_strtod_l+0x434>
 800a91c:	9805      	ldr	r0, [sp, #20]
 800a91e:	2101      	movs	r1, #1
 800a920:	f7ff f93e 	bl	8009ba0 <__i2b>
 800a924:	4605      	mov	r5, r0
 800a926:	b940      	cbnz	r0, 800a93a <_strtod_l+0x692>
 800a928:	2500      	movs	r5, #0
 800a92a:	e6d7      	b.n	800a6dc <_strtod_l+0x434>
 800a92c:	f04f 31ff 	mov.w	r1, #4294967295
 800a930:	fa01 f202 	lsl.w	r2, r1, r2
 800a934:	ea02 0a0a 	and.w	sl, r2, sl
 800a938:	e7b0      	b.n	800a89c <_strtod_l+0x5f4>
 800a93a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800a93c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a93e:	2f00      	cmp	r7, #0
 800a940:	bfab      	itete	ge
 800a942:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800a944:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800a946:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800a94a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800a94e:	bfac      	ite	ge
 800a950:	eb07 0903 	addge.w	r9, r7, r3
 800a954:	eba3 0807 	sublt.w	r8, r3, r7
 800a958:	9b06      	ldr	r3, [sp, #24]
 800a95a:	1aff      	subs	r7, r7, r3
 800a95c:	4417      	add	r7, r2
 800a95e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800a962:	4a6a      	ldr	r2, [pc, #424]	@ (800ab0c <_strtod_l+0x864>)
 800a964:	3f01      	subs	r7, #1
 800a966:	4297      	cmp	r7, r2
 800a968:	da51      	bge.n	800aa0e <_strtod_l+0x766>
 800a96a:	1bd1      	subs	r1, r2, r7
 800a96c:	291f      	cmp	r1, #31
 800a96e:	eba3 0301 	sub.w	r3, r3, r1
 800a972:	f04f 0201 	mov.w	r2, #1
 800a976:	dc3e      	bgt.n	800a9f6 <_strtod_l+0x74e>
 800a978:	408a      	lsls	r2, r1
 800a97a:	920c      	str	r2, [sp, #48]	@ 0x30
 800a97c:	2200      	movs	r2, #0
 800a97e:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a980:	eb09 0703 	add.w	r7, r9, r3
 800a984:	4498      	add	r8, r3
 800a986:	9b06      	ldr	r3, [sp, #24]
 800a988:	45b9      	cmp	r9, r7
 800a98a:	4498      	add	r8, r3
 800a98c:	464b      	mov	r3, r9
 800a98e:	bfa8      	it	ge
 800a990:	463b      	movge	r3, r7
 800a992:	4543      	cmp	r3, r8
 800a994:	bfa8      	it	ge
 800a996:	4643      	movge	r3, r8
 800a998:	2b00      	cmp	r3, #0
 800a99a:	bfc2      	ittt	gt
 800a99c:	1aff      	subgt	r7, r7, r3
 800a99e:	eba8 0803 	subgt.w	r8, r8, r3
 800a9a2:	eba9 0903 	subgt.w	r9, r9, r3
 800a9a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	dd16      	ble.n	800a9da <_strtod_l+0x732>
 800a9ac:	4629      	mov	r1, r5
 800a9ae:	9805      	ldr	r0, [sp, #20]
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	f7ff f9ad 	bl	8009d10 <__pow5mult>
 800a9b6:	4605      	mov	r5, r0
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	d0b5      	beq.n	800a928 <_strtod_l+0x680>
 800a9bc:	4601      	mov	r1, r0
 800a9be:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a9c0:	9805      	ldr	r0, [sp, #20]
 800a9c2:	f7ff f903 	bl	8009bcc <__multiply>
 800a9c6:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	f43f ae87 	beq.w	800a6dc <_strtod_l+0x434>
 800a9ce:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800a9d0:	9805      	ldr	r0, [sp, #20]
 800a9d2:	f7fe ffe7 	bl	80099a4 <_Bfree>
 800a9d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9d8:	9312      	str	r3, [sp, #72]	@ 0x48
 800a9da:	2f00      	cmp	r7, #0
 800a9dc:	dc1b      	bgt.n	800aa16 <_strtod_l+0x76e>
 800a9de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	dd21      	ble.n	800aa28 <_strtod_l+0x780>
 800a9e4:	4631      	mov	r1, r6
 800a9e6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a9e8:	9805      	ldr	r0, [sp, #20]
 800a9ea:	f7ff f991 	bl	8009d10 <__pow5mult>
 800a9ee:	4606      	mov	r6, r0
 800a9f0:	b9d0      	cbnz	r0, 800aa28 <_strtod_l+0x780>
 800a9f2:	2600      	movs	r6, #0
 800a9f4:	e672      	b.n	800a6dc <_strtod_l+0x434>
 800a9f6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800a9fa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800a9fe:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800aa02:	37e2      	adds	r7, #226	@ 0xe2
 800aa04:	fa02 f107 	lsl.w	r1, r2, r7
 800aa08:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aa0a:	920c      	str	r2, [sp, #48]	@ 0x30
 800aa0c:	e7b8      	b.n	800a980 <_strtod_l+0x6d8>
 800aa0e:	2200      	movs	r2, #0
 800aa10:	920b      	str	r2, [sp, #44]	@ 0x2c
 800aa12:	2201      	movs	r2, #1
 800aa14:	e7f9      	b.n	800aa0a <_strtod_l+0x762>
 800aa16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aa18:	9805      	ldr	r0, [sp, #20]
 800aa1a:	463a      	mov	r2, r7
 800aa1c:	f7ff f9d2 	bl	8009dc4 <__lshift>
 800aa20:	9012      	str	r0, [sp, #72]	@ 0x48
 800aa22:	2800      	cmp	r0, #0
 800aa24:	d1db      	bne.n	800a9de <_strtod_l+0x736>
 800aa26:	e659      	b.n	800a6dc <_strtod_l+0x434>
 800aa28:	f1b8 0f00 	cmp.w	r8, #0
 800aa2c:	dd07      	ble.n	800aa3e <_strtod_l+0x796>
 800aa2e:	4631      	mov	r1, r6
 800aa30:	9805      	ldr	r0, [sp, #20]
 800aa32:	4642      	mov	r2, r8
 800aa34:	f7ff f9c6 	bl	8009dc4 <__lshift>
 800aa38:	4606      	mov	r6, r0
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	d0d9      	beq.n	800a9f2 <_strtod_l+0x74a>
 800aa3e:	f1b9 0f00 	cmp.w	r9, #0
 800aa42:	dd08      	ble.n	800aa56 <_strtod_l+0x7ae>
 800aa44:	4629      	mov	r1, r5
 800aa46:	9805      	ldr	r0, [sp, #20]
 800aa48:	464a      	mov	r2, r9
 800aa4a:	f7ff f9bb 	bl	8009dc4 <__lshift>
 800aa4e:	4605      	mov	r5, r0
 800aa50:	2800      	cmp	r0, #0
 800aa52:	f43f ae43 	beq.w	800a6dc <_strtod_l+0x434>
 800aa56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800aa58:	9805      	ldr	r0, [sp, #20]
 800aa5a:	4632      	mov	r2, r6
 800aa5c:	f7ff fa3a 	bl	8009ed4 <__mdiff>
 800aa60:	4604      	mov	r4, r0
 800aa62:	2800      	cmp	r0, #0
 800aa64:	f43f ae3a 	beq.w	800a6dc <_strtod_l+0x434>
 800aa68:	2300      	movs	r3, #0
 800aa6a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800aa6e:	60c3      	str	r3, [r0, #12]
 800aa70:	4629      	mov	r1, r5
 800aa72:	f7ff fa13 	bl	8009e9c <__mcmp>
 800aa76:	2800      	cmp	r0, #0
 800aa78:	da4c      	bge.n	800ab14 <_strtod_l+0x86c>
 800aa7a:	ea58 080a 	orrs.w	r8, r8, sl
 800aa7e:	d172      	bne.n	800ab66 <_strtod_l+0x8be>
 800aa80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d16e      	bne.n	800ab66 <_strtod_l+0x8be>
 800aa88:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aa8c:	0d1b      	lsrs	r3, r3, #20
 800aa8e:	051b      	lsls	r3, r3, #20
 800aa90:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aa94:	d967      	bls.n	800ab66 <_strtod_l+0x8be>
 800aa96:	6963      	ldr	r3, [r4, #20]
 800aa98:	b913      	cbnz	r3, 800aaa0 <_strtod_l+0x7f8>
 800aa9a:	6923      	ldr	r3, [r4, #16]
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	dd62      	ble.n	800ab66 <_strtod_l+0x8be>
 800aaa0:	4621      	mov	r1, r4
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	9805      	ldr	r0, [sp, #20]
 800aaa6:	f7ff f98d 	bl	8009dc4 <__lshift>
 800aaaa:	4629      	mov	r1, r5
 800aaac:	4604      	mov	r4, r0
 800aaae:	f7ff f9f5 	bl	8009e9c <__mcmp>
 800aab2:	2800      	cmp	r0, #0
 800aab4:	dd57      	ble.n	800ab66 <_strtod_l+0x8be>
 800aab6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800aaba:	9a06      	ldr	r2, [sp, #24]
 800aabc:	0d1b      	lsrs	r3, r3, #20
 800aabe:	051b      	lsls	r3, r3, #20
 800aac0:	2a00      	cmp	r2, #0
 800aac2:	d06e      	beq.n	800aba2 <_strtod_l+0x8fa>
 800aac4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800aac8:	d86b      	bhi.n	800aba2 <_strtod_l+0x8fa>
 800aaca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800aace:	f67f ae99 	bls.w	800a804 <_strtod_l+0x55c>
 800aad2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ab00 <_strtod_l+0x858>
 800aad6:	ec4b ab16 	vmov	d6, sl, fp
 800aada:	4b0d      	ldr	r3, [pc, #52]	@ (800ab10 <_strtod_l+0x868>)
 800aadc:	ee26 7b07 	vmul.f64	d7, d6, d7
 800aae0:	ee17 2a90 	vmov	r2, s15
 800aae4:	4013      	ands	r3, r2
 800aae6:	ec5b ab17 	vmov	sl, fp, d7
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	f47f ae01 	bne.w	800a6f2 <_strtod_l+0x44a>
 800aaf0:	9a05      	ldr	r2, [sp, #20]
 800aaf2:	2322      	movs	r3, #34	@ 0x22
 800aaf4:	6013      	str	r3, [r2, #0]
 800aaf6:	e5fc      	b.n	800a6f2 <_strtod_l+0x44a>
 800aaf8:	ffc00000 	.word	0xffc00000
 800aafc:	41dfffff 	.word	0x41dfffff
 800ab00:	00000000 	.word	0x00000000
 800ab04:	39500000 	.word	0x39500000
 800ab08:	0800c408 	.word	0x0800c408
 800ab0c:	fffffc02 	.word	0xfffffc02
 800ab10:	7ff00000 	.word	0x7ff00000
 800ab14:	46d9      	mov	r9, fp
 800ab16:	d15d      	bne.n	800abd4 <_strtod_l+0x92c>
 800ab18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab1c:	f1b8 0f00 	cmp.w	r8, #0
 800ab20:	d02a      	beq.n	800ab78 <_strtod_l+0x8d0>
 800ab22:	4aa9      	ldr	r2, [pc, #676]	@ (800adc8 <_strtod_l+0xb20>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d12a      	bne.n	800ab7e <_strtod_l+0x8d6>
 800ab28:	9b06      	ldr	r3, [sp, #24]
 800ab2a:	4652      	mov	r2, sl
 800ab2c:	b1fb      	cbz	r3, 800ab6e <_strtod_l+0x8c6>
 800ab2e:	4ba7      	ldr	r3, [pc, #668]	@ (800adcc <_strtod_l+0xb24>)
 800ab30:	ea0b 0303 	and.w	r3, fp, r3
 800ab34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ab38:	f04f 31ff 	mov.w	r1, #4294967295
 800ab3c:	d81a      	bhi.n	800ab74 <_strtod_l+0x8cc>
 800ab3e:	0d1b      	lsrs	r3, r3, #20
 800ab40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ab44:	fa01 f303 	lsl.w	r3, r1, r3
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	d118      	bne.n	800ab7e <_strtod_l+0x8d6>
 800ab4c:	4ba0      	ldr	r3, [pc, #640]	@ (800add0 <_strtod_l+0xb28>)
 800ab4e:	4599      	cmp	r9, r3
 800ab50:	d102      	bne.n	800ab58 <_strtod_l+0x8b0>
 800ab52:	3201      	adds	r2, #1
 800ab54:	f43f adc2 	beq.w	800a6dc <_strtod_l+0x434>
 800ab58:	4b9c      	ldr	r3, [pc, #624]	@ (800adcc <_strtod_l+0xb24>)
 800ab5a:	ea09 0303 	and.w	r3, r9, r3
 800ab5e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800ab62:	f04f 0a00 	mov.w	sl, #0
 800ab66:	9b06      	ldr	r3, [sp, #24]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d1b2      	bne.n	800aad2 <_strtod_l+0x82a>
 800ab6c:	e5c1      	b.n	800a6f2 <_strtod_l+0x44a>
 800ab6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab72:	e7e9      	b.n	800ab48 <_strtod_l+0x8a0>
 800ab74:	460b      	mov	r3, r1
 800ab76:	e7e7      	b.n	800ab48 <_strtod_l+0x8a0>
 800ab78:	ea53 030a 	orrs.w	r3, r3, sl
 800ab7c:	d09b      	beq.n	800aab6 <_strtod_l+0x80e>
 800ab7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab80:	b1c3      	cbz	r3, 800abb4 <_strtod_l+0x90c>
 800ab82:	ea13 0f09 	tst.w	r3, r9
 800ab86:	d0ee      	beq.n	800ab66 <_strtod_l+0x8be>
 800ab88:	9a06      	ldr	r2, [sp, #24]
 800ab8a:	4650      	mov	r0, sl
 800ab8c:	4659      	mov	r1, fp
 800ab8e:	f1b8 0f00 	cmp.w	r8, #0
 800ab92:	d013      	beq.n	800abbc <_strtod_l+0x914>
 800ab94:	f7ff fb6d 	bl	800a272 <sulp>
 800ab98:	ee39 7b00 	vadd.f64	d7, d9, d0
 800ab9c:	ec5b ab17 	vmov	sl, fp, d7
 800aba0:	e7e1      	b.n	800ab66 <_strtod_l+0x8be>
 800aba2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800aba6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800abaa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800abae:	f04f 3aff 	mov.w	sl, #4294967295
 800abb2:	e7d8      	b.n	800ab66 <_strtod_l+0x8be>
 800abb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abb6:	ea13 0f0a 	tst.w	r3, sl
 800abba:	e7e4      	b.n	800ab86 <_strtod_l+0x8de>
 800abbc:	f7ff fb59 	bl	800a272 <sulp>
 800abc0:	ee39 0b40 	vsub.f64	d0, d9, d0
 800abc4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800abc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abcc:	ec5b ab10 	vmov	sl, fp, d0
 800abd0:	d1c9      	bne.n	800ab66 <_strtod_l+0x8be>
 800abd2:	e617      	b.n	800a804 <_strtod_l+0x55c>
 800abd4:	4629      	mov	r1, r5
 800abd6:	4620      	mov	r0, r4
 800abd8:	f7ff fad8 	bl	800a18c <__ratio>
 800abdc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800abe0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800abe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abe8:	d85d      	bhi.n	800aca6 <_strtod_l+0x9fe>
 800abea:	f1b8 0f00 	cmp.w	r8, #0
 800abee:	d164      	bne.n	800acba <_strtod_l+0xa12>
 800abf0:	f1ba 0f00 	cmp.w	sl, #0
 800abf4:	d14b      	bne.n	800ac8e <_strtod_l+0x9e6>
 800abf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800abfa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d160      	bne.n	800acc4 <_strtod_l+0xa1c>
 800ac02:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800ac06:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800ac0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac0e:	d401      	bmi.n	800ac14 <_strtod_l+0x96c>
 800ac10:	ee20 8b08 	vmul.f64	d8, d0, d8
 800ac14:	eeb1 ab48 	vneg.f64	d10, d8
 800ac18:	486c      	ldr	r0, [pc, #432]	@ (800adcc <_strtod_l+0xb24>)
 800ac1a:	496e      	ldr	r1, [pc, #440]	@ (800add4 <_strtod_l+0xb2c>)
 800ac1c:	ea09 0700 	and.w	r7, r9, r0
 800ac20:	428f      	cmp	r7, r1
 800ac22:	ec53 2b1a 	vmov	r2, r3, d10
 800ac26:	d17d      	bne.n	800ad24 <_strtod_l+0xa7c>
 800ac28:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800ac2c:	ec4b ab1c 	vmov	d12, sl, fp
 800ac30:	eeb0 0b4c 	vmov.f64	d0, d12
 800ac34:	f7ff f9e2 	bl	8009ffc <__ulp>
 800ac38:	4864      	ldr	r0, [pc, #400]	@ (800adcc <_strtod_l+0xb24>)
 800ac3a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800ac3e:	ee1c 3a90 	vmov	r3, s25
 800ac42:	4a65      	ldr	r2, [pc, #404]	@ (800add8 <_strtod_l+0xb30>)
 800ac44:	ea03 0100 	and.w	r1, r3, r0
 800ac48:	4291      	cmp	r1, r2
 800ac4a:	ec5b ab1c 	vmov	sl, fp, d12
 800ac4e:	d93c      	bls.n	800acca <_strtod_l+0xa22>
 800ac50:	ee19 2a90 	vmov	r2, s19
 800ac54:	4b5e      	ldr	r3, [pc, #376]	@ (800add0 <_strtod_l+0xb28>)
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d104      	bne.n	800ac64 <_strtod_l+0x9bc>
 800ac5a:	ee19 3a10 	vmov	r3, s18
 800ac5e:	3301      	adds	r3, #1
 800ac60:	f43f ad3c 	beq.w	800a6dc <_strtod_l+0x434>
 800ac64:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800add0 <_strtod_l+0xb28>
 800ac68:	f04f 3aff 	mov.w	sl, #4294967295
 800ac6c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800ac6e:	9805      	ldr	r0, [sp, #20]
 800ac70:	f7fe fe98 	bl	80099a4 <_Bfree>
 800ac74:	9805      	ldr	r0, [sp, #20]
 800ac76:	4631      	mov	r1, r6
 800ac78:	f7fe fe94 	bl	80099a4 <_Bfree>
 800ac7c:	9805      	ldr	r0, [sp, #20]
 800ac7e:	4629      	mov	r1, r5
 800ac80:	f7fe fe90 	bl	80099a4 <_Bfree>
 800ac84:	9805      	ldr	r0, [sp, #20]
 800ac86:	4621      	mov	r1, r4
 800ac88:	f7fe fe8c 	bl	80099a4 <_Bfree>
 800ac8c:	e627      	b.n	800a8de <_strtod_l+0x636>
 800ac8e:	f1ba 0f01 	cmp.w	sl, #1
 800ac92:	d103      	bne.n	800ac9c <_strtod_l+0x9f4>
 800ac94:	f1bb 0f00 	cmp.w	fp, #0
 800ac98:	f43f adb4 	beq.w	800a804 <_strtod_l+0x55c>
 800ac9c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800aca0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800aca4:	e7b8      	b.n	800ac18 <_strtod_l+0x970>
 800aca6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800acaa:	ee20 8b08 	vmul.f64	d8, d0, d8
 800acae:	f1b8 0f00 	cmp.w	r8, #0
 800acb2:	d0af      	beq.n	800ac14 <_strtod_l+0x96c>
 800acb4:	eeb0 ab48 	vmov.f64	d10, d8
 800acb8:	e7ae      	b.n	800ac18 <_strtod_l+0x970>
 800acba:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800acbe:	eeb0 8b4a 	vmov.f64	d8, d10
 800acc2:	e7a9      	b.n	800ac18 <_strtod_l+0x970>
 800acc4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800acc8:	e7a6      	b.n	800ac18 <_strtod_l+0x970>
 800acca:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800acce:	9b06      	ldr	r3, [sp, #24]
 800acd0:	46d9      	mov	r9, fp
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d1ca      	bne.n	800ac6c <_strtod_l+0x9c4>
 800acd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800acda:	0d1b      	lsrs	r3, r3, #20
 800acdc:	051b      	lsls	r3, r3, #20
 800acde:	429f      	cmp	r7, r3
 800ace0:	d1c4      	bne.n	800ac6c <_strtod_l+0x9c4>
 800ace2:	ec51 0b18 	vmov	r0, r1, d8
 800ace6:	f7f5 fd27 	bl	8000738 <__aeabi_d2lz>
 800acea:	f7f5 fcdf 	bl	80006ac <__aeabi_l2d>
 800acee:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800acf2:	ec41 0b17 	vmov	d7, r0, r1
 800acf6:	ea49 090a 	orr.w	r9, r9, sl
 800acfa:	ea59 0908 	orrs.w	r9, r9, r8
 800acfe:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ad02:	d03c      	beq.n	800ad7e <_strtod_l+0xad6>
 800ad04:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800adb0 <_strtod_l+0xb08>
 800ad08:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ad0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad10:	f53f acef 	bmi.w	800a6f2 <_strtod_l+0x44a>
 800ad14:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800adb8 <_strtod_l+0xb10>
 800ad18:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ad1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad20:	dda4      	ble.n	800ac6c <_strtod_l+0x9c4>
 800ad22:	e4e6      	b.n	800a6f2 <_strtod_l+0x44a>
 800ad24:	9906      	ldr	r1, [sp, #24]
 800ad26:	b1e1      	cbz	r1, 800ad62 <_strtod_l+0xaba>
 800ad28:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800ad2c:	d819      	bhi.n	800ad62 <_strtod_l+0xaba>
 800ad2e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800ad32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad36:	d811      	bhi.n	800ad5c <_strtod_l+0xab4>
 800ad38:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800ad3c:	ee18 3a10 	vmov	r3, s16
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	bf38      	it	cc
 800ad44:	2301      	movcc	r3, #1
 800ad46:	ee08 3a10 	vmov	s16, r3
 800ad4a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800ad4e:	f1b8 0f00 	cmp.w	r8, #0
 800ad52:	d111      	bne.n	800ad78 <_strtod_l+0xad0>
 800ad54:	eeb1 7b48 	vneg.f64	d7, d8
 800ad58:	ec53 2b17 	vmov	r2, r3, d7
 800ad5c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800ad60:	1bcb      	subs	r3, r1, r7
 800ad62:	eeb0 0b49 	vmov.f64	d0, d9
 800ad66:	ec43 2b1a 	vmov	d10, r2, r3
 800ad6a:	f7ff f947 	bl	8009ffc <__ulp>
 800ad6e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800ad72:	ec5b ab19 	vmov	sl, fp, d9
 800ad76:	e7aa      	b.n	800acce <_strtod_l+0xa26>
 800ad78:	eeb0 7b48 	vmov.f64	d7, d8
 800ad7c:	e7ec      	b.n	800ad58 <_strtod_l+0xab0>
 800ad7e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800adc0 <_strtod_l+0xb18>
 800ad82:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ad86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad8a:	f57f af6f 	bpl.w	800ac6c <_strtod_l+0x9c4>
 800ad8e:	e4b0      	b.n	800a6f2 <_strtod_l+0x44a>
 800ad90:	2300      	movs	r3, #0
 800ad92:	9308      	str	r3, [sp, #32]
 800ad94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad98:	6013      	str	r3, [r2, #0]
 800ad9a:	f7ff bac4 	b.w	800a326 <_strtod_l+0x7e>
 800ad9e:	2a65      	cmp	r2, #101	@ 0x65
 800ada0:	f43f abbf 	beq.w	800a522 <_strtod_l+0x27a>
 800ada4:	2a45      	cmp	r2, #69	@ 0x45
 800ada6:	f43f abbc 	beq.w	800a522 <_strtod_l+0x27a>
 800adaa:	2101      	movs	r1, #1
 800adac:	f7ff bbf4 	b.w	800a598 <_strtod_l+0x2f0>
 800adb0:	94a03595 	.word	0x94a03595
 800adb4:	3fdfffff 	.word	0x3fdfffff
 800adb8:	35afe535 	.word	0x35afe535
 800adbc:	3fe00000 	.word	0x3fe00000
 800adc0:	94a03595 	.word	0x94a03595
 800adc4:	3fcfffff 	.word	0x3fcfffff
 800adc8:	000fffff 	.word	0x000fffff
 800adcc:	7ff00000 	.word	0x7ff00000
 800add0:	7fefffff 	.word	0x7fefffff
 800add4:	7fe00000 	.word	0x7fe00000
 800add8:	7c9fffff 	.word	0x7c9fffff

0800addc <_strtod_r>:
 800addc:	4b01      	ldr	r3, [pc, #4]	@ (800ade4 <_strtod_r+0x8>)
 800adde:	f7ff ba63 	b.w	800a2a8 <_strtod_l>
 800ade2:	bf00      	nop
 800ade4:	2400006c 	.word	0x2400006c

0800ade8 <_strtol_l.isra.0>:
 800ade8:	2b24      	cmp	r3, #36	@ 0x24
 800adea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adee:	4686      	mov	lr, r0
 800adf0:	4690      	mov	r8, r2
 800adf2:	d801      	bhi.n	800adf8 <_strtol_l.isra.0+0x10>
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	d106      	bne.n	800ae06 <_strtol_l.isra.0+0x1e>
 800adf8:	f7fd fe78 	bl	8008aec <__errno>
 800adfc:	2316      	movs	r3, #22
 800adfe:	6003      	str	r3, [r0, #0]
 800ae00:	2000      	movs	r0, #0
 800ae02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae06:	4834      	ldr	r0, [pc, #208]	@ (800aed8 <_strtol_l.isra.0+0xf0>)
 800ae08:	460d      	mov	r5, r1
 800ae0a:	462a      	mov	r2, r5
 800ae0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae10:	5d06      	ldrb	r6, [r0, r4]
 800ae12:	f016 0608 	ands.w	r6, r6, #8
 800ae16:	d1f8      	bne.n	800ae0a <_strtol_l.isra.0+0x22>
 800ae18:	2c2d      	cmp	r4, #45	@ 0x2d
 800ae1a:	d110      	bne.n	800ae3e <_strtol_l.isra.0+0x56>
 800ae1c:	782c      	ldrb	r4, [r5, #0]
 800ae1e:	2601      	movs	r6, #1
 800ae20:	1c95      	adds	r5, r2, #2
 800ae22:	f033 0210 	bics.w	r2, r3, #16
 800ae26:	d115      	bne.n	800ae54 <_strtol_l.isra.0+0x6c>
 800ae28:	2c30      	cmp	r4, #48	@ 0x30
 800ae2a:	d10d      	bne.n	800ae48 <_strtol_l.isra.0+0x60>
 800ae2c:	782a      	ldrb	r2, [r5, #0]
 800ae2e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ae32:	2a58      	cmp	r2, #88	@ 0x58
 800ae34:	d108      	bne.n	800ae48 <_strtol_l.isra.0+0x60>
 800ae36:	786c      	ldrb	r4, [r5, #1]
 800ae38:	3502      	adds	r5, #2
 800ae3a:	2310      	movs	r3, #16
 800ae3c:	e00a      	b.n	800ae54 <_strtol_l.isra.0+0x6c>
 800ae3e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ae40:	bf04      	itt	eq
 800ae42:	782c      	ldrbeq	r4, [r5, #0]
 800ae44:	1c95      	addeq	r5, r2, #2
 800ae46:	e7ec      	b.n	800ae22 <_strtol_l.isra.0+0x3a>
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d1f6      	bne.n	800ae3a <_strtol_l.isra.0+0x52>
 800ae4c:	2c30      	cmp	r4, #48	@ 0x30
 800ae4e:	bf14      	ite	ne
 800ae50:	230a      	movne	r3, #10
 800ae52:	2308      	moveq	r3, #8
 800ae54:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ae58:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	fbbc f9f3 	udiv	r9, ip, r3
 800ae62:	4610      	mov	r0, r2
 800ae64:	fb03 ca19 	mls	sl, r3, r9, ip
 800ae68:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ae6c:	2f09      	cmp	r7, #9
 800ae6e:	d80f      	bhi.n	800ae90 <_strtol_l.isra.0+0xa8>
 800ae70:	463c      	mov	r4, r7
 800ae72:	42a3      	cmp	r3, r4
 800ae74:	dd1b      	ble.n	800aeae <_strtol_l.isra.0+0xc6>
 800ae76:	1c57      	adds	r7, r2, #1
 800ae78:	d007      	beq.n	800ae8a <_strtol_l.isra.0+0xa2>
 800ae7a:	4581      	cmp	r9, r0
 800ae7c:	d314      	bcc.n	800aea8 <_strtol_l.isra.0+0xc0>
 800ae7e:	d101      	bne.n	800ae84 <_strtol_l.isra.0+0x9c>
 800ae80:	45a2      	cmp	sl, r4
 800ae82:	db11      	blt.n	800aea8 <_strtol_l.isra.0+0xc0>
 800ae84:	fb00 4003 	mla	r0, r0, r3, r4
 800ae88:	2201      	movs	r2, #1
 800ae8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae8e:	e7eb      	b.n	800ae68 <_strtol_l.isra.0+0x80>
 800ae90:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ae94:	2f19      	cmp	r7, #25
 800ae96:	d801      	bhi.n	800ae9c <_strtol_l.isra.0+0xb4>
 800ae98:	3c37      	subs	r4, #55	@ 0x37
 800ae9a:	e7ea      	b.n	800ae72 <_strtol_l.isra.0+0x8a>
 800ae9c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800aea0:	2f19      	cmp	r7, #25
 800aea2:	d804      	bhi.n	800aeae <_strtol_l.isra.0+0xc6>
 800aea4:	3c57      	subs	r4, #87	@ 0x57
 800aea6:	e7e4      	b.n	800ae72 <_strtol_l.isra.0+0x8a>
 800aea8:	f04f 32ff 	mov.w	r2, #4294967295
 800aeac:	e7ed      	b.n	800ae8a <_strtol_l.isra.0+0xa2>
 800aeae:	1c53      	adds	r3, r2, #1
 800aeb0:	d108      	bne.n	800aec4 <_strtol_l.isra.0+0xdc>
 800aeb2:	2322      	movs	r3, #34	@ 0x22
 800aeb4:	f8ce 3000 	str.w	r3, [lr]
 800aeb8:	4660      	mov	r0, ip
 800aeba:	f1b8 0f00 	cmp.w	r8, #0
 800aebe:	d0a0      	beq.n	800ae02 <_strtol_l.isra.0+0x1a>
 800aec0:	1e69      	subs	r1, r5, #1
 800aec2:	e006      	b.n	800aed2 <_strtol_l.isra.0+0xea>
 800aec4:	b106      	cbz	r6, 800aec8 <_strtol_l.isra.0+0xe0>
 800aec6:	4240      	negs	r0, r0
 800aec8:	f1b8 0f00 	cmp.w	r8, #0
 800aecc:	d099      	beq.n	800ae02 <_strtol_l.isra.0+0x1a>
 800aece:	2a00      	cmp	r2, #0
 800aed0:	d1f6      	bne.n	800aec0 <_strtol_l.isra.0+0xd8>
 800aed2:	f8c8 1000 	str.w	r1, [r8]
 800aed6:	e794      	b.n	800ae02 <_strtol_l.isra.0+0x1a>
 800aed8:	0800c431 	.word	0x0800c431

0800aedc <_strtol_r>:
 800aedc:	f7ff bf84 	b.w	800ade8 <_strtol_l.isra.0>

0800aee0 <__ssputs_r>:
 800aee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aee4:	688e      	ldr	r6, [r1, #8]
 800aee6:	461f      	mov	r7, r3
 800aee8:	42be      	cmp	r6, r7
 800aeea:	680b      	ldr	r3, [r1, #0]
 800aeec:	4682      	mov	sl, r0
 800aeee:	460c      	mov	r4, r1
 800aef0:	4690      	mov	r8, r2
 800aef2:	d82d      	bhi.n	800af50 <__ssputs_r+0x70>
 800aef4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aef8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aefc:	d026      	beq.n	800af4c <__ssputs_r+0x6c>
 800aefe:	6965      	ldr	r5, [r4, #20]
 800af00:	6909      	ldr	r1, [r1, #16]
 800af02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af06:	eba3 0901 	sub.w	r9, r3, r1
 800af0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af0e:	1c7b      	adds	r3, r7, #1
 800af10:	444b      	add	r3, r9
 800af12:	106d      	asrs	r5, r5, #1
 800af14:	429d      	cmp	r5, r3
 800af16:	bf38      	it	cc
 800af18:	461d      	movcc	r5, r3
 800af1a:	0553      	lsls	r3, r2, #21
 800af1c:	d527      	bpl.n	800af6e <__ssputs_r+0x8e>
 800af1e:	4629      	mov	r1, r5
 800af20:	f7fe fc74 	bl	800980c <_malloc_r>
 800af24:	4606      	mov	r6, r0
 800af26:	b360      	cbz	r0, 800af82 <__ssputs_r+0xa2>
 800af28:	6921      	ldr	r1, [r4, #16]
 800af2a:	464a      	mov	r2, r9
 800af2c:	f000 fa18 	bl	800b360 <memcpy>
 800af30:	89a3      	ldrh	r3, [r4, #12]
 800af32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800af36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af3a:	81a3      	strh	r3, [r4, #12]
 800af3c:	6126      	str	r6, [r4, #16]
 800af3e:	6165      	str	r5, [r4, #20]
 800af40:	444e      	add	r6, r9
 800af42:	eba5 0509 	sub.w	r5, r5, r9
 800af46:	6026      	str	r6, [r4, #0]
 800af48:	60a5      	str	r5, [r4, #8]
 800af4a:	463e      	mov	r6, r7
 800af4c:	42be      	cmp	r6, r7
 800af4e:	d900      	bls.n	800af52 <__ssputs_r+0x72>
 800af50:	463e      	mov	r6, r7
 800af52:	6820      	ldr	r0, [r4, #0]
 800af54:	4632      	mov	r2, r6
 800af56:	4641      	mov	r1, r8
 800af58:	f000 f9c6 	bl	800b2e8 <memmove>
 800af5c:	68a3      	ldr	r3, [r4, #8]
 800af5e:	1b9b      	subs	r3, r3, r6
 800af60:	60a3      	str	r3, [r4, #8]
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	4433      	add	r3, r6
 800af66:	6023      	str	r3, [r4, #0]
 800af68:	2000      	movs	r0, #0
 800af6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af6e:	462a      	mov	r2, r5
 800af70:	f000 fd8b 	bl	800ba8a <_realloc_r>
 800af74:	4606      	mov	r6, r0
 800af76:	2800      	cmp	r0, #0
 800af78:	d1e0      	bne.n	800af3c <__ssputs_r+0x5c>
 800af7a:	6921      	ldr	r1, [r4, #16]
 800af7c:	4650      	mov	r0, sl
 800af7e:	f7fe fbd1 	bl	8009724 <_free_r>
 800af82:	230c      	movs	r3, #12
 800af84:	f8ca 3000 	str.w	r3, [sl]
 800af88:	89a3      	ldrh	r3, [r4, #12]
 800af8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af8e:	81a3      	strh	r3, [r4, #12]
 800af90:	f04f 30ff 	mov.w	r0, #4294967295
 800af94:	e7e9      	b.n	800af6a <__ssputs_r+0x8a>
	...

0800af98 <_svfiprintf_r>:
 800af98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af9c:	4698      	mov	r8, r3
 800af9e:	898b      	ldrh	r3, [r1, #12]
 800afa0:	061b      	lsls	r3, r3, #24
 800afa2:	b09d      	sub	sp, #116	@ 0x74
 800afa4:	4607      	mov	r7, r0
 800afa6:	460d      	mov	r5, r1
 800afa8:	4614      	mov	r4, r2
 800afaa:	d510      	bpl.n	800afce <_svfiprintf_r+0x36>
 800afac:	690b      	ldr	r3, [r1, #16]
 800afae:	b973      	cbnz	r3, 800afce <_svfiprintf_r+0x36>
 800afb0:	2140      	movs	r1, #64	@ 0x40
 800afb2:	f7fe fc2b 	bl	800980c <_malloc_r>
 800afb6:	6028      	str	r0, [r5, #0]
 800afb8:	6128      	str	r0, [r5, #16]
 800afba:	b930      	cbnz	r0, 800afca <_svfiprintf_r+0x32>
 800afbc:	230c      	movs	r3, #12
 800afbe:	603b      	str	r3, [r7, #0]
 800afc0:	f04f 30ff 	mov.w	r0, #4294967295
 800afc4:	b01d      	add	sp, #116	@ 0x74
 800afc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afca:	2340      	movs	r3, #64	@ 0x40
 800afcc:	616b      	str	r3, [r5, #20]
 800afce:	2300      	movs	r3, #0
 800afd0:	9309      	str	r3, [sp, #36]	@ 0x24
 800afd2:	2320      	movs	r3, #32
 800afd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800afd8:	f8cd 800c 	str.w	r8, [sp, #12]
 800afdc:	2330      	movs	r3, #48	@ 0x30
 800afde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b17c <_svfiprintf_r+0x1e4>
 800afe2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800afe6:	f04f 0901 	mov.w	r9, #1
 800afea:	4623      	mov	r3, r4
 800afec:	469a      	mov	sl, r3
 800afee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aff2:	b10a      	cbz	r2, 800aff8 <_svfiprintf_r+0x60>
 800aff4:	2a25      	cmp	r2, #37	@ 0x25
 800aff6:	d1f9      	bne.n	800afec <_svfiprintf_r+0x54>
 800aff8:	ebba 0b04 	subs.w	fp, sl, r4
 800affc:	d00b      	beq.n	800b016 <_svfiprintf_r+0x7e>
 800affe:	465b      	mov	r3, fp
 800b000:	4622      	mov	r2, r4
 800b002:	4629      	mov	r1, r5
 800b004:	4638      	mov	r0, r7
 800b006:	f7ff ff6b 	bl	800aee0 <__ssputs_r>
 800b00a:	3001      	adds	r0, #1
 800b00c:	f000 80a7 	beq.w	800b15e <_svfiprintf_r+0x1c6>
 800b010:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b012:	445a      	add	r2, fp
 800b014:	9209      	str	r2, [sp, #36]	@ 0x24
 800b016:	f89a 3000 	ldrb.w	r3, [sl]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	f000 809f 	beq.w	800b15e <_svfiprintf_r+0x1c6>
 800b020:	2300      	movs	r3, #0
 800b022:	f04f 32ff 	mov.w	r2, #4294967295
 800b026:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b02a:	f10a 0a01 	add.w	sl, sl, #1
 800b02e:	9304      	str	r3, [sp, #16]
 800b030:	9307      	str	r3, [sp, #28]
 800b032:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b036:	931a      	str	r3, [sp, #104]	@ 0x68
 800b038:	4654      	mov	r4, sl
 800b03a:	2205      	movs	r2, #5
 800b03c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b040:	484e      	ldr	r0, [pc, #312]	@ (800b17c <_svfiprintf_r+0x1e4>)
 800b042:	f7f5 f94d 	bl	80002e0 <memchr>
 800b046:	9a04      	ldr	r2, [sp, #16]
 800b048:	b9d8      	cbnz	r0, 800b082 <_svfiprintf_r+0xea>
 800b04a:	06d0      	lsls	r0, r2, #27
 800b04c:	bf44      	itt	mi
 800b04e:	2320      	movmi	r3, #32
 800b050:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b054:	0711      	lsls	r1, r2, #28
 800b056:	bf44      	itt	mi
 800b058:	232b      	movmi	r3, #43	@ 0x2b
 800b05a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b05e:	f89a 3000 	ldrb.w	r3, [sl]
 800b062:	2b2a      	cmp	r3, #42	@ 0x2a
 800b064:	d015      	beq.n	800b092 <_svfiprintf_r+0xfa>
 800b066:	9a07      	ldr	r2, [sp, #28]
 800b068:	4654      	mov	r4, sl
 800b06a:	2000      	movs	r0, #0
 800b06c:	f04f 0c0a 	mov.w	ip, #10
 800b070:	4621      	mov	r1, r4
 800b072:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b076:	3b30      	subs	r3, #48	@ 0x30
 800b078:	2b09      	cmp	r3, #9
 800b07a:	d94b      	bls.n	800b114 <_svfiprintf_r+0x17c>
 800b07c:	b1b0      	cbz	r0, 800b0ac <_svfiprintf_r+0x114>
 800b07e:	9207      	str	r2, [sp, #28]
 800b080:	e014      	b.n	800b0ac <_svfiprintf_r+0x114>
 800b082:	eba0 0308 	sub.w	r3, r0, r8
 800b086:	fa09 f303 	lsl.w	r3, r9, r3
 800b08a:	4313      	orrs	r3, r2
 800b08c:	9304      	str	r3, [sp, #16]
 800b08e:	46a2      	mov	sl, r4
 800b090:	e7d2      	b.n	800b038 <_svfiprintf_r+0xa0>
 800b092:	9b03      	ldr	r3, [sp, #12]
 800b094:	1d19      	adds	r1, r3, #4
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	9103      	str	r1, [sp, #12]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	bfbb      	ittet	lt
 800b09e:	425b      	neglt	r3, r3
 800b0a0:	f042 0202 	orrlt.w	r2, r2, #2
 800b0a4:	9307      	strge	r3, [sp, #28]
 800b0a6:	9307      	strlt	r3, [sp, #28]
 800b0a8:	bfb8      	it	lt
 800b0aa:	9204      	strlt	r2, [sp, #16]
 800b0ac:	7823      	ldrb	r3, [r4, #0]
 800b0ae:	2b2e      	cmp	r3, #46	@ 0x2e
 800b0b0:	d10a      	bne.n	800b0c8 <_svfiprintf_r+0x130>
 800b0b2:	7863      	ldrb	r3, [r4, #1]
 800b0b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0b6:	d132      	bne.n	800b11e <_svfiprintf_r+0x186>
 800b0b8:	9b03      	ldr	r3, [sp, #12]
 800b0ba:	1d1a      	adds	r2, r3, #4
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	9203      	str	r2, [sp, #12]
 800b0c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b0c4:	3402      	adds	r4, #2
 800b0c6:	9305      	str	r3, [sp, #20]
 800b0c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b18c <_svfiprintf_r+0x1f4>
 800b0cc:	7821      	ldrb	r1, [r4, #0]
 800b0ce:	2203      	movs	r2, #3
 800b0d0:	4650      	mov	r0, sl
 800b0d2:	f7f5 f905 	bl	80002e0 <memchr>
 800b0d6:	b138      	cbz	r0, 800b0e8 <_svfiprintf_r+0x150>
 800b0d8:	9b04      	ldr	r3, [sp, #16]
 800b0da:	eba0 000a 	sub.w	r0, r0, sl
 800b0de:	2240      	movs	r2, #64	@ 0x40
 800b0e0:	4082      	lsls	r2, r0
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	3401      	adds	r4, #1
 800b0e6:	9304      	str	r3, [sp, #16]
 800b0e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0ec:	4824      	ldr	r0, [pc, #144]	@ (800b180 <_svfiprintf_r+0x1e8>)
 800b0ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b0f2:	2206      	movs	r2, #6
 800b0f4:	f7f5 f8f4 	bl	80002e0 <memchr>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d036      	beq.n	800b16a <_svfiprintf_r+0x1d2>
 800b0fc:	4b21      	ldr	r3, [pc, #132]	@ (800b184 <_svfiprintf_r+0x1ec>)
 800b0fe:	bb1b      	cbnz	r3, 800b148 <_svfiprintf_r+0x1b0>
 800b100:	9b03      	ldr	r3, [sp, #12]
 800b102:	3307      	adds	r3, #7
 800b104:	f023 0307 	bic.w	r3, r3, #7
 800b108:	3308      	adds	r3, #8
 800b10a:	9303      	str	r3, [sp, #12]
 800b10c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b10e:	4433      	add	r3, r6
 800b110:	9309      	str	r3, [sp, #36]	@ 0x24
 800b112:	e76a      	b.n	800afea <_svfiprintf_r+0x52>
 800b114:	fb0c 3202 	mla	r2, ip, r2, r3
 800b118:	460c      	mov	r4, r1
 800b11a:	2001      	movs	r0, #1
 800b11c:	e7a8      	b.n	800b070 <_svfiprintf_r+0xd8>
 800b11e:	2300      	movs	r3, #0
 800b120:	3401      	adds	r4, #1
 800b122:	9305      	str	r3, [sp, #20]
 800b124:	4619      	mov	r1, r3
 800b126:	f04f 0c0a 	mov.w	ip, #10
 800b12a:	4620      	mov	r0, r4
 800b12c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b130:	3a30      	subs	r2, #48	@ 0x30
 800b132:	2a09      	cmp	r2, #9
 800b134:	d903      	bls.n	800b13e <_svfiprintf_r+0x1a6>
 800b136:	2b00      	cmp	r3, #0
 800b138:	d0c6      	beq.n	800b0c8 <_svfiprintf_r+0x130>
 800b13a:	9105      	str	r1, [sp, #20]
 800b13c:	e7c4      	b.n	800b0c8 <_svfiprintf_r+0x130>
 800b13e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b142:	4604      	mov	r4, r0
 800b144:	2301      	movs	r3, #1
 800b146:	e7f0      	b.n	800b12a <_svfiprintf_r+0x192>
 800b148:	ab03      	add	r3, sp, #12
 800b14a:	9300      	str	r3, [sp, #0]
 800b14c:	462a      	mov	r2, r5
 800b14e:	4b0e      	ldr	r3, [pc, #56]	@ (800b188 <_svfiprintf_r+0x1f0>)
 800b150:	a904      	add	r1, sp, #16
 800b152:	4638      	mov	r0, r7
 800b154:	f7fc fda4 	bl	8007ca0 <_printf_float>
 800b158:	1c42      	adds	r2, r0, #1
 800b15a:	4606      	mov	r6, r0
 800b15c:	d1d6      	bne.n	800b10c <_svfiprintf_r+0x174>
 800b15e:	89ab      	ldrh	r3, [r5, #12]
 800b160:	065b      	lsls	r3, r3, #25
 800b162:	f53f af2d 	bmi.w	800afc0 <_svfiprintf_r+0x28>
 800b166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b168:	e72c      	b.n	800afc4 <_svfiprintf_r+0x2c>
 800b16a:	ab03      	add	r3, sp, #12
 800b16c:	9300      	str	r3, [sp, #0]
 800b16e:	462a      	mov	r2, r5
 800b170:	4b05      	ldr	r3, [pc, #20]	@ (800b188 <_svfiprintf_r+0x1f0>)
 800b172:	a904      	add	r1, sp, #16
 800b174:	4638      	mov	r0, r7
 800b176:	f7fd f81b 	bl	80081b0 <_printf_i>
 800b17a:	e7ed      	b.n	800b158 <_svfiprintf_r+0x1c0>
 800b17c:	0800c22d 	.word	0x0800c22d
 800b180:	0800c237 	.word	0x0800c237
 800b184:	08007ca1 	.word	0x08007ca1
 800b188:	0800aee1 	.word	0x0800aee1
 800b18c:	0800c233 	.word	0x0800c233

0800b190 <__sflush_r>:
 800b190:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b198:	0716      	lsls	r6, r2, #28
 800b19a:	4605      	mov	r5, r0
 800b19c:	460c      	mov	r4, r1
 800b19e:	d454      	bmi.n	800b24a <__sflush_r+0xba>
 800b1a0:	684b      	ldr	r3, [r1, #4]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	dc02      	bgt.n	800b1ac <__sflush_r+0x1c>
 800b1a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	dd48      	ble.n	800b23e <__sflush_r+0xae>
 800b1ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b1ae:	2e00      	cmp	r6, #0
 800b1b0:	d045      	beq.n	800b23e <__sflush_r+0xae>
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b1b8:	682f      	ldr	r7, [r5, #0]
 800b1ba:	6a21      	ldr	r1, [r4, #32]
 800b1bc:	602b      	str	r3, [r5, #0]
 800b1be:	d030      	beq.n	800b222 <__sflush_r+0x92>
 800b1c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b1c2:	89a3      	ldrh	r3, [r4, #12]
 800b1c4:	0759      	lsls	r1, r3, #29
 800b1c6:	d505      	bpl.n	800b1d4 <__sflush_r+0x44>
 800b1c8:	6863      	ldr	r3, [r4, #4]
 800b1ca:	1ad2      	subs	r2, r2, r3
 800b1cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b1ce:	b10b      	cbz	r3, 800b1d4 <__sflush_r+0x44>
 800b1d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b1d2:	1ad2      	subs	r2, r2, r3
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b1d8:	6a21      	ldr	r1, [r4, #32]
 800b1da:	4628      	mov	r0, r5
 800b1dc:	47b0      	blx	r6
 800b1de:	1c43      	adds	r3, r0, #1
 800b1e0:	89a3      	ldrh	r3, [r4, #12]
 800b1e2:	d106      	bne.n	800b1f2 <__sflush_r+0x62>
 800b1e4:	6829      	ldr	r1, [r5, #0]
 800b1e6:	291d      	cmp	r1, #29
 800b1e8:	d82b      	bhi.n	800b242 <__sflush_r+0xb2>
 800b1ea:	4a2a      	ldr	r2, [pc, #168]	@ (800b294 <__sflush_r+0x104>)
 800b1ec:	40ca      	lsrs	r2, r1
 800b1ee:	07d6      	lsls	r6, r2, #31
 800b1f0:	d527      	bpl.n	800b242 <__sflush_r+0xb2>
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	6062      	str	r2, [r4, #4]
 800b1f6:	04d9      	lsls	r1, r3, #19
 800b1f8:	6922      	ldr	r2, [r4, #16]
 800b1fa:	6022      	str	r2, [r4, #0]
 800b1fc:	d504      	bpl.n	800b208 <__sflush_r+0x78>
 800b1fe:	1c42      	adds	r2, r0, #1
 800b200:	d101      	bne.n	800b206 <__sflush_r+0x76>
 800b202:	682b      	ldr	r3, [r5, #0]
 800b204:	b903      	cbnz	r3, 800b208 <__sflush_r+0x78>
 800b206:	6560      	str	r0, [r4, #84]	@ 0x54
 800b208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b20a:	602f      	str	r7, [r5, #0]
 800b20c:	b1b9      	cbz	r1, 800b23e <__sflush_r+0xae>
 800b20e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b212:	4299      	cmp	r1, r3
 800b214:	d002      	beq.n	800b21c <__sflush_r+0x8c>
 800b216:	4628      	mov	r0, r5
 800b218:	f7fe fa84 	bl	8009724 <_free_r>
 800b21c:	2300      	movs	r3, #0
 800b21e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b220:	e00d      	b.n	800b23e <__sflush_r+0xae>
 800b222:	2301      	movs	r3, #1
 800b224:	4628      	mov	r0, r5
 800b226:	47b0      	blx	r6
 800b228:	4602      	mov	r2, r0
 800b22a:	1c50      	adds	r0, r2, #1
 800b22c:	d1c9      	bne.n	800b1c2 <__sflush_r+0x32>
 800b22e:	682b      	ldr	r3, [r5, #0]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d0c6      	beq.n	800b1c2 <__sflush_r+0x32>
 800b234:	2b1d      	cmp	r3, #29
 800b236:	d001      	beq.n	800b23c <__sflush_r+0xac>
 800b238:	2b16      	cmp	r3, #22
 800b23a:	d11e      	bne.n	800b27a <__sflush_r+0xea>
 800b23c:	602f      	str	r7, [r5, #0]
 800b23e:	2000      	movs	r0, #0
 800b240:	e022      	b.n	800b288 <__sflush_r+0xf8>
 800b242:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b246:	b21b      	sxth	r3, r3
 800b248:	e01b      	b.n	800b282 <__sflush_r+0xf2>
 800b24a:	690f      	ldr	r7, [r1, #16]
 800b24c:	2f00      	cmp	r7, #0
 800b24e:	d0f6      	beq.n	800b23e <__sflush_r+0xae>
 800b250:	0793      	lsls	r3, r2, #30
 800b252:	680e      	ldr	r6, [r1, #0]
 800b254:	bf08      	it	eq
 800b256:	694b      	ldreq	r3, [r1, #20]
 800b258:	600f      	str	r7, [r1, #0]
 800b25a:	bf18      	it	ne
 800b25c:	2300      	movne	r3, #0
 800b25e:	eba6 0807 	sub.w	r8, r6, r7
 800b262:	608b      	str	r3, [r1, #8]
 800b264:	f1b8 0f00 	cmp.w	r8, #0
 800b268:	dde9      	ble.n	800b23e <__sflush_r+0xae>
 800b26a:	6a21      	ldr	r1, [r4, #32]
 800b26c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b26e:	4643      	mov	r3, r8
 800b270:	463a      	mov	r2, r7
 800b272:	4628      	mov	r0, r5
 800b274:	47b0      	blx	r6
 800b276:	2800      	cmp	r0, #0
 800b278:	dc08      	bgt.n	800b28c <__sflush_r+0xfc>
 800b27a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b27e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b282:	81a3      	strh	r3, [r4, #12]
 800b284:	f04f 30ff 	mov.w	r0, #4294967295
 800b288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b28c:	4407      	add	r7, r0
 800b28e:	eba8 0800 	sub.w	r8, r8, r0
 800b292:	e7e7      	b.n	800b264 <__sflush_r+0xd4>
 800b294:	20400001 	.word	0x20400001

0800b298 <_fflush_r>:
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	690b      	ldr	r3, [r1, #16]
 800b29c:	4605      	mov	r5, r0
 800b29e:	460c      	mov	r4, r1
 800b2a0:	b913      	cbnz	r3, 800b2a8 <_fflush_r+0x10>
 800b2a2:	2500      	movs	r5, #0
 800b2a4:	4628      	mov	r0, r5
 800b2a6:	bd38      	pop	{r3, r4, r5, pc}
 800b2a8:	b118      	cbz	r0, 800b2b2 <_fflush_r+0x1a>
 800b2aa:	6a03      	ldr	r3, [r0, #32]
 800b2ac:	b90b      	cbnz	r3, 800b2b2 <_fflush_r+0x1a>
 800b2ae:	f7fd fb2f 	bl	8008910 <__sinit>
 800b2b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d0f3      	beq.n	800b2a2 <_fflush_r+0xa>
 800b2ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b2bc:	07d0      	lsls	r0, r2, #31
 800b2be:	d404      	bmi.n	800b2ca <_fflush_r+0x32>
 800b2c0:	0599      	lsls	r1, r3, #22
 800b2c2:	d402      	bmi.n	800b2ca <_fflush_r+0x32>
 800b2c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2c6:	f7fd fc3c 	bl	8008b42 <__retarget_lock_acquire_recursive>
 800b2ca:	4628      	mov	r0, r5
 800b2cc:	4621      	mov	r1, r4
 800b2ce:	f7ff ff5f 	bl	800b190 <__sflush_r>
 800b2d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b2d4:	07da      	lsls	r2, r3, #31
 800b2d6:	4605      	mov	r5, r0
 800b2d8:	d4e4      	bmi.n	800b2a4 <_fflush_r+0xc>
 800b2da:	89a3      	ldrh	r3, [r4, #12]
 800b2dc:	059b      	lsls	r3, r3, #22
 800b2de:	d4e1      	bmi.n	800b2a4 <_fflush_r+0xc>
 800b2e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2e2:	f7fd fc2f 	bl	8008b44 <__retarget_lock_release_recursive>
 800b2e6:	e7dd      	b.n	800b2a4 <_fflush_r+0xc>

0800b2e8 <memmove>:
 800b2e8:	4288      	cmp	r0, r1
 800b2ea:	b510      	push	{r4, lr}
 800b2ec:	eb01 0402 	add.w	r4, r1, r2
 800b2f0:	d902      	bls.n	800b2f8 <memmove+0x10>
 800b2f2:	4284      	cmp	r4, r0
 800b2f4:	4623      	mov	r3, r4
 800b2f6:	d807      	bhi.n	800b308 <memmove+0x20>
 800b2f8:	1e43      	subs	r3, r0, #1
 800b2fa:	42a1      	cmp	r1, r4
 800b2fc:	d008      	beq.n	800b310 <memmove+0x28>
 800b2fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b302:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b306:	e7f8      	b.n	800b2fa <memmove+0x12>
 800b308:	4402      	add	r2, r0
 800b30a:	4601      	mov	r1, r0
 800b30c:	428a      	cmp	r2, r1
 800b30e:	d100      	bne.n	800b312 <memmove+0x2a>
 800b310:	bd10      	pop	{r4, pc}
 800b312:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b316:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b31a:	e7f7      	b.n	800b30c <memmove+0x24>

0800b31c <strncmp>:
 800b31c:	b510      	push	{r4, lr}
 800b31e:	b16a      	cbz	r2, 800b33c <strncmp+0x20>
 800b320:	3901      	subs	r1, #1
 800b322:	1884      	adds	r4, r0, r2
 800b324:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b328:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b32c:	429a      	cmp	r2, r3
 800b32e:	d103      	bne.n	800b338 <strncmp+0x1c>
 800b330:	42a0      	cmp	r0, r4
 800b332:	d001      	beq.n	800b338 <strncmp+0x1c>
 800b334:	2a00      	cmp	r2, #0
 800b336:	d1f5      	bne.n	800b324 <strncmp+0x8>
 800b338:	1ad0      	subs	r0, r2, r3
 800b33a:	bd10      	pop	{r4, pc}
 800b33c:	4610      	mov	r0, r2
 800b33e:	e7fc      	b.n	800b33a <strncmp+0x1e>

0800b340 <_sbrk_r>:
 800b340:	b538      	push	{r3, r4, r5, lr}
 800b342:	4d06      	ldr	r5, [pc, #24]	@ (800b35c <_sbrk_r+0x1c>)
 800b344:	2300      	movs	r3, #0
 800b346:	4604      	mov	r4, r0
 800b348:	4608      	mov	r0, r1
 800b34a:	602b      	str	r3, [r5, #0]
 800b34c:	f7f6 fc0a 	bl	8001b64 <_sbrk>
 800b350:	1c43      	adds	r3, r0, #1
 800b352:	d102      	bne.n	800b35a <_sbrk_r+0x1a>
 800b354:	682b      	ldr	r3, [r5, #0]
 800b356:	b103      	cbz	r3, 800b35a <_sbrk_r+0x1a>
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	bd38      	pop	{r3, r4, r5, pc}
 800b35c:	240004f0 	.word	0x240004f0

0800b360 <memcpy>:
 800b360:	440a      	add	r2, r1
 800b362:	4291      	cmp	r1, r2
 800b364:	f100 33ff 	add.w	r3, r0, #4294967295
 800b368:	d100      	bne.n	800b36c <memcpy+0xc>
 800b36a:	4770      	bx	lr
 800b36c:	b510      	push	{r4, lr}
 800b36e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b372:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b376:	4291      	cmp	r1, r2
 800b378:	d1f9      	bne.n	800b36e <memcpy+0xe>
 800b37a:	bd10      	pop	{r4, pc}
 800b37c:	0000      	movs	r0, r0
	...

0800b380 <nan>:
 800b380:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b388 <nan+0x8>
 800b384:	4770      	bx	lr
 800b386:	bf00      	nop
 800b388:	00000000 	.word	0x00000000
 800b38c:	7ff80000 	.word	0x7ff80000

0800b390 <__assert_func>:
 800b390:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b392:	4614      	mov	r4, r2
 800b394:	461a      	mov	r2, r3
 800b396:	4b09      	ldr	r3, [pc, #36]	@ (800b3bc <__assert_func+0x2c>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	4605      	mov	r5, r0
 800b39c:	68d8      	ldr	r0, [r3, #12]
 800b39e:	b14c      	cbz	r4, 800b3b4 <__assert_func+0x24>
 800b3a0:	4b07      	ldr	r3, [pc, #28]	@ (800b3c0 <__assert_func+0x30>)
 800b3a2:	9100      	str	r1, [sp, #0]
 800b3a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b3a8:	4906      	ldr	r1, [pc, #24]	@ (800b3c4 <__assert_func+0x34>)
 800b3aa:	462b      	mov	r3, r5
 800b3ac:	f000 fba8 	bl	800bb00 <fiprintf>
 800b3b0:	f000 fbb8 	bl	800bb24 <abort>
 800b3b4:	4b04      	ldr	r3, [pc, #16]	@ (800b3c8 <__assert_func+0x38>)
 800b3b6:	461c      	mov	r4, r3
 800b3b8:	e7f3      	b.n	800b3a2 <__assert_func+0x12>
 800b3ba:	bf00      	nop
 800b3bc:	2400001c 	.word	0x2400001c
 800b3c0:	0800c246 	.word	0x0800c246
 800b3c4:	0800c253 	.word	0x0800c253
 800b3c8:	0800c281 	.word	0x0800c281

0800b3cc <_calloc_r>:
 800b3cc:	b570      	push	{r4, r5, r6, lr}
 800b3ce:	fba1 5402 	umull	r5, r4, r1, r2
 800b3d2:	b934      	cbnz	r4, 800b3e2 <_calloc_r+0x16>
 800b3d4:	4629      	mov	r1, r5
 800b3d6:	f7fe fa19 	bl	800980c <_malloc_r>
 800b3da:	4606      	mov	r6, r0
 800b3dc:	b928      	cbnz	r0, 800b3ea <_calloc_r+0x1e>
 800b3de:	4630      	mov	r0, r6
 800b3e0:	bd70      	pop	{r4, r5, r6, pc}
 800b3e2:	220c      	movs	r2, #12
 800b3e4:	6002      	str	r2, [r0, #0]
 800b3e6:	2600      	movs	r6, #0
 800b3e8:	e7f9      	b.n	800b3de <_calloc_r+0x12>
 800b3ea:	462a      	mov	r2, r5
 800b3ec:	4621      	mov	r1, r4
 800b3ee:	f7fd fb2a 	bl	8008a46 <memset>
 800b3f2:	e7f4      	b.n	800b3de <_calloc_r+0x12>

0800b3f4 <rshift>:
 800b3f4:	6903      	ldr	r3, [r0, #16]
 800b3f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b3fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b3fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b402:	f100 0414 	add.w	r4, r0, #20
 800b406:	dd45      	ble.n	800b494 <rshift+0xa0>
 800b408:	f011 011f 	ands.w	r1, r1, #31
 800b40c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b410:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b414:	d10c      	bne.n	800b430 <rshift+0x3c>
 800b416:	f100 0710 	add.w	r7, r0, #16
 800b41a:	4629      	mov	r1, r5
 800b41c:	42b1      	cmp	r1, r6
 800b41e:	d334      	bcc.n	800b48a <rshift+0x96>
 800b420:	1a9b      	subs	r3, r3, r2
 800b422:	009b      	lsls	r3, r3, #2
 800b424:	1eea      	subs	r2, r5, #3
 800b426:	4296      	cmp	r6, r2
 800b428:	bf38      	it	cc
 800b42a:	2300      	movcc	r3, #0
 800b42c:	4423      	add	r3, r4
 800b42e:	e015      	b.n	800b45c <rshift+0x68>
 800b430:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b434:	f1c1 0820 	rsb	r8, r1, #32
 800b438:	40cf      	lsrs	r7, r1
 800b43a:	f105 0e04 	add.w	lr, r5, #4
 800b43e:	46a1      	mov	r9, r4
 800b440:	4576      	cmp	r6, lr
 800b442:	46f4      	mov	ip, lr
 800b444:	d815      	bhi.n	800b472 <rshift+0x7e>
 800b446:	1a9a      	subs	r2, r3, r2
 800b448:	0092      	lsls	r2, r2, #2
 800b44a:	3a04      	subs	r2, #4
 800b44c:	3501      	adds	r5, #1
 800b44e:	42ae      	cmp	r6, r5
 800b450:	bf38      	it	cc
 800b452:	2200      	movcc	r2, #0
 800b454:	18a3      	adds	r3, r4, r2
 800b456:	50a7      	str	r7, [r4, r2]
 800b458:	b107      	cbz	r7, 800b45c <rshift+0x68>
 800b45a:	3304      	adds	r3, #4
 800b45c:	1b1a      	subs	r2, r3, r4
 800b45e:	42a3      	cmp	r3, r4
 800b460:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b464:	bf08      	it	eq
 800b466:	2300      	moveq	r3, #0
 800b468:	6102      	str	r2, [r0, #16]
 800b46a:	bf08      	it	eq
 800b46c:	6143      	streq	r3, [r0, #20]
 800b46e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b472:	f8dc c000 	ldr.w	ip, [ip]
 800b476:	fa0c fc08 	lsl.w	ip, ip, r8
 800b47a:	ea4c 0707 	orr.w	r7, ip, r7
 800b47e:	f849 7b04 	str.w	r7, [r9], #4
 800b482:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b486:	40cf      	lsrs	r7, r1
 800b488:	e7da      	b.n	800b440 <rshift+0x4c>
 800b48a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b48e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b492:	e7c3      	b.n	800b41c <rshift+0x28>
 800b494:	4623      	mov	r3, r4
 800b496:	e7e1      	b.n	800b45c <rshift+0x68>

0800b498 <__hexdig_fun>:
 800b498:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b49c:	2b09      	cmp	r3, #9
 800b49e:	d802      	bhi.n	800b4a6 <__hexdig_fun+0xe>
 800b4a0:	3820      	subs	r0, #32
 800b4a2:	b2c0      	uxtb	r0, r0
 800b4a4:	4770      	bx	lr
 800b4a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b4aa:	2b05      	cmp	r3, #5
 800b4ac:	d801      	bhi.n	800b4b2 <__hexdig_fun+0x1a>
 800b4ae:	3847      	subs	r0, #71	@ 0x47
 800b4b0:	e7f7      	b.n	800b4a2 <__hexdig_fun+0xa>
 800b4b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b4b6:	2b05      	cmp	r3, #5
 800b4b8:	d801      	bhi.n	800b4be <__hexdig_fun+0x26>
 800b4ba:	3827      	subs	r0, #39	@ 0x27
 800b4bc:	e7f1      	b.n	800b4a2 <__hexdig_fun+0xa>
 800b4be:	2000      	movs	r0, #0
 800b4c0:	4770      	bx	lr
	...

0800b4c4 <__gethex>:
 800b4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c8:	b085      	sub	sp, #20
 800b4ca:	468a      	mov	sl, r1
 800b4cc:	9302      	str	r3, [sp, #8]
 800b4ce:	680b      	ldr	r3, [r1, #0]
 800b4d0:	9001      	str	r0, [sp, #4]
 800b4d2:	4690      	mov	r8, r2
 800b4d4:	1c9c      	adds	r4, r3, #2
 800b4d6:	46a1      	mov	r9, r4
 800b4d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b4dc:	2830      	cmp	r0, #48	@ 0x30
 800b4de:	d0fa      	beq.n	800b4d6 <__gethex+0x12>
 800b4e0:	eba9 0303 	sub.w	r3, r9, r3
 800b4e4:	f1a3 0b02 	sub.w	fp, r3, #2
 800b4e8:	f7ff ffd6 	bl	800b498 <__hexdig_fun>
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	2800      	cmp	r0, #0
 800b4f0:	d168      	bne.n	800b5c4 <__gethex+0x100>
 800b4f2:	49a0      	ldr	r1, [pc, #640]	@ (800b774 <__gethex+0x2b0>)
 800b4f4:	2201      	movs	r2, #1
 800b4f6:	4648      	mov	r0, r9
 800b4f8:	f7ff ff10 	bl	800b31c <strncmp>
 800b4fc:	4607      	mov	r7, r0
 800b4fe:	2800      	cmp	r0, #0
 800b500:	d167      	bne.n	800b5d2 <__gethex+0x10e>
 800b502:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b506:	4626      	mov	r6, r4
 800b508:	f7ff ffc6 	bl	800b498 <__hexdig_fun>
 800b50c:	2800      	cmp	r0, #0
 800b50e:	d062      	beq.n	800b5d6 <__gethex+0x112>
 800b510:	4623      	mov	r3, r4
 800b512:	7818      	ldrb	r0, [r3, #0]
 800b514:	2830      	cmp	r0, #48	@ 0x30
 800b516:	4699      	mov	r9, r3
 800b518:	f103 0301 	add.w	r3, r3, #1
 800b51c:	d0f9      	beq.n	800b512 <__gethex+0x4e>
 800b51e:	f7ff ffbb 	bl	800b498 <__hexdig_fun>
 800b522:	fab0 f580 	clz	r5, r0
 800b526:	096d      	lsrs	r5, r5, #5
 800b528:	f04f 0b01 	mov.w	fp, #1
 800b52c:	464a      	mov	r2, r9
 800b52e:	4616      	mov	r6, r2
 800b530:	3201      	adds	r2, #1
 800b532:	7830      	ldrb	r0, [r6, #0]
 800b534:	f7ff ffb0 	bl	800b498 <__hexdig_fun>
 800b538:	2800      	cmp	r0, #0
 800b53a:	d1f8      	bne.n	800b52e <__gethex+0x6a>
 800b53c:	498d      	ldr	r1, [pc, #564]	@ (800b774 <__gethex+0x2b0>)
 800b53e:	2201      	movs	r2, #1
 800b540:	4630      	mov	r0, r6
 800b542:	f7ff feeb 	bl	800b31c <strncmp>
 800b546:	2800      	cmp	r0, #0
 800b548:	d13f      	bne.n	800b5ca <__gethex+0x106>
 800b54a:	b944      	cbnz	r4, 800b55e <__gethex+0x9a>
 800b54c:	1c74      	adds	r4, r6, #1
 800b54e:	4622      	mov	r2, r4
 800b550:	4616      	mov	r6, r2
 800b552:	3201      	adds	r2, #1
 800b554:	7830      	ldrb	r0, [r6, #0]
 800b556:	f7ff ff9f 	bl	800b498 <__hexdig_fun>
 800b55a:	2800      	cmp	r0, #0
 800b55c:	d1f8      	bne.n	800b550 <__gethex+0x8c>
 800b55e:	1ba4      	subs	r4, r4, r6
 800b560:	00a7      	lsls	r7, r4, #2
 800b562:	7833      	ldrb	r3, [r6, #0]
 800b564:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b568:	2b50      	cmp	r3, #80	@ 0x50
 800b56a:	d13e      	bne.n	800b5ea <__gethex+0x126>
 800b56c:	7873      	ldrb	r3, [r6, #1]
 800b56e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b570:	d033      	beq.n	800b5da <__gethex+0x116>
 800b572:	2b2d      	cmp	r3, #45	@ 0x2d
 800b574:	d034      	beq.n	800b5e0 <__gethex+0x11c>
 800b576:	1c71      	adds	r1, r6, #1
 800b578:	2400      	movs	r4, #0
 800b57a:	7808      	ldrb	r0, [r1, #0]
 800b57c:	f7ff ff8c 	bl	800b498 <__hexdig_fun>
 800b580:	1e43      	subs	r3, r0, #1
 800b582:	b2db      	uxtb	r3, r3
 800b584:	2b18      	cmp	r3, #24
 800b586:	d830      	bhi.n	800b5ea <__gethex+0x126>
 800b588:	f1a0 0210 	sub.w	r2, r0, #16
 800b58c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b590:	f7ff ff82 	bl	800b498 <__hexdig_fun>
 800b594:	f100 3cff 	add.w	ip, r0, #4294967295
 800b598:	fa5f fc8c 	uxtb.w	ip, ip
 800b59c:	f1bc 0f18 	cmp.w	ip, #24
 800b5a0:	f04f 030a 	mov.w	r3, #10
 800b5a4:	d91e      	bls.n	800b5e4 <__gethex+0x120>
 800b5a6:	b104      	cbz	r4, 800b5aa <__gethex+0xe6>
 800b5a8:	4252      	negs	r2, r2
 800b5aa:	4417      	add	r7, r2
 800b5ac:	f8ca 1000 	str.w	r1, [sl]
 800b5b0:	b1ed      	cbz	r5, 800b5ee <__gethex+0x12a>
 800b5b2:	f1bb 0f00 	cmp.w	fp, #0
 800b5b6:	bf0c      	ite	eq
 800b5b8:	2506      	moveq	r5, #6
 800b5ba:	2500      	movne	r5, #0
 800b5bc:	4628      	mov	r0, r5
 800b5be:	b005      	add	sp, #20
 800b5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5c4:	2500      	movs	r5, #0
 800b5c6:	462c      	mov	r4, r5
 800b5c8:	e7b0      	b.n	800b52c <__gethex+0x68>
 800b5ca:	2c00      	cmp	r4, #0
 800b5cc:	d1c7      	bne.n	800b55e <__gethex+0x9a>
 800b5ce:	4627      	mov	r7, r4
 800b5d0:	e7c7      	b.n	800b562 <__gethex+0x9e>
 800b5d2:	464e      	mov	r6, r9
 800b5d4:	462f      	mov	r7, r5
 800b5d6:	2501      	movs	r5, #1
 800b5d8:	e7c3      	b.n	800b562 <__gethex+0x9e>
 800b5da:	2400      	movs	r4, #0
 800b5dc:	1cb1      	adds	r1, r6, #2
 800b5de:	e7cc      	b.n	800b57a <__gethex+0xb6>
 800b5e0:	2401      	movs	r4, #1
 800b5e2:	e7fb      	b.n	800b5dc <__gethex+0x118>
 800b5e4:	fb03 0002 	mla	r0, r3, r2, r0
 800b5e8:	e7ce      	b.n	800b588 <__gethex+0xc4>
 800b5ea:	4631      	mov	r1, r6
 800b5ec:	e7de      	b.n	800b5ac <__gethex+0xe8>
 800b5ee:	eba6 0309 	sub.w	r3, r6, r9
 800b5f2:	3b01      	subs	r3, #1
 800b5f4:	4629      	mov	r1, r5
 800b5f6:	2b07      	cmp	r3, #7
 800b5f8:	dc0a      	bgt.n	800b610 <__gethex+0x14c>
 800b5fa:	9801      	ldr	r0, [sp, #4]
 800b5fc:	f7fe f992 	bl	8009924 <_Balloc>
 800b600:	4604      	mov	r4, r0
 800b602:	b940      	cbnz	r0, 800b616 <__gethex+0x152>
 800b604:	4b5c      	ldr	r3, [pc, #368]	@ (800b778 <__gethex+0x2b4>)
 800b606:	4602      	mov	r2, r0
 800b608:	21e4      	movs	r1, #228	@ 0xe4
 800b60a:	485c      	ldr	r0, [pc, #368]	@ (800b77c <__gethex+0x2b8>)
 800b60c:	f7ff fec0 	bl	800b390 <__assert_func>
 800b610:	3101      	adds	r1, #1
 800b612:	105b      	asrs	r3, r3, #1
 800b614:	e7ef      	b.n	800b5f6 <__gethex+0x132>
 800b616:	f100 0a14 	add.w	sl, r0, #20
 800b61a:	2300      	movs	r3, #0
 800b61c:	4655      	mov	r5, sl
 800b61e:	469b      	mov	fp, r3
 800b620:	45b1      	cmp	r9, r6
 800b622:	d337      	bcc.n	800b694 <__gethex+0x1d0>
 800b624:	f845 bb04 	str.w	fp, [r5], #4
 800b628:	eba5 050a 	sub.w	r5, r5, sl
 800b62c:	10ad      	asrs	r5, r5, #2
 800b62e:	6125      	str	r5, [r4, #16]
 800b630:	4658      	mov	r0, fp
 800b632:	f7fe fa69 	bl	8009b08 <__hi0bits>
 800b636:	016d      	lsls	r5, r5, #5
 800b638:	f8d8 6000 	ldr.w	r6, [r8]
 800b63c:	1a2d      	subs	r5, r5, r0
 800b63e:	42b5      	cmp	r5, r6
 800b640:	dd54      	ble.n	800b6ec <__gethex+0x228>
 800b642:	1bad      	subs	r5, r5, r6
 800b644:	4629      	mov	r1, r5
 800b646:	4620      	mov	r0, r4
 800b648:	f7fe fdf2 	bl	800a230 <__any_on>
 800b64c:	4681      	mov	r9, r0
 800b64e:	b178      	cbz	r0, 800b670 <__gethex+0x1ac>
 800b650:	1e6b      	subs	r3, r5, #1
 800b652:	1159      	asrs	r1, r3, #5
 800b654:	f003 021f 	and.w	r2, r3, #31
 800b658:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b65c:	f04f 0901 	mov.w	r9, #1
 800b660:	fa09 f202 	lsl.w	r2, r9, r2
 800b664:	420a      	tst	r2, r1
 800b666:	d003      	beq.n	800b670 <__gethex+0x1ac>
 800b668:	454b      	cmp	r3, r9
 800b66a:	dc36      	bgt.n	800b6da <__gethex+0x216>
 800b66c:	f04f 0902 	mov.w	r9, #2
 800b670:	4629      	mov	r1, r5
 800b672:	4620      	mov	r0, r4
 800b674:	f7ff febe 	bl	800b3f4 <rshift>
 800b678:	442f      	add	r7, r5
 800b67a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b67e:	42bb      	cmp	r3, r7
 800b680:	da42      	bge.n	800b708 <__gethex+0x244>
 800b682:	9801      	ldr	r0, [sp, #4]
 800b684:	4621      	mov	r1, r4
 800b686:	f7fe f98d 	bl	80099a4 <_Bfree>
 800b68a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b68c:	2300      	movs	r3, #0
 800b68e:	6013      	str	r3, [r2, #0]
 800b690:	25a3      	movs	r5, #163	@ 0xa3
 800b692:	e793      	b.n	800b5bc <__gethex+0xf8>
 800b694:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b698:	2a2e      	cmp	r2, #46	@ 0x2e
 800b69a:	d012      	beq.n	800b6c2 <__gethex+0x1fe>
 800b69c:	2b20      	cmp	r3, #32
 800b69e:	d104      	bne.n	800b6aa <__gethex+0x1e6>
 800b6a0:	f845 bb04 	str.w	fp, [r5], #4
 800b6a4:	f04f 0b00 	mov.w	fp, #0
 800b6a8:	465b      	mov	r3, fp
 800b6aa:	7830      	ldrb	r0, [r6, #0]
 800b6ac:	9303      	str	r3, [sp, #12]
 800b6ae:	f7ff fef3 	bl	800b498 <__hexdig_fun>
 800b6b2:	9b03      	ldr	r3, [sp, #12]
 800b6b4:	f000 000f 	and.w	r0, r0, #15
 800b6b8:	4098      	lsls	r0, r3
 800b6ba:	ea4b 0b00 	orr.w	fp, fp, r0
 800b6be:	3304      	adds	r3, #4
 800b6c0:	e7ae      	b.n	800b620 <__gethex+0x15c>
 800b6c2:	45b1      	cmp	r9, r6
 800b6c4:	d8ea      	bhi.n	800b69c <__gethex+0x1d8>
 800b6c6:	492b      	ldr	r1, [pc, #172]	@ (800b774 <__gethex+0x2b0>)
 800b6c8:	9303      	str	r3, [sp, #12]
 800b6ca:	2201      	movs	r2, #1
 800b6cc:	4630      	mov	r0, r6
 800b6ce:	f7ff fe25 	bl	800b31c <strncmp>
 800b6d2:	9b03      	ldr	r3, [sp, #12]
 800b6d4:	2800      	cmp	r0, #0
 800b6d6:	d1e1      	bne.n	800b69c <__gethex+0x1d8>
 800b6d8:	e7a2      	b.n	800b620 <__gethex+0x15c>
 800b6da:	1ea9      	subs	r1, r5, #2
 800b6dc:	4620      	mov	r0, r4
 800b6de:	f7fe fda7 	bl	800a230 <__any_on>
 800b6e2:	2800      	cmp	r0, #0
 800b6e4:	d0c2      	beq.n	800b66c <__gethex+0x1a8>
 800b6e6:	f04f 0903 	mov.w	r9, #3
 800b6ea:	e7c1      	b.n	800b670 <__gethex+0x1ac>
 800b6ec:	da09      	bge.n	800b702 <__gethex+0x23e>
 800b6ee:	1b75      	subs	r5, r6, r5
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	9801      	ldr	r0, [sp, #4]
 800b6f4:	462a      	mov	r2, r5
 800b6f6:	f7fe fb65 	bl	8009dc4 <__lshift>
 800b6fa:	1b7f      	subs	r7, r7, r5
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	f100 0a14 	add.w	sl, r0, #20
 800b702:	f04f 0900 	mov.w	r9, #0
 800b706:	e7b8      	b.n	800b67a <__gethex+0x1b6>
 800b708:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b70c:	42bd      	cmp	r5, r7
 800b70e:	dd6f      	ble.n	800b7f0 <__gethex+0x32c>
 800b710:	1bed      	subs	r5, r5, r7
 800b712:	42ae      	cmp	r6, r5
 800b714:	dc34      	bgt.n	800b780 <__gethex+0x2bc>
 800b716:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	d022      	beq.n	800b764 <__gethex+0x2a0>
 800b71e:	2b03      	cmp	r3, #3
 800b720:	d024      	beq.n	800b76c <__gethex+0x2a8>
 800b722:	2b01      	cmp	r3, #1
 800b724:	d115      	bne.n	800b752 <__gethex+0x28e>
 800b726:	42ae      	cmp	r6, r5
 800b728:	d113      	bne.n	800b752 <__gethex+0x28e>
 800b72a:	2e01      	cmp	r6, #1
 800b72c:	d10b      	bne.n	800b746 <__gethex+0x282>
 800b72e:	9a02      	ldr	r2, [sp, #8]
 800b730:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b734:	6013      	str	r3, [r2, #0]
 800b736:	2301      	movs	r3, #1
 800b738:	6123      	str	r3, [r4, #16]
 800b73a:	f8ca 3000 	str.w	r3, [sl]
 800b73e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b740:	2562      	movs	r5, #98	@ 0x62
 800b742:	601c      	str	r4, [r3, #0]
 800b744:	e73a      	b.n	800b5bc <__gethex+0xf8>
 800b746:	1e71      	subs	r1, r6, #1
 800b748:	4620      	mov	r0, r4
 800b74a:	f7fe fd71 	bl	800a230 <__any_on>
 800b74e:	2800      	cmp	r0, #0
 800b750:	d1ed      	bne.n	800b72e <__gethex+0x26a>
 800b752:	9801      	ldr	r0, [sp, #4]
 800b754:	4621      	mov	r1, r4
 800b756:	f7fe f925 	bl	80099a4 <_Bfree>
 800b75a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b75c:	2300      	movs	r3, #0
 800b75e:	6013      	str	r3, [r2, #0]
 800b760:	2550      	movs	r5, #80	@ 0x50
 800b762:	e72b      	b.n	800b5bc <__gethex+0xf8>
 800b764:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b766:	2b00      	cmp	r3, #0
 800b768:	d1f3      	bne.n	800b752 <__gethex+0x28e>
 800b76a:	e7e0      	b.n	800b72e <__gethex+0x26a>
 800b76c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d1dd      	bne.n	800b72e <__gethex+0x26a>
 800b772:	e7ee      	b.n	800b752 <__gethex+0x28e>
 800b774:	0800c22b 	.word	0x0800c22b
 800b778:	0800c1c1 	.word	0x0800c1c1
 800b77c:	0800c282 	.word	0x0800c282
 800b780:	1e6f      	subs	r7, r5, #1
 800b782:	f1b9 0f00 	cmp.w	r9, #0
 800b786:	d130      	bne.n	800b7ea <__gethex+0x326>
 800b788:	b127      	cbz	r7, 800b794 <__gethex+0x2d0>
 800b78a:	4639      	mov	r1, r7
 800b78c:	4620      	mov	r0, r4
 800b78e:	f7fe fd4f 	bl	800a230 <__any_on>
 800b792:	4681      	mov	r9, r0
 800b794:	117a      	asrs	r2, r7, #5
 800b796:	2301      	movs	r3, #1
 800b798:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b79c:	f007 071f 	and.w	r7, r7, #31
 800b7a0:	40bb      	lsls	r3, r7
 800b7a2:	4213      	tst	r3, r2
 800b7a4:	4629      	mov	r1, r5
 800b7a6:	4620      	mov	r0, r4
 800b7a8:	bf18      	it	ne
 800b7aa:	f049 0902 	orrne.w	r9, r9, #2
 800b7ae:	f7ff fe21 	bl	800b3f4 <rshift>
 800b7b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b7b6:	1b76      	subs	r6, r6, r5
 800b7b8:	2502      	movs	r5, #2
 800b7ba:	f1b9 0f00 	cmp.w	r9, #0
 800b7be:	d047      	beq.n	800b850 <__gethex+0x38c>
 800b7c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b7c4:	2b02      	cmp	r3, #2
 800b7c6:	d015      	beq.n	800b7f4 <__gethex+0x330>
 800b7c8:	2b03      	cmp	r3, #3
 800b7ca:	d017      	beq.n	800b7fc <__gethex+0x338>
 800b7cc:	2b01      	cmp	r3, #1
 800b7ce:	d109      	bne.n	800b7e4 <__gethex+0x320>
 800b7d0:	f019 0f02 	tst.w	r9, #2
 800b7d4:	d006      	beq.n	800b7e4 <__gethex+0x320>
 800b7d6:	f8da 3000 	ldr.w	r3, [sl]
 800b7da:	ea49 0903 	orr.w	r9, r9, r3
 800b7de:	f019 0f01 	tst.w	r9, #1
 800b7e2:	d10e      	bne.n	800b802 <__gethex+0x33e>
 800b7e4:	f045 0510 	orr.w	r5, r5, #16
 800b7e8:	e032      	b.n	800b850 <__gethex+0x38c>
 800b7ea:	f04f 0901 	mov.w	r9, #1
 800b7ee:	e7d1      	b.n	800b794 <__gethex+0x2d0>
 800b7f0:	2501      	movs	r5, #1
 800b7f2:	e7e2      	b.n	800b7ba <__gethex+0x2f6>
 800b7f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7f6:	f1c3 0301 	rsb	r3, r3, #1
 800b7fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b7fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d0f0      	beq.n	800b7e4 <__gethex+0x320>
 800b802:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b806:	f104 0314 	add.w	r3, r4, #20
 800b80a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b80e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b812:	f04f 0c00 	mov.w	ip, #0
 800b816:	4618      	mov	r0, r3
 800b818:	f853 2b04 	ldr.w	r2, [r3], #4
 800b81c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b820:	d01b      	beq.n	800b85a <__gethex+0x396>
 800b822:	3201      	adds	r2, #1
 800b824:	6002      	str	r2, [r0, #0]
 800b826:	2d02      	cmp	r5, #2
 800b828:	f104 0314 	add.w	r3, r4, #20
 800b82c:	d13c      	bne.n	800b8a8 <__gethex+0x3e4>
 800b82e:	f8d8 2000 	ldr.w	r2, [r8]
 800b832:	3a01      	subs	r2, #1
 800b834:	42b2      	cmp	r2, r6
 800b836:	d109      	bne.n	800b84c <__gethex+0x388>
 800b838:	1171      	asrs	r1, r6, #5
 800b83a:	2201      	movs	r2, #1
 800b83c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b840:	f006 061f 	and.w	r6, r6, #31
 800b844:	fa02 f606 	lsl.w	r6, r2, r6
 800b848:	421e      	tst	r6, r3
 800b84a:	d13a      	bne.n	800b8c2 <__gethex+0x3fe>
 800b84c:	f045 0520 	orr.w	r5, r5, #32
 800b850:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b852:	601c      	str	r4, [r3, #0]
 800b854:	9b02      	ldr	r3, [sp, #8]
 800b856:	601f      	str	r7, [r3, #0]
 800b858:	e6b0      	b.n	800b5bc <__gethex+0xf8>
 800b85a:	4299      	cmp	r1, r3
 800b85c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b860:	d8d9      	bhi.n	800b816 <__gethex+0x352>
 800b862:	68a3      	ldr	r3, [r4, #8]
 800b864:	459b      	cmp	fp, r3
 800b866:	db17      	blt.n	800b898 <__gethex+0x3d4>
 800b868:	6861      	ldr	r1, [r4, #4]
 800b86a:	9801      	ldr	r0, [sp, #4]
 800b86c:	3101      	adds	r1, #1
 800b86e:	f7fe f859 	bl	8009924 <_Balloc>
 800b872:	4681      	mov	r9, r0
 800b874:	b918      	cbnz	r0, 800b87e <__gethex+0x3ba>
 800b876:	4b1a      	ldr	r3, [pc, #104]	@ (800b8e0 <__gethex+0x41c>)
 800b878:	4602      	mov	r2, r0
 800b87a:	2184      	movs	r1, #132	@ 0x84
 800b87c:	e6c5      	b.n	800b60a <__gethex+0x146>
 800b87e:	6922      	ldr	r2, [r4, #16]
 800b880:	3202      	adds	r2, #2
 800b882:	f104 010c 	add.w	r1, r4, #12
 800b886:	0092      	lsls	r2, r2, #2
 800b888:	300c      	adds	r0, #12
 800b88a:	f7ff fd69 	bl	800b360 <memcpy>
 800b88e:	4621      	mov	r1, r4
 800b890:	9801      	ldr	r0, [sp, #4]
 800b892:	f7fe f887 	bl	80099a4 <_Bfree>
 800b896:	464c      	mov	r4, r9
 800b898:	6923      	ldr	r3, [r4, #16]
 800b89a:	1c5a      	adds	r2, r3, #1
 800b89c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b8a0:	6122      	str	r2, [r4, #16]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	615a      	str	r2, [r3, #20]
 800b8a6:	e7be      	b.n	800b826 <__gethex+0x362>
 800b8a8:	6922      	ldr	r2, [r4, #16]
 800b8aa:	455a      	cmp	r2, fp
 800b8ac:	dd0b      	ble.n	800b8c6 <__gethex+0x402>
 800b8ae:	2101      	movs	r1, #1
 800b8b0:	4620      	mov	r0, r4
 800b8b2:	f7ff fd9f 	bl	800b3f4 <rshift>
 800b8b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b8ba:	3701      	adds	r7, #1
 800b8bc:	42bb      	cmp	r3, r7
 800b8be:	f6ff aee0 	blt.w	800b682 <__gethex+0x1be>
 800b8c2:	2501      	movs	r5, #1
 800b8c4:	e7c2      	b.n	800b84c <__gethex+0x388>
 800b8c6:	f016 061f 	ands.w	r6, r6, #31
 800b8ca:	d0fa      	beq.n	800b8c2 <__gethex+0x3fe>
 800b8cc:	4453      	add	r3, sl
 800b8ce:	f1c6 0620 	rsb	r6, r6, #32
 800b8d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b8d6:	f7fe f917 	bl	8009b08 <__hi0bits>
 800b8da:	42b0      	cmp	r0, r6
 800b8dc:	dbe7      	blt.n	800b8ae <__gethex+0x3ea>
 800b8de:	e7f0      	b.n	800b8c2 <__gethex+0x3fe>
 800b8e0:	0800c1c1 	.word	0x0800c1c1

0800b8e4 <L_shift>:
 800b8e4:	f1c2 0208 	rsb	r2, r2, #8
 800b8e8:	0092      	lsls	r2, r2, #2
 800b8ea:	b570      	push	{r4, r5, r6, lr}
 800b8ec:	f1c2 0620 	rsb	r6, r2, #32
 800b8f0:	6843      	ldr	r3, [r0, #4]
 800b8f2:	6804      	ldr	r4, [r0, #0]
 800b8f4:	fa03 f506 	lsl.w	r5, r3, r6
 800b8f8:	432c      	orrs	r4, r5
 800b8fa:	40d3      	lsrs	r3, r2
 800b8fc:	6004      	str	r4, [r0, #0]
 800b8fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800b902:	4288      	cmp	r0, r1
 800b904:	d3f4      	bcc.n	800b8f0 <L_shift+0xc>
 800b906:	bd70      	pop	{r4, r5, r6, pc}

0800b908 <__match>:
 800b908:	b530      	push	{r4, r5, lr}
 800b90a:	6803      	ldr	r3, [r0, #0]
 800b90c:	3301      	adds	r3, #1
 800b90e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b912:	b914      	cbnz	r4, 800b91a <__match+0x12>
 800b914:	6003      	str	r3, [r0, #0]
 800b916:	2001      	movs	r0, #1
 800b918:	bd30      	pop	{r4, r5, pc}
 800b91a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b91e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b922:	2d19      	cmp	r5, #25
 800b924:	bf98      	it	ls
 800b926:	3220      	addls	r2, #32
 800b928:	42a2      	cmp	r2, r4
 800b92a:	d0f0      	beq.n	800b90e <__match+0x6>
 800b92c:	2000      	movs	r0, #0
 800b92e:	e7f3      	b.n	800b918 <__match+0x10>

0800b930 <__hexnan>:
 800b930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b934:	680b      	ldr	r3, [r1, #0]
 800b936:	6801      	ldr	r1, [r0, #0]
 800b938:	115e      	asrs	r6, r3, #5
 800b93a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b93e:	f013 031f 	ands.w	r3, r3, #31
 800b942:	b087      	sub	sp, #28
 800b944:	bf18      	it	ne
 800b946:	3604      	addne	r6, #4
 800b948:	2500      	movs	r5, #0
 800b94a:	1f37      	subs	r7, r6, #4
 800b94c:	4682      	mov	sl, r0
 800b94e:	4690      	mov	r8, r2
 800b950:	9301      	str	r3, [sp, #4]
 800b952:	f846 5c04 	str.w	r5, [r6, #-4]
 800b956:	46b9      	mov	r9, r7
 800b958:	463c      	mov	r4, r7
 800b95a:	9502      	str	r5, [sp, #8]
 800b95c:	46ab      	mov	fp, r5
 800b95e:	784a      	ldrb	r2, [r1, #1]
 800b960:	1c4b      	adds	r3, r1, #1
 800b962:	9303      	str	r3, [sp, #12]
 800b964:	b342      	cbz	r2, 800b9b8 <__hexnan+0x88>
 800b966:	4610      	mov	r0, r2
 800b968:	9105      	str	r1, [sp, #20]
 800b96a:	9204      	str	r2, [sp, #16]
 800b96c:	f7ff fd94 	bl	800b498 <__hexdig_fun>
 800b970:	2800      	cmp	r0, #0
 800b972:	d151      	bne.n	800ba18 <__hexnan+0xe8>
 800b974:	9a04      	ldr	r2, [sp, #16]
 800b976:	9905      	ldr	r1, [sp, #20]
 800b978:	2a20      	cmp	r2, #32
 800b97a:	d818      	bhi.n	800b9ae <__hexnan+0x7e>
 800b97c:	9b02      	ldr	r3, [sp, #8]
 800b97e:	459b      	cmp	fp, r3
 800b980:	dd13      	ble.n	800b9aa <__hexnan+0x7a>
 800b982:	454c      	cmp	r4, r9
 800b984:	d206      	bcs.n	800b994 <__hexnan+0x64>
 800b986:	2d07      	cmp	r5, #7
 800b988:	dc04      	bgt.n	800b994 <__hexnan+0x64>
 800b98a:	462a      	mov	r2, r5
 800b98c:	4649      	mov	r1, r9
 800b98e:	4620      	mov	r0, r4
 800b990:	f7ff ffa8 	bl	800b8e4 <L_shift>
 800b994:	4544      	cmp	r4, r8
 800b996:	d952      	bls.n	800ba3e <__hexnan+0x10e>
 800b998:	2300      	movs	r3, #0
 800b99a:	f1a4 0904 	sub.w	r9, r4, #4
 800b99e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b9a2:	f8cd b008 	str.w	fp, [sp, #8]
 800b9a6:	464c      	mov	r4, r9
 800b9a8:	461d      	mov	r5, r3
 800b9aa:	9903      	ldr	r1, [sp, #12]
 800b9ac:	e7d7      	b.n	800b95e <__hexnan+0x2e>
 800b9ae:	2a29      	cmp	r2, #41	@ 0x29
 800b9b0:	d157      	bne.n	800ba62 <__hexnan+0x132>
 800b9b2:	3102      	adds	r1, #2
 800b9b4:	f8ca 1000 	str.w	r1, [sl]
 800b9b8:	f1bb 0f00 	cmp.w	fp, #0
 800b9bc:	d051      	beq.n	800ba62 <__hexnan+0x132>
 800b9be:	454c      	cmp	r4, r9
 800b9c0:	d206      	bcs.n	800b9d0 <__hexnan+0xa0>
 800b9c2:	2d07      	cmp	r5, #7
 800b9c4:	dc04      	bgt.n	800b9d0 <__hexnan+0xa0>
 800b9c6:	462a      	mov	r2, r5
 800b9c8:	4649      	mov	r1, r9
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f7ff ff8a 	bl	800b8e4 <L_shift>
 800b9d0:	4544      	cmp	r4, r8
 800b9d2:	d936      	bls.n	800ba42 <__hexnan+0x112>
 800b9d4:	f1a8 0204 	sub.w	r2, r8, #4
 800b9d8:	4623      	mov	r3, r4
 800b9da:	f853 1b04 	ldr.w	r1, [r3], #4
 800b9de:	f842 1f04 	str.w	r1, [r2, #4]!
 800b9e2:	429f      	cmp	r7, r3
 800b9e4:	d2f9      	bcs.n	800b9da <__hexnan+0xaa>
 800b9e6:	1b3b      	subs	r3, r7, r4
 800b9e8:	f023 0303 	bic.w	r3, r3, #3
 800b9ec:	3304      	adds	r3, #4
 800b9ee:	3401      	adds	r4, #1
 800b9f0:	3e03      	subs	r6, #3
 800b9f2:	42b4      	cmp	r4, r6
 800b9f4:	bf88      	it	hi
 800b9f6:	2304      	movhi	r3, #4
 800b9f8:	4443      	add	r3, r8
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f843 2b04 	str.w	r2, [r3], #4
 800ba00:	429f      	cmp	r7, r3
 800ba02:	d2fb      	bcs.n	800b9fc <__hexnan+0xcc>
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	b91b      	cbnz	r3, 800ba10 <__hexnan+0xe0>
 800ba08:	4547      	cmp	r7, r8
 800ba0a:	d128      	bne.n	800ba5e <__hexnan+0x12e>
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	603b      	str	r3, [r7, #0]
 800ba10:	2005      	movs	r0, #5
 800ba12:	b007      	add	sp, #28
 800ba14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba18:	3501      	adds	r5, #1
 800ba1a:	2d08      	cmp	r5, #8
 800ba1c:	f10b 0b01 	add.w	fp, fp, #1
 800ba20:	dd06      	ble.n	800ba30 <__hexnan+0x100>
 800ba22:	4544      	cmp	r4, r8
 800ba24:	d9c1      	bls.n	800b9aa <__hexnan+0x7a>
 800ba26:	2300      	movs	r3, #0
 800ba28:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba2c:	2501      	movs	r5, #1
 800ba2e:	3c04      	subs	r4, #4
 800ba30:	6822      	ldr	r2, [r4, #0]
 800ba32:	f000 000f 	and.w	r0, r0, #15
 800ba36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ba3a:	6020      	str	r0, [r4, #0]
 800ba3c:	e7b5      	b.n	800b9aa <__hexnan+0x7a>
 800ba3e:	2508      	movs	r5, #8
 800ba40:	e7b3      	b.n	800b9aa <__hexnan+0x7a>
 800ba42:	9b01      	ldr	r3, [sp, #4]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d0dd      	beq.n	800ba04 <__hexnan+0xd4>
 800ba48:	f1c3 0320 	rsb	r3, r3, #32
 800ba4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ba50:	40da      	lsrs	r2, r3
 800ba52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ba56:	4013      	ands	r3, r2
 800ba58:	f846 3c04 	str.w	r3, [r6, #-4]
 800ba5c:	e7d2      	b.n	800ba04 <__hexnan+0xd4>
 800ba5e:	3f04      	subs	r7, #4
 800ba60:	e7d0      	b.n	800ba04 <__hexnan+0xd4>
 800ba62:	2004      	movs	r0, #4
 800ba64:	e7d5      	b.n	800ba12 <__hexnan+0xe2>

0800ba66 <__ascii_mbtowc>:
 800ba66:	b082      	sub	sp, #8
 800ba68:	b901      	cbnz	r1, 800ba6c <__ascii_mbtowc+0x6>
 800ba6a:	a901      	add	r1, sp, #4
 800ba6c:	b142      	cbz	r2, 800ba80 <__ascii_mbtowc+0x1a>
 800ba6e:	b14b      	cbz	r3, 800ba84 <__ascii_mbtowc+0x1e>
 800ba70:	7813      	ldrb	r3, [r2, #0]
 800ba72:	600b      	str	r3, [r1, #0]
 800ba74:	7812      	ldrb	r2, [r2, #0]
 800ba76:	1e10      	subs	r0, r2, #0
 800ba78:	bf18      	it	ne
 800ba7a:	2001      	movne	r0, #1
 800ba7c:	b002      	add	sp, #8
 800ba7e:	4770      	bx	lr
 800ba80:	4610      	mov	r0, r2
 800ba82:	e7fb      	b.n	800ba7c <__ascii_mbtowc+0x16>
 800ba84:	f06f 0001 	mvn.w	r0, #1
 800ba88:	e7f8      	b.n	800ba7c <__ascii_mbtowc+0x16>

0800ba8a <_realloc_r>:
 800ba8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba8e:	4607      	mov	r7, r0
 800ba90:	4614      	mov	r4, r2
 800ba92:	460d      	mov	r5, r1
 800ba94:	b921      	cbnz	r1, 800baa0 <_realloc_r+0x16>
 800ba96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba9a:	4611      	mov	r1, r2
 800ba9c:	f7fd beb6 	b.w	800980c <_malloc_r>
 800baa0:	b92a      	cbnz	r2, 800baae <_realloc_r+0x24>
 800baa2:	f7fd fe3f 	bl	8009724 <_free_r>
 800baa6:	4625      	mov	r5, r4
 800baa8:	4628      	mov	r0, r5
 800baaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800baae:	f000 f840 	bl	800bb32 <_malloc_usable_size_r>
 800bab2:	4284      	cmp	r4, r0
 800bab4:	4606      	mov	r6, r0
 800bab6:	d802      	bhi.n	800babe <_realloc_r+0x34>
 800bab8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800babc:	d8f4      	bhi.n	800baa8 <_realloc_r+0x1e>
 800babe:	4621      	mov	r1, r4
 800bac0:	4638      	mov	r0, r7
 800bac2:	f7fd fea3 	bl	800980c <_malloc_r>
 800bac6:	4680      	mov	r8, r0
 800bac8:	b908      	cbnz	r0, 800bace <_realloc_r+0x44>
 800baca:	4645      	mov	r5, r8
 800bacc:	e7ec      	b.n	800baa8 <_realloc_r+0x1e>
 800bace:	42b4      	cmp	r4, r6
 800bad0:	4622      	mov	r2, r4
 800bad2:	4629      	mov	r1, r5
 800bad4:	bf28      	it	cs
 800bad6:	4632      	movcs	r2, r6
 800bad8:	f7ff fc42 	bl	800b360 <memcpy>
 800badc:	4629      	mov	r1, r5
 800bade:	4638      	mov	r0, r7
 800bae0:	f7fd fe20 	bl	8009724 <_free_r>
 800bae4:	e7f1      	b.n	800baca <_realloc_r+0x40>

0800bae6 <__ascii_wctomb>:
 800bae6:	4603      	mov	r3, r0
 800bae8:	4608      	mov	r0, r1
 800baea:	b141      	cbz	r1, 800bafe <__ascii_wctomb+0x18>
 800baec:	2aff      	cmp	r2, #255	@ 0xff
 800baee:	d904      	bls.n	800bafa <__ascii_wctomb+0x14>
 800baf0:	228a      	movs	r2, #138	@ 0x8a
 800baf2:	601a      	str	r2, [r3, #0]
 800baf4:	f04f 30ff 	mov.w	r0, #4294967295
 800baf8:	4770      	bx	lr
 800bafa:	700a      	strb	r2, [r1, #0]
 800bafc:	2001      	movs	r0, #1
 800bafe:	4770      	bx	lr

0800bb00 <fiprintf>:
 800bb00:	b40e      	push	{r1, r2, r3}
 800bb02:	b503      	push	{r0, r1, lr}
 800bb04:	4601      	mov	r1, r0
 800bb06:	ab03      	add	r3, sp, #12
 800bb08:	4805      	ldr	r0, [pc, #20]	@ (800bb20 <fiprintf+0x20>)
 800bb0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb0e:	6800      	ldr	r0, [r0, #0]
 800bb10:	9301      	str	r3, [sp, #4]
 800bb12:	f000 f83f 	bl	800bb94 <_vfiprintf_r>
 800bb16:	b002      	add	sp, #8
 800bb18:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb1c:	b003      	add	sp, #12
 800bb1e:	4770      	bx	lr
 800bb20:	2400001c 	.word	0x2400001c

0800bb24 <abort>:
 800bb24:	b508      	push	{r3, lr}
 800bb26:	2006      	movs	r0, #6
 800bb28:	f000 fa08 	bl	800bf3c <raise>
 800bb2c:	2001      	movs	r0, #1
 800bb2e:	f7f5 ffa1 	bl	8001a74 <_exit>

0800bb32 <_malloc_usable_size_r>:
 800bb32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb36:	1f18      	subs	r0, r3, #4
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	bfbc      	itt	lt
 800bb3c:	580b      	ldrlt	r3, [r1, r0]
 800bb3e:	18c0      	addlt	r0, r0, r3
 800bb40:	4770      	bx	lr

0800bb42 <__sfputc_r>:
 800bb42:	6893      	ldr	r3, [r2, #8]
 800bb44:	3b01      	subs	r3, #1
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	b410      	push	{r4}
 800bb4a:	6093      	str	r3, [r2, #8]
 800bb4c:	da08      	bge.n	800bb60 <__sfputc_r+0x1e>
 800bb4e:	6994      	ldr	r4, [r2, #24]
 800bb50:	42a3      	cmp	r3, r4
 800bb52:	db01      	blt.n	800bb58 <__sfputc_r+0x16>
 800bb54:	290a      	cmp	r1, #10
 800bb56:	d103      	bne.n	800bb60 <__sfputc_r+0x1e>
 800bb58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb5c:	f000 b932 	b.w	800bdc4 <__swbuf_r>
 800bb60:	6813      	ldr	r3, [r2, #0]
 800bb62:	1c58      	adds	r0, r3, #1
 800bb64:	6010      	str	r0, [r2, #0]
 800bb66:	7019      	strb	r1, [r3, #0]
 800bb68:	4608      	mov	r0, r1
 800bb6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <__sfputs_r>:
 800bb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb72:	4606      	mov	r6, r0
 800bb74:	460f      	mov	r7, r1
 800bb76:	4614      	mov	r4, r2
 800bb78:	18d5      	adds	r5, r2, r3
 800bb7a:	42ac      	cmp	r4, r5
 800bb7c:	d101      	bne.n	800bb82 <__sfputs_r+0x12>
 800bb7e:	2000      	movs	r0, #0
 800bb80:	e007      	b.n	800bb92 <__sfputs_r+0x22>
 800bb82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb86:	463a      	mov	r2, r7
 800bb88:	4630      	mov	r0, r6
 800bb8a:	f7ff ffda 	bl	800bb42 <__sfputc_r>
 800bb8e:	1c43      	adds	r3, r0, #1
 800bb90:	d1f3      	bne.n	800bb7a <__sfputs_r+0xa>
 800bb92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bb94 <_vfiprintf_r>:
 800bb94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb98:	460d      	mov	r5, r1
 800bb9a:	b09d      	sub	sp, #116	@ 0x74
 800bb9c:	4614      	mov	r4, r2
 800bb9e:	4698      	mov	r8, r3
 800bba0:	4606      	mov	r6, r0
 800bba2:	b118      	cbz	r0, 800bbac <_vfiprintf_r+0x18>
 800bba4:	6a03      	ldr	r3, [r0, #32]
 800bba6:	b90b      	cbnz	r3, 800bbac <_vfiprintf_r+0x18>
 800bba8:	f7fc feb2 	bl	8008910 <__sinit>
 800bbac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bbae:	07d9      	lsls	r1, r3, #31
 800bbb0:	d405      	bmi.n	800bbbe <_vfiprintf_r+0x2a>
 800bbb2:	89ab      	ldrh	r3, [r5, #12]
 800bbb4:	059a      	lsls	r2, r3, #22
 800bbb6:	d402      	bmi.n	800bbbe <_vfiprintf_r+0x2a>
 800bbb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bbba:	f7fc ffc2 	bl	8008b42 <__retarget_lock_acquire_recursive>
 800bbbe:	89ab      	ldrh	r3, [r5, #12]
 800bbc0:	071b      	lsls	r3, r3, #28
 800bbc2:	d501      	bpl.n	800bbc8 <_vfiprintf_r+0x34>
 800bbc4:	692b      	ldr	r3, [r5, #16]
 800bbc6:	b99b      	cbnz	r3, 800bbf0 <_vfiprintf_r+0x5c>
 800bbc8:	4629      	mov	r1, r5
 800bbca:	4630      	mov	r0, r6
 800bbcc:	f000 f938 	bl	800be40 <__swsetup_r>
 800bbd0:	b170      	cbz	r0, 800bbf0 <_vfiprintf_r+0x5c>
 800bbd2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bbd4:	07dc      	lsls	r4, r3, #31
 800bbd6:	d504      	bpl.n	800bbe2 <_vfiprintf_r+0x4e>
 800bbd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbdc:	b01d      	add	sp, #116	@ 0x74
 800bbde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbe2:	89ab      	ldrh	r3, [r5, #12]
 800bbe4:	0598      	lsls	r0, r3, #22
 800bbe6:	d4f7      	bmi.n	800bbd8 <_vfiprintf_r+0x44>
 800bbe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bbea:	f7fc ffab 	bl	8008b44 <__retarget_lock_release_recursive>
 800bbee:	e7f3      	b.n	800bbd8 <_vfiprintf_r+0x44>
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbf4:	2320      	movs	r3, #32
 800bbf6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bbfa:	f8cd 800c 	str.w	r8, [sp, #12]
 800bbfe:	2330      	movs	r3, #48	@ 0x30
 800bc00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bdb0 <_vfiprintf_r+0x21c>
 800bc04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc08:	f04f 0901 	mov.w	r9, #1
 800bc0c:	4623      	mov	r3, r4
 800bc0e:	469a      	mov	sl, r3
 800bc10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc14:	b10a      	cbz	r2, 800bc1a <_vfiprintf_r+0x86>
 800bc16:	2a25      	cmp	r2, #37	@ 0x25
 800bc18:	d1f9      	bne.n	800bc0e <_vfiprintf_r+0x7a>
 800bc1a:	ebba 0b04 	subs.w	fp, sl, r4
 800bc1e:	d00b      	beq.n	800bc38 <_vfiprintf_r+0xa4>
 800bc20:	465b      	mov	r3, fp
 800bc22:	4622      	mov	r2, r4
 800bc24:	4629      	mov	r1, r5
 800bc26:	4630      	mov	r0, r6
 800bc28:	f7ff ffa2 	bl	800bb70 <__sfputs_r>
 800bc2c:	3001      	adds	r0, #1
 800bc2e:	f000 80a7 	beq.w	800bd80 <_vfiprintf_r+0x1ec>
 800bc32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc34:	445a      	add	r2, fp
 800bc36:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc38:	f89a 3000 	ldrb.w	r3, [sl]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	f000 809f 	beq.w	800bd80 <_vfiprintf_r+0x1ec>
 800bc42:	2300      	movs	r3, #0
 800bc44:	f04f 32ff 	mov.w	r2, #4294967295
 800bc48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc4c:	f10a 0a01 	add.w	sl, sl, #1
 800bc50:	9304      	str	r3, [sp, #16]
 800bc52:	9307      	str	r3, [sp, #28]
 800bc54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc58:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc5a:	4654      	mov	r4, sl
 800bc5c:	2205      	movs	r2, #5
 800bc5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc62:	4853      	ldr	r0, [pc, #332]	@ (800bdb0 <_vfiprintf_r+0x21c>)
 800bc64:	f7f4 fb3c 	bl	80002e0 <memchr>
 800bc68:	9a04      	ldr	r2, [sp, #16]
 800bc6a:	b9d8      	cbnz	r0, 800bca4 <_vfiprintf_r+0x110>
 800bc6c:	06d1      	lsls	r1, r2, #27
 800bc6e:	bf44      	itt	mi
 800bc70:	2320      	movmi	r3, #32
 800bc72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc76:	0713      	lsls	r3, r2, #28
 800bc78:	bf44      	itt	mi
 800bc7a:	232b      	movmi	r3, #43	@ 0x2b
 800bc7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc80:	f89a 3000 	ldrb.w	r3, [sl]
 800bc84:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc86:	d015      	beq.n	800bcb4 <_vfiprintf_r+0x120>
 800bc88:	9a07      	ldr	r2, [sp, #28]
 800bc8a:	4654      	mov	r4, sl
 800bc8c:	2000      	movs	r0, #0
 800bc8e:	f04f 0c0a 	mov.w	ip, #10
 800bc92:	4621      	mov	r1, r4
 800bc94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc98:	3b30      	subs	r3, #48	@ 0x30
 800bc9a:	2b09      	cmp	r3, #9
 800bc9c:	d94b      	bls.n	800bd36 <_vfiprintf_r+0x1a2>
 800bc9e:	b1b0      	cbz	r0, 800bcce <_vfiprintf_r+0x13a>
 800bca0:	9207      	str	r2, [sp, #28]
 800bca2:	e014      	b.n	800bcce <_vfiprintf_r+0x13a>
 800bca4:	eba0 0308 	sub.w	r3, r0, r8
 800bca8:	fa09 f303 	lsl.w	r3, r9, r3
 800bcac:	4313      	orrs	r3, r2
 800bcae:	9304      	str	r3, [sp, #16]
 800bcb0:	46a2      	mov	sl, r4
 800bcb2:	e7d2      	b.n	800bc5a <_vfiprintf_r+0xc6>
 800bcb4:	9b03      	ldr	r3, [sp, #12]
 800bcb6:	1d19      	adds	r1, r3, #4
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	9103      	str	r1, [sp, #12]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	bfbb      	ittet	lt
 800bcc0:	425b      	neglt	r3, r3
 800bcc2:	f042 0202 	orrlt.w	r2, r2, #2
 800bcc6:	9307      	strge	r3, [sp, #28]
 800bcc8:	9307      	strlt	r3, [sp, #28]
 800bcca:	bfb8      	it	lt
 800bccc:	9204      	strlt	r2, [sp, #16]
 800bcce:	7823      	ldrb	r3, [r4, #0]
 800bcd0:	2b2e      	cmp	r3, #46	@ 0x2e
 800bcd2:	d10a      	bne.n	800bcea <_vfiprintf_r+0x156>
 800bcd4:	7863      	ldrb	r3, [r4, #1]
 800bcd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcd8:	d132      	bne.n	800bd40 <_vfiprintf_r+0x1ac>
 800bcda:	9b03      	ldr	r3, [sp, #12]
 800bcdc:	1d1a      	adds	r2, r3, #4
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	9203      	str	r2, [sp, #12]
 800bce2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bce6:	3402      	adds	r4, #2
 800bce8:	9305      	str	r3, [sp, #20]
 800bcea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bdc0 <_vfiprintf_r+0x22c>
 800bcee:	7821      	ldrb	r1, [r4, #0]
 800bcf0:	2203      	movs	r2, #3
 800bcf2:	4650      	mov	r0, sl
 800bcf4:	f7f4 faf4 	bl	80002e0 <memchr>
 800bcf8:	b138      	cbz	r0, 800bd0a <_vfiprintf_r+0x176>
 800bcfa:	9b04      	ldr	r3, [sp, #16]
 800bcfc:	eba0 000a 	sub.w	r0, r0, sl
 800bd00:	2240      	movs	r2, #64	@ 0x40
 800bd02:	4082      	lsls	r2, r0
 800bd04:	4313      	orrs	r3, r2
 800bd06:	3401      	adds	r4, #1
 800bd08:	9304      	str	r3, [sp, #16]
 800bd0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd0e:	4829      	ldr	r0, [pc, #164]	@ (800bdb4 <_vfiprintf_r+0x220>)
 800bd10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd14:	2206      	movs	r2, #6
 800bd16:	f7f4 fae3 	bl	80002e0 <memchr>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	d03f      	beq.n	800bd9e <_vfiprintf_r+0x20a>
 800bd1e:	4b26      	ldr	r3, [pc, #152]	@ (800bdb8 <_vfiprintf_r+0x224>)
 800bd20:	bb1b      	cbnz	r3, 800bd6a <_vfiprintf_r+0x1d6>
 800bd22:	9b03      	ldr	r3, [sp, #12]
 800bd24:	3307      	adds	r3, #7
 800bd26:	f023 0307 	bic.w	r3, r3, #7
 800bd2a:	3308      	adds	r3, #8
 800bd2c:	9303      	str	r3, [sp, #12]
 800bd2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd30:	443b      	add	r3, r7
 800bd32:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd34:	e76a      	b.n	800bc0c <_vfiprintf_r+0x78>
 800bd36:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd3a:	460c      	mov	r4, r1
 800bd3c:	2001      	movs	r0, #1
 800bd3e:	e7a8      	b.n	800bc92 <_vfiprintf_r+0xfe>
 800bd40:	2300      	movs	r3, #0
 800bd42:	3401      	adds	r4, #1
 800bd44:	9305      	str	r3, [sp, #20]
 800bd46:	4619      	mov	r1, r3
 800bd48:	f04f 0c0a 	mov.w	ip, #10
 800bd4c:	4620      	mov	r0, r4
 800bd4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd52:	3a30      	subs	r2, #48	@ 0x30
 800bd54:	2a09      	cmp	r2, #9
 800bd56:	d903      	bls.n	800bd60 <_vfiprintf_r+0x1cc>
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d0c6      	beq.n	800bcea <_vfiprintf_r+0x156>
 800bd5c:	9105      	str	r1, [sp, #20]
 800bd5e:	e7c4      	b.n	800bcea <_vfiprintf_r+0x156>
 800bd60:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd64:	4604      	mov	r4, r0
 800bd66:	2301      	movs	r3, #1
 800bd68:	e7f0      	b.n	800bd4c <_vfiprintf_r+0x1b8>
 800bd6a:	ab03      	add	r3, sp, #12
 800bd6c:	9300      	str	r3, [sp, #0]
 800bd6e:	462a      	mov	r2, r5
 800bd70:	4b12      	ldr	r3, [pc, #72]	@ (800bdbc <_vfiprintf_r+0x228>)
 800bd72:	a904      	add	r1, sp, #16
 800bd74:	4630      	mov	r0, r6
 800bd76:	f7fb ff93 	bl	8007ca0 <_printf_float>
 800bd7a:	4607      	mov	r7, r0
 800bd7c:	1c78      	adds	r0, r7, #1
 800bd7e:	d1d6      	bne.n	800bd2e <_vfiprintf_r+0x19a>
 800bd80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd82:	07d9      	lsls	r1, r3, #31
 800bd84:	d405      	bmi.n	800bd92 <_vfiprintf_r+0x1fe>
 800bd86:	89ab      	ldrh	r3, [r5, #12]
 800bd88:	059a      	lsls	r2, r3, #22
 800bd8a:	d402      	bmi.n	800bd92 <_vfiprintf_r+0x1fe>
 800bd8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd8e:	f7fc fed9 	bl	8008b44 <__retarget_lock_release_recursive>
 800bd92:	89ab      	ldrh	r3, [r5, #12]
 800bd94:	065b      	lsls	r3, r3, #25
 800bd96:	f53f af1f 	bmi.w	800bbd8 <_vfiprintf_r+0x44>
 800bd9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd9c:	e71e      	b.n	800bbdc <_vfiprintf_r+0x48>
 800bd9e:	ab03      	add	r3, sp, #12
 800bda0:	9300      	str	r3, [sp, #0]
 800bda2:	462a      	mov	r2, r5
 800bda4:	4b05      	ldr	r3, [pc, #20]	@ (800bdbc <_vfiprintf_r+0x228>)
 800bda6:	a904      	add	r1, sp, #16
 800bda8:	4630      	mov	r0, r6
 800bdaa:	f7fc fa01 	bl	80081b0 <_printf_i>
 800bdae:	e7e4      	b.n	800bd7a <_vfiprintf_r+0x1e6>
 800bdb0:	0800c22d 	.word	0x0800c22d
 800bdb4:	0800c237 	.word	0x0800c237
 800bdb8:	08007ca1 	.word	0x08007ca1
 800bdbc:	0800bb71 	.word	0x0800bb71
 800bdc0:	0800c233 	.word	0x0800c233

0800bdc4 <__swbuf_r>:
 800bdc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdc6:	460e      	mov	r6, r1
 800bdc8:	4614      	mov	r4, r2
 800bdca:	4605      	mov	r5, r0
 800bdcc:	b118      	cbz	r0, 800bdd6 <__swbuf_r+0x12>
 800bdce:	6a03      	ldr	r3, [r0, #32]
 800bdd0:	b90b      	cbnz	r3, 800bdd6 <__swbuf_r+0x12>
 800bdd2:	f7fc fd9d 	bl	8008910 <__sinit>
 800bdd6:	69a3      	ldr	r3, [r4, #24]
 800bdd8:	60a3      	str	r3, [r4, #8]
 800bdda:	89a3      	ldrh	r3, [r4, #12]
 800bddc:	071a      	lsls	r2, r3, #28
 800bdde:	d501      	bpl.n	800bde4 <__swbuf_r+0x20>
 800bde0:	6923      	ldr	r3, [r4, #16]
 800bde2:	b943      	cbnz	r3, 800bdf6 <__swbuf_r+0x32>
 800bde4:	4621      	mov	r1, r4
 800bde6:	4628      	mov	r0, r5
 800bde8:	f000 f82a 	bl	800be40 <__swsetup_r>
 800bdec:	b118      	cbz	r0, 800bdf6 <__swbuf_r+0x32>
 800bdee:	f04f 37ff 	mov.w	r7, #4294967295
 800bdf2:	4638      	mov	r0, r7
 800bdf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdf6:	6823      	ldr	r3, [r4, #0]
 800bdf8:	6922      	ldr	r2, [r4, #16]
 800bdfa:	1a98      	subs	r0, r3, r2
 800bdfc:	6963      	ldr	r3, [r4, #20]
 800bdfe:	b2f6      	uxtb	r6, r6
 800be00:	4283      	cmp	r3, r0
 800be02:	4637      	mov	r7, r6
 800be04:	dc05      	bgt.n	800be12 <__swbuf_r+0x4e>
 800be06:	4621      	mov	r1, r4
 800be08:	4628      	mov	r0, r5
 800be0a:	f7ff fa45 	bl	800b298 <_fflush_r>
 800be0e:	2800      	cmp	r0, #0
 800be10:	d1ed      	bne.n	800bdee <__swbuf_r+0x2a>
 800be12:	68a3      	ldr	r3, [r4, #8]
 800be14:	3b01      	subs	r3, #1
 800be16:	60a3      	str	r3, [r4, #8]
 800be18:	6823      	ldr	r3, [r4, #0]
 800be1a:	1c5a      	adds	r2, r3, #1
 800be1c:	6022      	str	r2, [r4, #0]
 800be1e:	701e      	strb	r6, [r3, #0]
 800be20:	6962      	ldr	r2, [r4, #20]
 800be22:	1c43      	adds	r3, r0, #1
 800be24:	429a      	cmp	r2, r3
 800be26:	d004      	beq.n	800be32 <__swbuf_r+0x6e>
 800be28:	89a3      	ldrh	r3, [r4, #12]
 800be2a:	07db      	lsls	r3, r3, #31
 800be2c:	d5e1      	bpl.n	800bdf2 <__swbuf_r+0x2e>
 800be2e:	2e0a      	cmp	r6, #10
 800be30:	d1df      	bne.n	800bdf2 <__swbuf_r+0x2e>
 800be32:	4621      	mov	r1, r4
 800be34:	4628      	mov	r0, r5
 800be36:	f7ff fa2f 	bl	800b298 <_fflush_r>
 800be3a:	2800      	cmp	r0, #0
 800be3c:	d0d9      	beq.n	800bdf2 <__swbuf_r+0x2e>
 800be3e:	e7d6      	b.n	800bdee <__swbuf_r+0x2a>

0800be40 <__swsetup_r>:
 800be40:	b538      	push	{r3, r4, r5, lr}
 800be42:	4b29      	ldr	r3, [pc, #164]	@ (800bee8 <__swsetup_r+0xa8>)
 800be44:	4605      	mov	r5, r0
 800be46:	6818      	ldr	r0, [r3, #0]
 800be48:	460c      	mov	r4, r1
 800be4a:	b118      	cbz	r0, 800be54 <__swsetup_r+0x14>
 800be4c:	6a03      	ldr	r3, [r0, #32]
 800be4e:	b90b      	cbnz	r3, 800be54 <__swsetup_r+0x14>
 800be50:	f7fc fd5e 	bl	8008910 <__sinit>
 800be54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be58:	0719      	lsls	r1, r3, #28
 800be5a:	d422      	bmi.n	800bea2 <__swsetup_r+0x62>
 800be5c:	06da      	lsls	r2, r3, #27
 800be5e:	d407      	bmi.n	800be70 <__swsetup_r+0x30>
 800be60:	2209      	movs	r2, #9
 800be62:	602a      	str	r2, [r5, #0]
 800be64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be68:	81a3      	strh	r3, [r4, #12]
 800be6a:	f04f 30ff 	mov.w	r0, #4294967295
 800be6e:	e033      	b.n	800bed8 <__swsetup_r+0x98>
 800be70:	0758      	lsls	r0, r3, #29
 800be72:	d512      	bpl.n	800be9a <__swsetup_r+0x5a>
 800be74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be76:	b141      	cbz	r1, 800be8a <__swsetup_r+0x4a>
 800be78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be7c:	4299      	cmp	r1, r3
 800be7e:	d002      	beq.n	800be86 <__swsetup_r+0x46>
 800be80:	4628      	mov	r0, r5
 800be82:	f7fd fc4f 	bl	8009724 <_free_r>
 800be86:	2300      	movs	r3, #0
 800be88:	6363      	str	r3, [r4, #52]	@ 0x34
 800be8a:	89a3      	ldrh	r3, [r4, #12]
 800be8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be90:	81a3      	strh	r3, [r4, #12]
 800be92:	2300      	movs	r3, #0
 800be94:	6063      	str	r3, [r4, #4]
 800be96:	6923      	ldr	r3, [r4, #16]
 800be98:	6023      	str	r3, [r4, #0]
 800be9a:	89a3      	ldrh	r3, [r4, #12]
 800be9c:	f043 0308 	orr.w	r3, r3, #8
 800bea0:	81a3      	strh	r3, [r4, #12]
 800bea2:	6923      	ldr	r3, [r4, #16]
 800bea4:	b94b      	cbnz	r3, 800beba <__swsetup_r+0x7a>
 800bea6:	89a3      	ldrh	r3, [r4, #12]
 800bea8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800beac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800beb0:	d003      	beq.n	800beba <__swsetup_r+0x7a>
 800beb2:	4621      	mov	r1, r4
 800beb4:	4628      	mov	r0, r5
 800beb6:	f000 f883 	bl	800bfc0 <__smakebuf_r>
 800beba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bebe:	f013 0201 	ands.w	r2, r3, #1
 800bec2:	d00a      	beq.n	800beda <__swsetup_r+0x9a>
 800bec4:	2200      	movs	r2, #0
 800bec6:	60a2      	str	r2, [r4, #8]
 800bec8:	6962      	ldr	r2, [r4, #20]
 800beca:	4252      	negs	r2, r2
 800becc:	61a2      	str	r2, [r4, #24]
 800bece:	6922      	ldr	r2, [r4, #16]
 800bed0:	b942      	cbnz	r2, 800bee4 <__swsetup_r+0xa4>
 800bed2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bed6:	d1c5      	bne.n	800be64 <__swsetup_r+0x24>
 800bed8:	bd38      	pop	{r3, r4, r5, pc}
 800beda:	0799      	lsls	r1, r3, #30
 800bedc:	bf58      	it	pl
 800bede:	6962      	ldrpl	r2, [r4, #20]
 800bee0:	60a2      	str	r2, [r4, #8]
 800bee2:	e7f4      	b.n	800bece <__swsetup_r+0x8e>
 800bee4:	2000      	movs	r0, #0
 800bee6:	e7f7      	b.n	800bed8 <__swsetup_r+0x98>
 800bee8:	2400001c 	.word	0x2400001c

0800beec <_raise_r>:
 800beec:	291f      	cmp	r1, #31
 800beee:	b538      	push	{r3, r4, r5, lr}
 800bef0:	4605      	mov	r5, r0
 800bef2:	460c      	mov	r4, r1
 800bef4:	d904      	bls.n	800bf00 <_raise_r+0x14>
 800bef6:	2316      	movs	r3, #22
 800bef8:	6003      	str	r3, [r0, #0]
 800befa:	f04f 30ff 	mov.w	r0, #4294967295
 800befe:	bd38      	pop	{r3, r4, r5, pc}
 800bf00:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bf02:	b112      	cbz	r2, 800bf0a <_raise_r+0x1e>
 800bf04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf08:	b94b      	cbnz	r3, 800bf1e <_raise_r+0x32>
 800bf0a:	4628      	mov	r0, r5
 800bf0c:	f000 f830 	bl	800bf70 <_getpid_r>
 800bf10:	4622      	mov	r2, r4
 800bf12:	4601      	mov	r1, r0
 800bf14:	4628      	mov	r0, r5
 800bf16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf1a:	f000 b817 	b.w	800bf4c <_kill_r>
 800bf1e:	2b01      	cmp	r3, #1
 800bf20:	d00a      	beq.n	800bf38 <_raise_r+0x4c>
 800bf22:	1c59      	adds	r1, r3, #1
 800bf24:	d103      	bne.n	800bf2e <_raise_r+0x42>
 800bf26:	2316      	movs	r3, #22
 800bf28:	6003      	str	r3, [r0, #0]
 800bf2a:	2001      	movs	r0, #1
 800bf2c:	e7e7      	b.n	800befe <_raise_r+0x12>
 800bf2e:	2100      	movs	r1, #0
 800bf30:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bf34:	4620      	mov	r0, r4
 800bf36:	4798      	blx	r3
 800bf38:	2000      	movs	r0, #0
 800bf3a:	e7e0      	b.n	800befe <_raise_r+0x12>

0800bf3c <raise>:
 800bf3c:	4b02      	ldr	r3, [pc, #8]	@ (800bf48 <raise+0xc>)
 800bf3e:	4601      	mov	r1, r0
 800bf40:	6818      	ldr	r0, [r3, #0]
 800bf42:	f7ff bfd3 	b.w	800beec <_raise_r>
 800bf46:	bf00      	nop
 800bf48:	2400001c 	.word	0x2400001c

0800bf4c <_kill_r>:
 800bf4c:	b538      	push	{r3, r4, r5, lr}
 800bf4e:	4d07      	ldr	r5, [pc, #28]	@ (800bf6c <_kill_r+0x20>)
 800bf50:	2300      	movs	r3, #0
 800bf52:	4604      	mov	r4, r0
 800bf54:	4608      	mov	r0, r1
 800bf56:	4611      	mov	r1, r2
 800bf58:	602b      	str	r3, [r5, #0]
 800bf5a:	f7f5 fd7b 	bl	8001a54 <_kill>
 800bf5e:	1c43      	adds	r3, r0, #1
 800bf60:	d102      	bne.n	800bf68 <_kill_r+0x1c>
 800bf62:	682b      	ldr	r3, [r5, #0]
 800bf64:	b103      	cbz	r3, 800bf68 <_kill_r+0x1c>
 800bf66:	6023      	str	r3, [r4, #0]
 800bf68:	bd38      	pop	{r3, r4, r5, pc}
 800bf6a:	bf00      	nop
 800bf6c:	240004f0 	.word	0x240004f0

0800bf70 <_getpid_r>:
 800bf70:	f7f5 bd68 	b.w	8001a44 <_getpid>

0800bf74 <__swhatbuf_r>:
 800bf74:	b570      	push	{r4, r5, r6, lr}
 800bf76:	460c      	mov	r4, r1
 800bf78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf7c:	2900      	cmp	r1, #0
 800bf7e:	b096      	sub	sp, #88	@ 0x58
 800bf80:	4615      	mov	r5, r2
 800bf82:	461e      	mov	r6, r3
 800bf84:	da0d      	bge.n	800bfa2 <__swhatbuf_r+0x2e>
 800bf86:	89a3      	ldrh	r3, [r4, #12]
 800bf88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf8c:	f04f 0100 	mov.w	r1, #0
 800bf90:	bf14      	ite	ne
 800bf92:	2340      	movne	r3, #64	@ 0x40
 800bf94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf98:	2000      	movs	r0, #0
 800bf9a:	6031      	str	r1, [r6, #0]
 800bf9c:	602b      	str	r3, [r5, #0]
 800bf9e:	b016      	add	sp, #88	@ 0x58
 800bfa0:	bd70      	pop	{r4, r5, r6, pc}
 800bfa2:	466a      	mov	r2, sp
 800bfa4:	f000 f848 	bl	800c038 <_fstat_r>
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	dbec      	blt.n	800bf86 <__swhatbuf_r+0x12>
 800bfac:	9901      	ldr	r1, [sp, #4]
 800bfae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bfb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bfb6:	4259      	negs	r1, r3
 800bfb8:	4159      	adcs	r1, r3
 800bfba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfbe:	e7eb      	b.n	800bf98 <__swhatbuf_r+0x24>

0800bfc0 <__smakebuf_r>:
 800bfc0:	898b      	ldrh	r3, [r1, #12]
 800bfc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfc4:	079d      	lsls	r5, r3, #30
 800bfc6:	4606      	mov	r6, r0
 800bfc8:	460c      	mov	r4, r1
 800bfca:	d507      	bpl.n	800bfdc <__smakebuf_r+0x1c>
 800bfcc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bfd0:	6023      	str	r3, [r4, #0]
 800bfd2:	6123      	str	r3, [r4, #16]
 800bfd4:	2301      	movs	r3, #1
 800bfd6:	6163      	str	r3, [r4, #20]
 800bfd8:	b003      	add	sp, #12
 800bfda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfdc:	ab01      	add	r3, sp, #4
 800bfde:	466a      	mov	r2, sp
 800bfe0:	f7ff ffc8 	bl	800bf74 <__swhatbuf_r>
 800bfe4:	9f00      	ldr	r7, [sp, #0]
 800bfe6:	4605      	mov	r5, r0
 800bfe8:	4639      	mov	r1, r7
 800bfea:	4630      	mov	r0, r6
 800bfec:	f7fd fc0e 	bl	800980c <_malloc_r>
 800bff0:	b948      	cbnz	r0, 800c006 <__smakebuf_r+0x46>
 800bff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bff6:	059a      	lsls	r2, r3, #22
 800bff8:	d4ee      	bmi.n	800bfd8 <__smakebuf_r+0x18>
 800bffa:	f023 0303 	bic.w	r3, r3, #3
 800bffe:	f043 0302 	orr.w	r3, r3, #2
 800c002:	81a3      	strh	r3, [r4, #12]
 800c004:	e7e2      	b.n	800bfcc <__smakebuf_r+0xc>
 800c006:	89a3      	ldrh	r3, [r4, #12]
 800c008:	6020      	str	r0, [r4, #0]
 800c00a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c00e:	81a3      	strh	r3, [r4, #12]
 800c010:	9b01      	ldr	r3, [sp, #4]
 800c012:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c016:	b15b      	cbz	r3, 800c030 <__smakebuf_r+0x70>
 800c018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c01c:	4630      	mov	r0, r6
 800c01e:	f000 f81d 	bl	800c05c <_isatty_r>
 800c022:	b128      	cbz	r0, 800c030 <__smakebuf_r+0x70>
 800c024:	89a3      	ldrh	r3, [r4, #12]
 800c026:	f023 0303 	bic.w	r3, r3, #3
 800c02a:	f043 0301 	orr.w	r3, r3, #1
 800c02e:	81a3      	strh	r3, [r4, #12]
 800c030:	89a3      	ldrh	r3, [r4, #12]
 800c032:	431d      	orrs	r5, r3
 800c034:	81a5      	strh	r5, [r4, #12]
 800c036:	e7cf      	b.n	800bfd8 <__smakebuf_r+0x18>

0800c038 <_fstat_r>:
 800c038:	b538      	push	{r3, r4, r5, lr}
 800c03a:	4d07      	ldr	r5, [pc, #28]	@ (800c058 <_fstat_r+0x20>)
 800c03c:	2300      	movs	r3, #0
 800c03e:	4604      	mov	r4, r0
 800c040:	4608      	mov	r0, r1
 800c042:	4611      	mov	r1, r2
 800c044:	602b      	str	r3, [r5, #0]
 800c046:	f7f5 fd65 	bl	8001b14 <_fstat>
 800c04a:	1c43      	adds	r3, r0, #1
 800c04c:	d102      	bne.n	800c054 <_fstat_r+0x1c>
 800c04e:	682b      	ldr	r3, [r5, #0]
 800c050:	b103      	cbz	r3, 800c054 <_fstat_r+0x1c>
 800c052:	6023      	str	r3, [r4, #0]
 800c054:	bd38      	pop	{r3, r4, r5, pc}
 800c056:	bf00      	nop
 800c058:	240004f0 	.word	0x240004f0

0800c05c <_isatty_r>:
 800c05c:	b538      	push	{r3, r4, r5, lr}
 800c05e:	4d06      	ldr	r5, [pc, #24]	@ (800c078 <_isatty_r+0x1c>)
 800c060:	2300      	movs	r3, #0
 800c062:	4604      	mov	r4, r0
 800c064:	4608      	mov	r0, r1
 800c066:	602b      	str	r3, [r5, #0]
 800c068:	f7f5 fd64 	bl	8001b34 <_isatty>
 800c06c:	1c43      	adds	r3, r0, #1
 800c06e:	d102      	bne.n	800c076 <_isatty_r+0x1a>
 800c070:	682b      	ldr	r3, [r5, #0]
 800c072:	b103      	cbz	r3, 800c076 <_isatty_r+0x1a>
 800c074:	6023      	str	r3, [r4, #0]
 800c076:	bd38      	pop	{r3, r4, r5, pc}
 800c078:	240004f0 	.word	0x240004f0

0800c07c <_init>:
 800c07c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c07e:	bf00      	nop
 800c080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c082:	bc08      	pop	{r3}
 800c084:	469e      	mov	lr, r3
 800c086:	4770      	bx	lr

0800c088 <_fini>:
 800c088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c08a:	bf00      	nop
 800c08c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c08e:	bc08      	pop	{r3}
 800c090:	469e      	mov	lr, r3
 800c092:	4770      	bx	lr
