// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s_HH_
#define _dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s.h"

namespace ap_rtl {

struct dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s : public sc_module {
    // Port declarations 82
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<20> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<20> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<20> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<20> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<20> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<20> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<20> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<20> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_out< sc_lv<20> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<20> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;


    // Module declarations
    dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s);

    ~dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s* grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<70> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_lv<20> > data_0_V_reg_251;
    sc_signal< sc_logic > io_acc_block_signal_op71;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<20> > data_1_V_reg_256;
    sc_signal< sc_lv<20> > data_2_V_reg_261;
    sc_signal< sc_lv<20> > data_3_V_reg_266;
    sc_signal< sc_lv<20> > data_4_V_reg_271;
    sc_signal< sc_lv<20> > data_5_V_reg_276;
    sc_signal< sc_lv<20> > data_6_V_reg_281;
    sc_signal< sc_lv<20> > data_7_V_reg_286;
    sc_signal< sc_lv<20> > tmp_data_0_V_reg_291;
    sc_signal< sc_logic > ap_CS_fsm_state69;
    sc_signal< sc_lv<20> > tmp_data_1_V_reg_296;
    sc_signal< sc_lv<20> > tmp_data_2_V_reg_301;
    sc_signal< sc_lv<20> > tmp_data_3_V_reg_306;
    sc_signal< sc_lv<20> > tmp_data_4_V_reg_311;
    sc_signal< sc_lv<20> > tmp_data_5_V_reg_316;
    sc_signal< sc_lv<20> > tmp_data_7_V_reg_321;
    sc_signal< sc_lv<20> > tmp_data_8_V_reg_326;
    sc_signal< sc_lv<20> > tmp_data_9_V_reg_331;
    sc_signal< sc_lv<20> > tmp_data_10_V_reg_336;
    sc_signal< sc_lv<20> > tmp_data_11_V_reg_341;
    sc_signal< sc_lv<20> > tmp_data_12_V_reg_346;
    sc_signal< sc_lv<20> > tmp_data_13_V_reg_351;
    sc_signal< sc_lv<20> > tmp_data_14_V_reg_356;
    sc_signal< sc_lv<20> > tmp_data_15_V_reg_361;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_done;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_idle;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_ready;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_0;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_1;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_2;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_3;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_4;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_5;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_6;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_7;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_8;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_9;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_10;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_11;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_12;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_13;
    sc_signal< sc_lv<20> > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_return_14;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_start_reg;
    sc_signal< sc_lv<70> > ap_NS_fsm;
    sc_signal< sc_logic > ap_NS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > io_acc_block_signal_op189;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<70> ap_ST_fsm_state1;
    static const sc_lv<70> ap_ST_fsm_state2;
    static const sc_lv<70> ap_ST_fsm_state3;
    static const sc_lv<70> ap_ST_fsm_state4;
    static const sc_lv<70> ap_ST_fsm_state5;
    static const sc_lv<70> ap_ST_fsm_state6;
    static const sc_lv<70> ap_ST_fsm_state7;
    static const sc_lv<70> ap_ST_fsm_state8;
    static const sc_lv<70> ap_ST_fsm_state9;
    static const sc_lv<70> ap_ST_fsm_state10;
    static const sc_lv<70> ap_ST_fsm_state11;
    static const sc_lv<70> ap_ST_fsm_state12;
    static const sc_lv<70> ap_ST_fsm_state13;
    static const sc_lv<70> ap_ST_fsm_state14;
    static const sc_lv<70> ap_ST_fsm_state15;
    static const sc_lv<70> ap_ST_fsm_state16;
    static const sc_lv<70> ap_ST_fsm_state17;
    static const sc_lv<70> ap_ST_fsm_state18;
    static const sc_lv<70> ap_ST_fsm_state19;
    static const sc_lv<70> ap_ST_fsm_state20;
    static const sc_lv<70> ap_ST_fsm_state21;
    static const sc_lv<70> ap_ST_fsm_state22;
    static const sc_lv<70> ap_ST_fsm_state23;
    static const sc_lv<70> ap_ST_fsm_state24;
    static const sc_lv<70> ap_ST_fsm_state25;
    static const sc_lv<70> ap_ST_fsm_state26;
    static const sc_lv<70> ap_ST_fsm_state27;
    static const sc_lv<70> ap_ST_fsm_state28;
    static const sc_lv<70> ap_ST_fsm_state29;
    static const sc_lv<70> ap_ST_fsm_state30;
    static const sc_lv<70> ap_ST_fsm_state31;
    static const sc_lv<70> ap_ST_fsm_state32;
    static const sc_lv<70> ap_ST_fsm_state33;
    static const sc_lv<70> ap_ST_fsm_state34;
    static const sc_lv<70> ap_ST_fsm_state35;
    static const sc_lv<70> ap_ST_fsm_state36;
    static const sc_lv<70> ap_ST_fsm_state37;
    static const sc_lv<70> ap_ST_fsm_state38;
    static const sc_lv<70> ap_ST_fsm_state39;
    static const sc_lv<70> ap_ST_fsm_state40;
    static const sc_lv<70> ap_ST_fsm_state41;
    static const sc_lv<70> ap_ST_fsm_state42;
    static const sc_lv<70> ap_ST_fsm_state43;
    static const sc_lv<70> ap_ST_fsm_state44;
    static const sc_lv<70> ap_ST_fsm_state45;
    static const sc_lv<70> ap_ST_fsm_state46;
    static const sc_lv<70> ap_ST_fsm_state47;
    static const sc_lv<70> ap_ST_fsm_state48;
    static const sc_lv<70> ap_ST_fsm_state49;
    static const sc_lv<70> ap_ST_fsm_state50;
    static const sc_lv<70> ap_ST_fsm_state51;
    static const sc_lv<70> ap_ST_fsm_state52;
    static const sc_lv<70> ap_ST_fsm_state53;
    static const sc_lv<70> ap_ST_fsm_state54;
    static const sc_lv<70> ap_ST_fsm_state55;
    static const sc_lv<70> ap_ST_fsm_state56;
    static const sc_lv<70> ap_ST_fsm_state57;
    static const sc_lv<70> ap_ST_fsm_state58;
    static const sc_lv<70> ap_ST_fsm_state59;
    static const sc_lv<70> ap_ST_fsm_state60;
    static const sc_lv<70> ap_ST_fsm_state61;
    static const sc_lv<70> ap_ST_fsm_state62;
    static const sc_lv<70> ap_ST_fsm_state63;
    static const sc_lv<70> ap_ST_fsm_state64;
    static const sc_lv<70> ap_ST_fsm_state65;
    static const sc_lv<70> ap_ST_fsm_state66;
    static const sc_lv<70> ap_ST_fsm_state67;
    static const sc_lv<70> ap_ST_fsm_state68;
    static const sc_lv<70> ap_ST_fsm_state69;
    static const sc_lv<70> ap_ST_fsm_state70;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<20> ap_const_lv20_1FE;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state70();
    void thread_ap_NS_fsm_state2();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_start();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op189();
    void thread_io_acc_block_signal_op71();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
