
---------- Begin Simulation Statistics ----------
final_tick                                  947390000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25429                       # Simulator instruction rate (inst/s)
host_mem_usage                                2211552                       # Number of bytes of host memory used
host_op_rate                                    46392                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.95                       # Real time elapsed on the host
host_tick_rate                              486977198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       49462                       # Number of instructions simulated
sim_ops                                         90251                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000947                       # Number of seconds simulated
sim_ticks                                   947390000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     51712                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    39756                       # number of cc regfile writes
system.cpu.committedInsts                       49462                       # Number of Instructions Simulated
system.cpu.committedOps                         90251                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              19.153916                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        19.153916                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1408                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      664                       # number of floating regfile writes
system.cpu.idleCycles                          532521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  511                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10463                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.104201                       # Inst execution rate
system.cpu.iew.exec_refs                         5803                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2096                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1534                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2808                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2397                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              100258                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3707                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               193                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 98719                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2773                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    502                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2905                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          451                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             60                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     72259                       # num instructions consuming a value
system.cpu.iew.wb_count                         96600                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.892415                       # average fanout of values written-back
system.cpu.iew.wb_producers                     64485                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.101964                       # insts written-back per cycle
system.cpu.iew.wb_sent                          96728                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   131588                       # number of integer regfile reads
system.cpu.int_regfile_writes                   82954                       # number of integer regfile writes
system.cpu.ipc                               0.052209                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.052209                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               610      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 91877     92.89%     93.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.01%     93.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.02%     93.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.14%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     93.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  118      0.12%     93.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     93.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.05%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 216      0.22%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3599      3.64%     97.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1617      1.63%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             165      0.17%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            502      0.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  98912                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1341                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2674                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1208                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1351                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         136                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001375                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      75     55.15%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      6.62%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     28     20.59%     82.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    15     11.03%     93.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      2.94%     96.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      3.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  97097                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             610214                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        95392                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            108922                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     100256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     98912                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                58                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        414870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.238417                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.751512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              364692     87.91%     87.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19744      4.76%     92.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18434      4.44%     97.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9233      2.23%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 990      0.24%     99.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 727      0.18%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 503      0.12%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 388      0.09%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 159      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          414870                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.104405                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                 7                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2808                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2397                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   27861                       # number of misc regfile reads
system.cpu.numCycles                           947391                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           17893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                   11642                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10657                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               654                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 9539                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    9260                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.075165                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     213                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             352                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              349                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           96                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct         8885                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong          655                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect         1373                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           11                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect         1171                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong           33                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            1                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            9                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong          280                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit           20                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1           56                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2          589                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3           58                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4           13                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5          383                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8          214                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9           96                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10            3                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0          686                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1           13                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2          401                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5          214                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8           97                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts            9996                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               475                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       413242                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.218397                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.708747                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          366373     88.66%     88.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           18592      4.50%     93.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           17563      4.25%     97.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            9038      2.19%     99.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             597      0.14%     99.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             371      0.09%     99.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             143      0.03%     99.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             202      0.05%     99.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             363      0.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       413242                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                49462                       # Number of instructions committed
system.cpu.commit.opsCommitted                  90251                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3162                       # Number of memory references committed
system.cpu.commit.loads                          1536                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       9985                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions.
system.cpu.commit.integer                       89472                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          317      0.35%      0.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        86256     95.57%     95.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.01%     95.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.02%     95.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.15%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.10%     96.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     96.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.05%     96.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.24%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1482      1.64%     98.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1160      1.29%     99.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.06%     99.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.52%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        90251                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           363                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   383774                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                  9881                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     20351                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   362                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    502                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 9400                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   213                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 100797                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1070                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2666                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2097                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            71                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    947390000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             386080                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          56104                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       11642                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9476                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         27760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1430                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           254                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     18290                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   516                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             414870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.249375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.159159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   393893     94.94%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      175      0.04%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      207      0.05%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     8386      2.02%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      538      0.13%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      265      0.06%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     8377      2.02%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      260      0.06%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     2769      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               414870                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.012288                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.059219                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       18339                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            91                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    947390000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          70                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1272                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    771                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    818                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    947390000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    502                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   384077                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4711                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            142                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     20323                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  5115                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 100574                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    420                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4541                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              127794                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      220473                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   135420                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1420                       # Number of floating rename lookups
system.cpu.rename.committedMaps                116634                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    11154                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       5                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2393                       # count of insts added to the skid buffer
system.cpu.rob.reads                           512970                       # The number of ROB reads
system.cpu.rob.writes                          202146                       # The number of ROB writes
system.cpu.thread_0.numInsts                    49462                       # Number of Instructions committed
system.cpu.thread_0.numOps                      90251                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples     18290.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2437.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001779345250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                41915                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 167                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        20758                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1627                       # Number of write requests accepted
system.mem_ctrl.readBursts                      20758                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1627                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     229                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1429                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.25                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.71                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    275                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     29                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    451                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1713                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  18290                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     8                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   128                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    17678                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1106                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      623                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      342                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      178                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      120                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       89                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       53                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       37                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       35                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                      18                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                      15                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                      13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                      12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                      27                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                      27                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                      14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                      18                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                      10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1862.909091                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     254.001874                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    4947.267659                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023             9     81.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-2047            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-17407            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.181818                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.172241                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.603023                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                10     90.91%     90.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    14656                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  1186397                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12258                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1252.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      12.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      947383000                       # Total gap between requests
system.mem_ctrl.avgGap                       42322.22                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      1170560                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data        14093                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1345                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1235562967.732401609421                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 14875605.611205521971                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 1419689.884841511957                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        18290                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         2468                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1627                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    407247250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    113928250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data  13174770500                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     22266.12                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     46162.18                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   8097584.82                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      1170432                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data        15837                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        1186269                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      1170432                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      1170432                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        18288                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         2468                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           20756                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst    1235427860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      16716453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1252144312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst   1235427860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total   1235427860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     12938705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         12938705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst   1235427860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data     29655158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1265083018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 20529                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  178                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         17237                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           977                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           118                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           286                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4            28                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           359                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           139                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            40                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            35                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           67                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          139                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          396                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           35                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          260                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          379                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            19                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1            57                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             7                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3            45                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           50                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                136256750                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              102645000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           521175500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  6637.28                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            25387.28                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                18671                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 167                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             90.95                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            93.82                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         1858                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   711.715823                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   494.108548                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   407.083586                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          272     14.64%     14.64% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          184      9.90%     24.54% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           72      3.88%     28.42% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          140      7.53%     35.95% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           25      1.35%     37.30% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           16      0.86%     38.16% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           10      0.54%     38.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           19      1.02%     39.72% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1120     60.28%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         1858                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                1313856                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11392                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1386.816411                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                12.024615                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    10.93                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                10.83                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.09                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                90.97                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    947390000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         11745300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          6220005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       136930920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         668160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy    411563370                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy     17218080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      658717275                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    695.296842                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     28045250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     31460000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    887884750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1599360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           831105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy         9646140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         261000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     56498400                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy    316220160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      459427605                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    484.940315                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    821601750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     31460000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     94328250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    947390000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               20758                       # Transaction distribution
system.membus.trans_dist::ReadResp              20756                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        36578                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total        36578                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         8190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total         8190                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44768                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port      1170432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1170432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        28095                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total        28095                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1198527                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22385                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    947390000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            24012000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy           96378500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7641248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
