

================================================================
== Vivado HLS Report for 'calcPerceptron'
================================================================
* Date:           Fri Jun 19 16:04:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |        ?|        ?|        11|          5|          1|     ?|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    225|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     20|     972|   2020|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    282|    -|
|Register         |        -|      -|     583|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    1555|   2527|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |calcPerceptron_CTRL_BUS_s_axi_U                      |calcPerceptron_CTRL_BUS_s_axi                     |        0|      0|  112|  168|    0|
    |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1     |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1     |        0|      2|  205|  390|    0|
    |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U4     |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1     |        0|      7|  277|  924|    0|
    |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U2      |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1      |        0|      3|  143|  321|    0|
    |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U3  |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1  |        0|      8|  235|  217|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                |                                                  |        0|     20|  972| 2020|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln23_fu_192_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln26_fu_232_p2   |     +    |      0|  0|  39|          32|          32|
    |i_fu_221_p2          |     +    |      0|  0|  38|          31|           1|
    |j_fu_206_p2          |     +    |      0|  0|  38|          31|           1|
    |icmp_ln23_fu_201_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_fu_216_p2  |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_252_p2   |    xor   |      0|  0|  33|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 225|         223|         165|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_160_p4  |    9|          2|   31|         62|
    |grp_fu_167_p0                 |   21|          4|   32|        128|
    |grp_fu_167_p1                 |   21|          4|   32|        128|
    |i_0_reg_156                   |    9|          2|   31|         62|
    |j_0_reg_120                   |    9|          2|   31|         62|
    |phi_mul_reg_132               |    9|          2|   32|         64|
    |res_WEN_A                     |    9|          2|    4|          8|
    |sum_1_reg_144                 |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  282|         62|  227|        620|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln23_reg_274                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |b_load_reg_337                   |  32|   0|   32|          0|
    |i_0_reg_156                      |  31|   0|   31|          0|
    |i_reg_292                        |  31|   0|   31|          0|
    |icmp_ln25_reg_288                |   1|   0|    1|          0|
    |icmp_ln25_reg_288_pp0_iter1_reg  |   1|   0|    1|          0|
    |inputs_read_reg_268              |  32|   0|   32|          0|
    |j_0_reg_120                      |  31|   0|   31|          0|
    |j_reg_283                        |  31|   0|   31|          0|
    |neurons_read_reg_263             |  32|   0|   32|          0|
    |phi_mul_reg_132                  |  32|   0|   32|          0|
    |reg_187                          |  32|   0|   32|          0|
    |sum_1_reg_144                    |  32|   0|   32|          0|
    |tmp_1_reg_352                    |  32|   0|   32|          0|
    |tmp_i_i_reg_347                  |  32|   0|   32|          0|
    |tmp_reg_317                      |  32|   0|   32|          0|
    |w_load_reg_312                   |  32|   0|   32|          0|
    |x_load_reg_307                   |  32|   0|   32|          0|
    |zext_ln28_reg_327                |  31|   0|   64|         33|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 583|   0|  616|         33|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS    |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|interrupt               | out |    1| ap_ctrl_hs | calcPerceptron | return value |
|x_Addr_A                | out |   32|    bram    |        x       |     array    |
|x_EN_A                  | out |    1|    bram    |        x       |     array    |
|x_WEN_A                 | out |    4|    bram    |        x       |     array    |
|x_Din_A                 | out |   32|    bram    |        x       |     array    |
|x_Dout_A                |  in |   32|    bram    |        x       |     array    |
|x_Clk_A                 | out |    1|    bram    |        x       |     array    |
|x_Rst_A                 | out |    1|    bram    |        x       |     array    |
|w_Addr_A                | out |   32|    bram    |        w       |     array    |
|w_EN_A                  | out |    1|    bram    |        w       |     array    |
|w_WEN_A                 | out |    4|    bram    |        w       |     array    |
|w_Din_A                 | out |   32|    bram    |        w       |     array    |
|w_Dout_A                |  in |   32|    bram    |        w       |     array    |
|w_Clk_A                 | out |    1|    bram    |        w       |     array    |
|w_Rst_A                 | out |    1|    bram    |        w       |     array    |
|b_Addr_A                | out |   32|    bram    |        b       |     array    |
|b_EN_A                  | out |    1|    bram    |        b       |     array    |
|b_WEN_A                 | out |    4|    bram    |        b       |     array    |
|b_Din_A                 | out |   32|    bram    |        b       |     array    |
|b_Dout_A                |  in |   32|    bram    |        b       |     array    |
|b_Clk_A                 | out |    1|    bram    |        b       |     array    |
|b_Rst_A                 | out |    1|    bram    |        b       |     array    |
|res_Addr_A              | out |   32|    bram    |       res      |     array    |
|res_EN_A                | out |    1|    bram    |       res      |     array    |
|res_WEN_A               | out |    4|    bram    |       res      |     array    |
|res_Din_A               | out |   32|    bram    |       res      |     array    |
|res_Dout_A              |  in |   32|    bram    |       res      |     array    |
|res_Clk_A               | out |    1|    bram    |       res      |     array    |
|res_Rst_A               | out |    1|    bram    |       res      |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 14 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %x) nounwind, !map !84"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12704 x float]* %w) nounwind, !map !90"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26 x float]* %b) nounwind, !map !96"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([26 x float]* %res) nounwind, !map !102"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %inputs) nounwind, !map !106"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %neurons) nounwind, !map !112"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @calcPerceptron_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%neurons_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %neurons) nounwind" [simple_perceptron/core.cpp:3]   --->   Operation 53 'read' 'neurons_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%inputs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs) nounwind" [simple_perceptron/core.cpp:3]   --->   Operation 54 'read' 'inputs_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:5]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inputs, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:6]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %neurons, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:7]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %x, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:9]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([12704 x float]* %w, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:10]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([26 x float]* %res, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:11]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([26 x float]* %b, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:12]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %1" [simple_perceptron/core.cpp:23]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %0 ], [ %j, %3 ]"   --->   Operation 63 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %add_ln23, %3 ]" [simple_perceptron/core.cpp:23]   --->   Operation 64 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln23 = add i32 %phi_mul, %inputs_read" [simple_perceptron/core.cpp:23]   --->   Operation 65 'add' 'add_ln23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i31 %j_0 to i32" [simple_perceptron/core.cpp:23]   --->   Operation 66 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp slt i32 %zext_ln23, %neurons_read" [simple_perceptron/core.cpp:23]   --->   Operation 67 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.52ns)   --->   "%j = add i31 %j_0, 1" [simple_perceptron/core.cpp:23]   --->   Operation 68 'add' 'j' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader.preheader, label %4" [simple_perceptron/core.cpp:23]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 70 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [simple_perceptron/core.cpp:45]   --->   Operation 71 'ret' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 72 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i_0_cast = zext i31 %i_0 to i32" [simple_perceptron/core.cpp:25]   --->   Operation 74 'zext' 'i_0_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str40) nounwind"   --->   Operation 75 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp slt i32 %i_0_cast, %inputs_read" [simple_perceptron/core.cpp:25]   --->   Operation 76 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (2.52ns)   --->   "%i = add i31 %i_0, 1" [simple_perceptron/core.cpp:25]   --->   Operation 77 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %3" [simple_perceptron/core.cpp:25]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i31 %i_0 to i64" [simple_perceptron/core.cpp:26]   --->   Operation 79 'zext' 'zext_ln26' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [784 x float]* %x, i64 0, i64 %zext_ln26" [simple_perceptron/core.cpp:26]   --->   Operation 80 'getelementptr' 'x_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:26]   --->   Operation 81 'load' 'x_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln26 = add nsw i32 %phi_mul, %i_0_cast" [simple_perceptron/core.cpp:26]   --->   Operation 82 'add' 'add_ln26' <Predicate = (icmp_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i32 %add_ln26 to i64" [simple_perceptron/core.cpp:26]   --->   Operation 83 'sext' 'sext_ln26' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%w_addr = getelementptr [12704 x float]* %w, i64 0, i64 %sext_ln26" [simple_perceptron/core.cpp:26]   --->   Operation 84 'getelementptr' 'w_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:26]   --->   Operation 85 'load' 'w_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:26]   --->   Operation 86 'load' 'x_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:26]   --->   Operation 87 'load' 'w_load' <Predicate = (icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 88 [4/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:26]   --->   Operation 88 'fmul' 'tmp' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 89 [3/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:26]   --->   Operation 89 'fmul' 'tmp' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 90 [2/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:26]   --->   Operation 90 'fmul' 'tmp' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 91 [1/4] (5.70ns)   --->   "%tmp = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:26]   --->   Operation 91 'fmul' 'tmp' <Predicate = (icmp_ln25)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 92 [5/5] (7.25ns)   --->   "%sum = fadd float %tmp, %sum_1" [simple_perceptron/core.cpp:26]   --->   Operation 92 'fadd' 'sum' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 93 [4/5] (7.25ns)   --->   "%sum = fadd float %tmp, %sum_1" [simple_perceptron/core.cpp:26]   --->   Operation 93 'fadd' 'sum' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 94 [3/5] (7.25ns)   --->   "%sum = fadd float %tmp, %sum_1" [simple_perceptron/core.cpp:26]   --->   Operation 94 'fadd' 'sum' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 95 [2/5] (7.25ns)   --->   "%sum = fadd float %tmp, %sum_1" [simple_perceptron/core.cpp:26]   --->   Operation 95 'fadd' 'sum' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 96 [1/5] (7.25ns)   --->   "%sum = fadd float %tmp, %sum_1" [simple_perceptron/core.cpp:26]   --->   Operation 96 'fadd' 'sum' <Predicate = (icmp_ln25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader" [simple_perceptron/core.cpp:25]   --->   Operation 97 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %j_0 to i64" [simple_perceptron/core.cpp:28]   --->   Operation 98 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [26 x float]* %b, i64 0, i64 %zext_ln28" [simple_perceptron/core.cpp:28]   --->   Operation 99 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [2/2] (2.32ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:28]   --->   Operation 100 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>

State 15 <SV = 4> <Delay = 2.32>
ST_15 : Operation 101 [1/2] (2.32ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:28]   --->   Operation 101 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>

State 16 <SV = 5> <Delay = 7.25>
ST_16 : Operation 102 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %b_load, %sum_1" [simple_perceptron/core.cpp:28]   --->   Operation 102 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 7.25>
ST_17 : Operation 103 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %b_load, %sum_1" [simple_perceptron/core.cpp:28]   --->   Operation 103 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 7.25>
ST_18 : Operation 104 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %b_load, %sum_1" [simple_perceptron/core.cpp:28]   --->   Operation 104 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 7.25>
ST_19 : Operation 105 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %b_load, %sum_1" [simple_perceptron/core.cpp:28]   --->   Operation 105 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 7.25>
ST_20 : Operation 106 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %b_load, %sum_1" [simple_perceptron/core.cpp:28]   --->   Operation 106 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 8.67>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %tmp_2 to i32" [simple_perceptron/core.cpp:28]   --->   Operation 107 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.99ns)   --->   "%xor_ln28 = xor i32 %bitcast_ln28, -2147483648" [simple_perceptron/core.cpp:28]   --->   Operation 108 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %xor_ln28 to float" [simple_perceptron/core.cpp:28]   --->   Operation 109 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 110 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 11> <Delay = 7.68>
ST_22 : Operation 111 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 111 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 12> <Delay = 7.68>
ST_23 : Operation 112 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 112 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 13> <Delay = 7.68>
ST_24 : Operation 113 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 113 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 14> <Delay = 7.68>
ST_25 : Operation 114 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 114 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 15> <Delay = 7.68>
ST_26 : Operation 115 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 115 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 16> <Delay = 7.68>
ST_27 : Operation 116 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 116 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 17> <Delay = 7.68>
ST_28 : Operation 117 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 117 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 18> <Delay = 7.68>
ST_29 : Operation 118 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln28_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:28]   --->   Operation 118 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 19> <Delay = 7.25>
ST_30 : Operation 119 [5/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:28]   --->   Operation 119 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 20> <Delay = 7.25>
ST_31 : Operation 120 [4/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:28]   --->   Operation 120 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 21> <Delay = 7.25>
ST_32 : Operation 121 [3/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:28]   --->   Operation 121 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 22> <Delay = 7.25>
ST_33 : Operation 122 [2/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:28]   --->   Operation 122 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 23> <Delay = 7.25>
ST_34 : Operation 123 [1/5] (7.25ns)   --->   "%tmp_5 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:28]   --->   Operation 123 'fadd' 'tmp_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 24> <Delay = 7.98>
ST_35 : Operation 124 [10/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 124 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 25> <Delay = 7.98>
ST_36 : Operation 125 [9/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 125 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 26> <Delay = 7.98>
ST_37 : Operation 126 [8/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 126 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 27> <Delay = 7.98>
ST_38 : Operation 127 [7/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 127 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 28> <Delay = 7.98>
ST_39 : Operation 128 [6/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 128 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 29> <Delay = 7.98>
ST_40 : Operation 129 [5/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 129 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 30> <Delay = 7.98>
ST_41 : Operation 130 [4/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 130 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 31> <Delay = 7.98>
ST_42 : Operation 131 [3/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 131 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 32> <Delay = 7.98>
ST_43 : Operation 132 [2/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 132 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 33> <Delay = 7.98>
ST_44 : Operation 133 [1/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_5)" [simple_perceptron/core.cpp:28]   --->   Operation 133 'frecip' 'tmp_1' <Predicate = true> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 34> <Delay = 2.32>
ST_45 : Operation 134 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [26 x float]* %res, i64 0, i64 %zext_ln28" [simple_perceptron/core.cpp:28]   --->   Operation 134 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 135 [1/1] (2.32ns)   --->   "store float %tmp_1, float* %res_addr, align 4" [simple_perceptron/core.cpp:28]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26> <RAM>
ST_45 : Operation 136 [1/1] (0.00ns)   --->   "br label %1" [simple_perceptron/core.cpp:23]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule) [ 0000000000000000000000000000000000000000000000]
neurons_read       (read         ) [ 0011111111111111111111111111111111111111111111]
inputs_read        (read         ) [ 0011111111111111111111111111111111111111111111]
specinterface_ln5  (specinterface) [ 0000000000000000000000000000000000000000000000]
specinterface_ln6  (specinterface) [ 0000000000000000000000000000000000000000000000]
specinterface_ln7  (specinterface) [ 0000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface) [ 0000000000000000000000000000000000000000000000]
specinterface_ln10 (specinterface) [ 0000000000000000000000000000000000000000000000]
specinterface_ln11 (specinterface) [ 0000000000000000000000000000000000000000000000]
specinterface_ln12 (specinterface) [ 0000000000000000000000000000000000000000000000]
br_ln23            (br           ) [ 0111111111111111111111111111111111111111111111]
j_0                (phi          ) [ 0011111111111110000000000000000000000000000000]
phi_mul            (phi          ) [ 0011111111111100000000000000000000000000000000]
add_ln23           (add          ) [ 0111111111111111111111111111111111111111111111]
zext_ln23          (zext         ) [ 0000000000000000000000000000000000000000000000]
icmp_ln23          (icmp         ) [ 0011111111111111111111111111111111111111111111]
j                  (add          ) [ 0111111111111111111111111111111111111111111111]
br_ln23            (br           ) [ 0000000000000000000000000000000000000000000000]
br_ln0             (br           ) [ 0011111111111111111111111111111111111111111111]
ret_ln45           (ret          ) [ 0000000000000000000000000000000000000000000000]
sum_1              (phi          ) [ 0001111111111111111110000000000000000000000000]
i_0                (phi          ) [ 0001000000000000000000000000000000000000000000]
i_0_cast           (zext         ) [ 0000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline ) [ 0000000000000000000000000000000000000000000000]
icmp_ln25          (icmp         ) [ 0011111111111111111111111111111111111111111111]
i                  (add          ) [ 0011111111111111111111111111111111111111111111]
br_ln25            (br           ) [ 0000000000000000000000000000000000000000000000]
zext_ln26          (zext         ) [ 0000000000000000000000000000000000000000000000]
x_addr             (getelementptr) [ 0000100000000000000000000000000000000000000000]
add_ln26           (add          ) [ 0000000000000000000000000000000000000000000000]
sext_ln26          (sext         ) [ 0000000000000000000000000000000000000000000000]
w_addr             (getelementptr) [ 0000100000000000000000000000000000000000000000]
x_load             (load         ) [ 0001011110000000000000000000000000000000000000]
w_load             (load         ) [ 0001011110000000000000000000000000000000000000]
tmp                (fmul         ) [ 0001111101111100000000000000000000000000000000]
sum                (fadd         ) [ 0011111111111111111111111111111111111111111111]
br_ln25            (br           ) [ 0011111111111111111111111111111111111111111111]
zext_ln28          (zext         ) [ 0000000000000001111111111111111111111111111111]
b_addr             (getelementptr) [ 0000000000000001000000000000000000000000000000]
b_load             (load         ) [ 0000000000000000111110000000000000000000000000]
tmp_2              (fadd         ) [ 0000000000000000000001000000000000000000000000]
bitcast_ln28       (bitcast      ) [ 0000000000000000000000000000000000000000000000]
xor_ln28           (xor          ) [ 0000000000000000000000000000000000000000000000]
bitcast_ln28_1     (bitcast      ) [ 0000000000000000000000111111110000000000000000]
tmp_i_i            (fexp         ) [ 0000000000000000000000000000001111100000000000]
tmp_5              (fadd         ) [ 0000000000000000000000000000000000011111111110]
tmp_1              (frecip       ) [ 0000000000000000000000000000000000000000000001]
res_addr           (getelementptr) [ 0000000000000000000000000000000000000000000000]
store_ln28         (store        ) [ 0000000000000000000000000000000000000000000000]
br_ln23            (br           ) [ 0111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="neurons">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neurons"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calcPerceptron_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FRecip.f32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="neurons_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neurons_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="inputs_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="x_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="31" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="w_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="31" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/14 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/14 "/>
</bind>
</comp>

<comp id="107" class="1004" name="res_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="31" slack="31"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/45 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln28_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/45 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="1"/>
<pin id="122" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="31" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="phi_mul_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="phi_mul_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="sum_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="sum_1_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="1"/>
<pin id="158" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/9 tmp_2/16 tmp_5/30 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="1"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="frecip(505) " fcode="frecip"/>
<opset="tmp_1/35 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i_i/21 "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln23_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln23_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln23_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_0_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln25_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln26_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln26_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="31" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln26_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln28_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="2"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bitcast_ln28_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/21 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln28_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/21 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitcast_ln28_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/21 "/>
</bind>
</comp>

<comp id="263" class="1005" name="neurons_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="neurons_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="inputs_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="add_ln23_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln23_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="283" class="1005" name="j_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="288" class="1005" name="icmp_ln25_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="0"/>
<pin id="294" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="297" class="1005" name="x_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="1"/>
<pin id="299" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="w_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="14" slack="1"/>
<pin id="304" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="x_load_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="312" class="1005" name="w_load_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="322" class="1005" name="sum_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="327" class="1005" name="zext_ln28_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="31"/>
<pin id="329" dir="1" index="1" bw="64" slack="31"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="332" class="1005" name="b_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="337" class="1005" name="b_load_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="342" class="1005" name="bitcast_ln28_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_i_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="144" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="167" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="196"><net_src comp="136" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="124" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="124" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="160" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="160" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="160" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="236"><net_src comp="132" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="212" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="246"><net_src comp="120" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="251"><net_src comp="187" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="266"><net_src comp="56" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="271"><net_src comp="62" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="277"><net_src comp="192" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="282"><net_src comp="201" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="206" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="291"><net_src comp="216" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="221" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="300"><net_src comp="68" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="305"><net_src comp="81" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="310"><net_src comp="75" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="315"><net_src comp="88" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="320"><net_src comp="173" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="325"><net_src comp="167" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="330"><net_src comp="243" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="335"><net_src comp="94" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="340"><net_src comp="101" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="345"><net_src comp="258" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="350"><net_src comp="182" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="355"><net_src comp="177" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {45 }
 - Input state : 
	Port: calcPerceptron : x | {3 4 }
	Port: calcPerceptron : w | {3 4 }
	Port: calcPerceptron : b | {14 15 }
	Port: calcPerceptron : inputs | {1 }
	Port: calcPerceptron : neurons | {1 }
  - Chain level:
	State 1
	State 2
		add_ln23 : 1
		zext_ln23 : 1
		icmp_ln23 : 2
		j : 1
		br_ln23 : 3
	State 3
		i_0_cast : 1
		icmp_ln25 : 2
		i : 1
		br_ln25 : 3
		zext_ln26 : 1
		x_addr : 2
		x_load : 3
		add_ln26 : 2
		sext_ln26 : 3
		w_addr : 4
		w_load : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		b_addr : 1
		b_load : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		xor_ln28 : 1
		bitcast_ln28_1 : 1
		tmp_i_i : 2
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		store_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fexp   |        grp_fu_182       |    7    |   277   |   924   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_167       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_173       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|  frecip  |        grp_fu_177       |    8    |   235   |   217   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln23_fu_192     |    0    |    0    |    39   |
|    add   |         j_fu_206        |    0    |    0    |    38   |
|          |         i_fu_221        |    0    |    0    |    38   |
|          |     add_ln26_fu_232     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln23_fu_201    |    0    |    0    |    18   |
|          |     icmp_ln25_fu_216    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln28_fu_252     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   read   | neurons_read_read_fu_56 |    0    |    0    |    0    |
|          |  inputs_read_read_fu_62 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln23_fu_197    |    0    |    0    |    0    |
|   zext   |     i_0_cast_fu_212     |    0    |    0    |    0    |
|          |     zext_ln26_fu_227    |    0    |    0    |    0    |
|          |     zext_ln28_fu_243    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln26_fu_238    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    20   |   860   |   2074  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_274   |   32   |
|    b_addr_reg_332    |    5   |
|    b_load_reg_337    |   32   |
|bitcast_ln28_1_reg_342|   32   |
|      i_0_reg_156     |   31   |
|       i_reg_292      |   31   |
|   icmp_ln23_reg_279  |    1   |
|   icmp_ln25_reg_288  |    1   |
|  inputs_read_reg_268 |   32   |
|      j_0_reg_120     |   31   |
|       j_reg_283      |   31   |
| neurons_read_reg_263 |   32   |
|    phi_mul_reg_132   |   32   |
|        reg_187       |   32   |
|     sum_1_reg_144    |   32   |
|      sum_reg_322     |   32   |
|     tmp_1_reg_352    |   32   |
|    tmp_i_i_reg_347   |   32   |
|      tmp_reg_317     |   32   |
|    w_addr_reg_302    |   14   |
|    w_load_reg_312    |   32   |
|    x_addr_reg_297    |   10   |
|    x_load_reg_307    |   32   |
|   zext_ln28_reg_327  |   64   |
+----------------------+--------+
|         Total        |   667  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   5  |   10   ||    9    |
|    j_0_reg_120    |  p0  |   2  |  31  |   62   ||    9    |
|  phi_mul_reg_132  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_1_reg_144   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_167    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_167    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_182    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  || 15.9667 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |   860  |  2074  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   87   |
|  Register |    -   |    -   |   667  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   15   |  1527  |  2161  |
+-----------+--------+--------+--------+--------+
