

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Mon Jun 17 21:38:01 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  2.447 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2084406|  13.468 ns|  14.036 ms|    2|  2084406|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202  |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start  |        2|        2|  13.468 ns|  13.468 ns|    1|     1|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222           |AXIvideo2MultiPixStream_Pipeline_loop_width           |        2|     1922|  13.468 ns|  12.943 us|    1|  1921|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251    |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol    |        2|        2|  13.468 ns|  13.468 ns|    1|     1|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_reg_unsigned_short_s_fu_274                                  |reg_unsigned_short_s                                  |        1|        1|   6.734 ns|   6.734 ns|    1|     1|                                            yes|
        |grp_reg_unsigned_short_s_fu_280                                  |reg_unsigned_short_s                                  |        1|        1|   6.734 ns|   6.734 ns|    1|     1|                                            yes|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- loop_height  |        0|  2084400|  10 ~ 1930|          -|          -|  0 ~ 1080|        no|
        +---------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      92|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      91|     282|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     169|    -|
|Register         |        -|     -|      86|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     177|     543|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251    |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol    |        0|   0|   4|   52|    0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202  |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start  |        0|   0|   4|   38|    0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222           |AXIvideo2MultiPixStream_Pipeline_loop_width           |        0|   0|  47|  188|    0|
    |grp_reg_unsigned_short_s_fu_274                                  |reg_unsigned_short_s                                  |        0|   0|  18|    2|    0|
    |grp_reg_unsigned_short_s_fu_280                                  |reg_unsigned_short_s                                  |        0|   0|  18|    2|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                            |                                                      |        0|   0|  91|  282|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_332_p2           |         +|   0|  0|  18|          11|           1|
    |and_ln897_fu_342_p2     |       and|   0|  0|   2|           1|           1|
    |cmp10402_fu_313_p2      |      icmp|   0|  0|  18|          11|           1|
    |cond_fu_300_p2          |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln834_fu_286_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln845_fu_327_p2    |      icmp|   0|  0|  18|          11|          11|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln897_fu_360_p3  |    select|   0|  0|   2|           1|           1|
    |xor_ln897_fu_318_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  92|          53|          20|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  59|         11|    1|         11|
    |ap_done                     |   9|          2|    1|          2|
    |axi_data_6_fu_116           |   9|          2|   30|         60|
    |axi_last_2_reg_192          |   9|          2|    1|          2|
    |colorFormat_val20_c5_blk_n  |   9|          2|    1|          2|
    |enableInput_val15_c_blk_n   |   9|          2|    1|          2|
    |height_val4_c3_blk_n        |   9|          2|    1|          2|
    |i_fu_120                    |   9|          2|   11|         22|
    |s_axis_video_TREADY         |  20|          4|    1|          4|
    |sof_reg_180                 |   9|          2|    1|          2|
    |srcYUV_write                |   9|          2|    1|          2|
    |width_val7_c4_blk_n         |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 169|         35|   51|        113|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln897_reg_453                                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |  10|   0|   10|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |axi_data_6_fu_116                                                             |  30|   0|   30|          0|
    |axi_last_2_reg_192                                                            |   1|   0|    1|          0|
    |axi_last_4_loc_fu_100                                                         |   1|   0|    1|          0|
    |cmp10402_reg_437                                                              |   1|   0|    1|          0|
    |cond_reg_429                                                                  |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251_ap_start_reg    |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222_ap_start_reg           |   1|   0|    1|          0|
    |i_fu_120                                                                      |  11|   0|   11|          0|
    |icmp_ln834_reg_400                                                            |   1|   0|    1|          0|
    |select_ln897_reg_464                                                          |   1|   0|    1|          0|
    |sof_reg_180                                                                   |   1|   0|    1|          0|
    |trunc_ln827_reg_404                                                           |  11|   0|   11|          0|
    |trunc_ln828_reg_409                                                           |  11|   0|   11|          0|
    |xor_ln897_reg_442                                                             |   1|   0|    1|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |  86|   0|   86|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|s_axis_video_TDATA                   |   in|   32|        axis|    s_axis_video_V_data_V|       pointer|
|s_axis_video_TVALID                  |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY                  |  out|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST                   |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP                   |   in|    4|        axis|    s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB                   |   in|    4|        axis|    s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER                   |   in|    1|        axis|    s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST                   |   in|    1|        axis|    s_axis_video_V_last_V|       pointer|
|s_axis_video_TID                     |   in|    1|        axis|      s_axis_video_V_id_V|       pointer|
|srcYUV_din                           |  out|   30|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_num_data_valid                |   in|    5|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_fifo_cap                      |   in|    5|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_full_n                        |   in|    1|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_write                         |  out|    1|     ap_fifo|                   srcYUV|       pointer|
|enableInput_val                      |   in|    8|     ap_none|          enableInput_val|        scalar|
|Height_val                           |   in|   16|     ap_none|               Height_val|        scalar|
|WidthIn_val                          |   in|   16|     ap_none|              WidthIn_val|        scalar|
|colorFormat_val                      |   in|    8|     ap_none|          colorFormat_val|        scalar|
|height_val4_c3_din                   |  out|   16|     ap_fifo|           height_val4_c3|       pointer|
|height_val4_c3_num_data_valid        |   in|    3|     ap_fifo|           height_val4_c3|       pointer|
|height_val4_c3_fifo_cap              |   in|    3|     ap_fifo|           height_val4_c3|       pointer|
|height_val4_c3_full_n                |   in|    1|     ap_fifo|           height_val4_c3|       pointer|
|height_val4_c3_write                 |  out|    1|     ap_fifo|           height_val4_c3|       pointer|
|width_val7_c4_din                    |  out|   16|     ap_fifo|            width_val7_c4|       pointer|
|width_val7_c4_num_data_valid         |   in|    3|     ap_fifo|            width_val7_c4|       pointer|
|width_val7_c4_fifo_cap               |   in|    3|     ap_fifo|            width_val7_c4|       pointer|
|width_val7_c4_full_n                 |   in|    1|     ap_fifo|            width_val7_c4|       pointer|
|width_val7_c4_write                  |  out|    1|     ap_fifo|            width_val7_c4|       pointer|
|enableInput_val15_c_din              |  out|    8|     ap_fifo|      enableInput_val15_c|       pointer|
|enableInput_val15_c_num_data_valid   |   in|    3|     ap_fifo|      enableInput_val15_c|       pointer|
|enableInput_val15_c_fifo_cap         |   in|    3|     ap_fifo|      enableInput_val15_c|       pointer|
|enableInput_val15_c_full_n           |   in|    1|     ap_fifo|      enableInput_val15_c|       pointer|
|enableInput_val15_c_write            |  out|    1|     ap_fifo|      enableInput_val15_c|       pointer|
|colorFormat_val20_c5_din             |  out|    8|     ap_fifo|     colorFormat_val20_c5|       pointer|
|colorFormat_val20_c5_num_data_valid  |   in|    3|     ap_fifo|     colorFormat_val20_c5|       pointer|
|colorFormat_val20_c5_fifo_cap        |   in|    3|     ap_fifo|     colorFormat_val20_c5|       pointer|
|colorFormat_val20_c5_full_n          |   in|    1|     ap_fifo|     colorFormat_val20_c5|       pointer|
|colorFormat_val20_c5_write           |  out|    1|     ap_fifo|     colorFormat_val20_c5|       pointer|
+-------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colorFormat_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_val"   --->   Operation 11 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%WidthIn_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthIn_val"   --->   Operation 12 'read' 'WidthIn_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Height_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Height_val"   --->   Operation 13 'read' 'Height_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%enableInput_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %enableInput_val"   --->   Operation 14 'read' 'enableInput_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%axi_last_4_loc = alloca i64 1"   --->   Operation 15 'alloca' 'axi_last_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%axi_data_7_loc = alloca i64 1"   --->   Operation 16 'alloca' 'axi_data_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%eol_loc = alloca i64 1"   --->   Operation 17 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_last_loc = alloca i64 1"   --->   Operation 18 'alloca' 'axi_last_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %colorFormat_val20_c5, i8 %colorFormat_val_read"   --->   Operation 19 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %enableInput_val15_c, i8 %enableInput_val_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val7_c4, i16 %WidthIn_val_read"   --->   Operation 21 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val4_c3, i16 %Height_val_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%rows = call i16 @reg<unsigned short>, i16 %Height_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:827]   --->   Operation 23 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%cols = call i16 @reg<unsigned short>, i16 %WidthIn_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 24 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%icmp_ln834 = icmp_eq  i8 %enableInput_val_read, i8 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:834]   --->   Operation 25 'icmp' 'icmp_ln834' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %colorFormat_val20_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %enableInput_val15_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val7_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val4_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_28"   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%rows = call i16 @reg<unsigned short>, i16 %Height_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:827]   --->   Operation 33 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln827 = trunc i16 %rows" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:827]   --->   Operation 34 'trunc' 'trunc_ln827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%cols = call i16 @reg<unsigned short>, i16 %WidthIn_val_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 35 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %cols" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 36 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln834 = br i1 %icmp_ln834, void %while.cond.preheader, void %if.end73" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:834]   --->   Operation 37 'br' 'br_ln834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%axi_data_6 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 38 'alloca' 'axi_data_6' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 39 'alloca' 'i' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.50ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = (!icmp_ln834)> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.76ns)   --->   "%cond = icmp_eq  i8 %colorFormat_val_read, i8 0"   --->   Operation 42 'icmp' 'cond' <Predicate = (!icmp_ln834)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln845 = store i11 0, i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 43 'store' 'store_ln845' <Predicate = (!icmp_ln834)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 44 [1/2] (0.85ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_loc"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%axi_last_loc_load = load i1 %axi_last_loc"   --->   Operation 45 'load' 'axi_last_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_139 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.79ns)   --->   "%cmp10402 = icmp_ne  i11 %trunc_ln828, i11 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828]   --->   Operation 47 'icmp' 'cmp10402' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.28ns)   --->   "%xor_ln897 = xor i1 %cmp10402, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 48 'xor' 'xor_ln897' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.42ns)   --->   "%br_ln845 = br void %loop_width" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 49 'br' 'br_ln845' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %while.cond.preheader, i1 %and_ln897, void %loop_width.split" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 50 'phi' 'sof' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%axi_last_2 = phi i1 %axi_last_loc_load, void %while.cond.preheader, i1 %axi_last_4_loc_load, void %loop_width.split"   --->   Operation 51 'phi' 'axi_last_2' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 52 'load' 'i_3' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln845 = icmp_eq  i11 %i_3, i11 %trunc_ln827" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 53 'icmp' 'icmp_ln845' <Predicate = (!icmp_ln834)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1080, i64 0"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.79ns)   --->   "%i_4 = add i11 %i_3, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 55 'add' 'i_4' <Predicate = (!icmp_ln834)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln845 = br i1 %icmp_ln845, void %loop_width.split, void %if.end73.loopexit" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 56 'br' 'br_ln845' <Predicate = (!icmp_ln834)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%axi_data_6_load = load i30 %axi_data_6"   --->   Operation 57 'load' 'axi_data_6_load' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_140 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_140' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (1.30ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i30 %axi_data_6_load, i11 %trunc_ln828, i1 %cond, i30 %srcYUV, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i30 %axi_data_7_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 59 'call' 'call_ln897' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 1.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 60 [1/1] (0.28ns)   --->   "%and_ln897 = and i1 %sof, i1 %xor_ln897" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 60 'and' 'and_ln897' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln845 = store i11 %i_4, i11 %i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 61 'store' 'store_ln845' <Predicate = (!icmp_ln834 & !icmp_ln845)> <Delay = 0.42>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end73"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln834 & icmp_ln845)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln845) | (icmp_ln834)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.65>
ST_6 : Operation 64 [1/2] (1.65ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_2, i30 %axi_data_6_load, i11 %trunc_ln828, i1 %cond, i30 %srcYUV, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i30 %axi_data_7_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 64 'call' 'call_ln897' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%empty_141 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_141' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.68>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 66 'load' 'eol_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%axi_data_7_loc_load = load i30 %axi_data_7_loc"   --->   Operation 67 'load' 'axi_data_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.17ns)   --->   "%select_ln897 = select i1 %cmp10402, i1 %eol_loc_load, i1 %axi_last_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 68 'select' 'select_ln897' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%empty_142 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [2/2] (0.50ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i30 %axi_data_7_loc_load, i1 %select_ln897, i1 %eol_loc_load, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_4_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 70 'call' 'call_ln897' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.85>
ST_9 : Operation 71 [1/2] (0.85ns)   --->   "%call_ln897 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i30 %axi_data_7_loc_load, i1 %select_ln897, i1 %eol_loc_load, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i30 %axi_data_6, i1 %axi_last_4_loc" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897]   --->   Operation 71 'call' 'call_ln897' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln845 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 72 'specloopname' 'specloopname_ln845' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%axi_last_4_loc_load = load i1 %axi_last_4_loc"   --->   Operation 73 'load' 'axi_last_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln845 = br void %loop_width" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845]   --->   Operation 74 'br' 'br_ln845' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ enableInput_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Height_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthIn_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height_val4_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val7_c4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ enableInput_val15_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ colorFormat_val20_c5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
colorFormat_val_read    (read               ) [ 00100000000]
WidthIn_val_read        (read               ) [ 00000000000]
Height_val_read         (read               ) [ 00000000000]
enableInput_val_read    (read               ) [ 00000000000]
axi_last_4_loc          (alloca             ) [ 00111111111]
axi_data_7_loc          (alloca             ) [ 00111111111]
eol_loc                 (alloca             ) [ 00111111111]
axi_last_loc            (alloca             ) [ 00111000000]
write_ln0               (write              ) [ 00000000000]
write_ln0               (write              ) [ 00000000000]
write_ln0               (write              ) [ 00000000000]
write_ln0               (write              ) [ 00000000000]
icmp_ln834              (icmp               ) [ 00111111111]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
specinterface_ln0       (specinterface      ) [ 00000000000]
rows                    (call               ) [ 00000000000]
trunc_ln827             (trunc              ) [ 00011111111]
cols                    (call               ) [ 00000000000]
trunc_ln828             (trunc              ) [ 00011111111]
br_ln834                (br                 ) [ 00000000000]
axi_data_6              (alloca             ) [ 00111111111]
i                       (alloca             ) [ 00111111111]
empty                   (wait               ) [ 00000000000]
cond                    (icmp               ) [ 00011111111]
store_ln845             (store              ) [ 00000000000]
call_ln0                (call               ) [ 00000000000]
axi_last_loc_load       (load               ) [ 00001111111]
empty_139               (wait               ) [ 00000000000]
cmp10402                (icmp               ) [ 00000111111]
xor_ln897               (xor                ) [ 00000111111]
br_ln845                (br                 ) [ 00001111111]
sof                     (phi                ) [ 00000110000]
axi_last_2              (phi                ) [ 00000111100]
i_3                     (load               ) [ 00000000000]
icmp_ln845              (icmp               ) [ 00000111111]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000000000]
i_4                     (add                ) [ 00000000000]
br_ln845                (br                 ) [ 00000000000]
axi_data_6_load         (load               ) [ 00000010000]
empty_140               (wait               ) [ 00000000000]
and_ln897               (and                ) [ 00001111111]
store_ln845             (store              ) [ 00000000000]
br_ln0                  (br                 ) [ 00000000000]
ret_ln0                 (ret                ) [ 00000000000]
call_ln897              (call               ) [ 00000000000]
empty_141               (wait               ) [ 00000000000]
eol_loc_load            (load               ) [ 00000000010]
axi_data_7_loc_load     (load               ) [ 00000000010]
select_ln897            (select             ) [ 00000000010]
empty_142               (wait               ) [ 00000000000]
call_ln897              (call               ) [ 00000000000]
specloopname_ln845      (specloopname       ) [ 00000000000]
axi_last_4_loc_load     (load               ) [ 00001111111]
br_ln845                (br                 ) [ 00001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcYUV">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="enableInput_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enableInput_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Height_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="WidthIn_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthIn_val"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="colorFormat_val">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="height_val4_c3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val4_c3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="width_val7_c4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val7_c4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="enableInput_val15_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enableInput_val15_c"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="colorFormat_val20_c5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val20_c5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_width"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="axi_last_4_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_4_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="axi_data_7_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_7_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="eol_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eol_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="axi_last_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="axi_data_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_6/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="colorFormat_val_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="WidthIn_val_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthIn_val_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Height_val_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Height_val_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="enableInput_val_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enableInput_val_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln0_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="sof_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="sof_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="axi_last_2_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="axi_last_2 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="axi_last_2_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_2/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="0" index="4" bw="1" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="1" slack="0"/>
<pin id="210" dir="0" index="7" bw="1" slack="0"/>
<pin id="211" dir="0" index="8" bw="30" slack="0"/>
<pin id="212" dir="0" index="9" bw="1" slack="1"/>
<pin id="213" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="30" slack="0"/>
<pin id="227" dir="0" index="4" bw="11" slack="3"/>
<pin id="228" dir="0" index="5" bw="1" slack="3"/>
<pin id="229" dir="0" index="6" bw="30" slack="0"/>
<pin id="230" dir="0" index="7" bw="32" slack="0"/>
<pin id="231" dir="0" index="8" bw="4" slack="0"/>
<pin id="232" dir="0" index="9" bw="4" slack="0"/>
<pin id="233" dir="0" index="10" bw="1" slack="0"/>
<pin id="234" dir="0" index="11" bw="1" slack="0"/>
<pin id="235" dir="0" index="12" bw="1" slack="0"/>
<pin id="236" dir="0" index="13" bw="1" slack="0"/>
<pin id="237" dir="0" index="14" bw="1" slack="4"/>
<pin id="238" dir="0" index="15" bw="30" slack="4"/>
<pin id="239" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln897/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="30" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="0" index="4" bw="32" slack="0"/>
<pin id="257" dir="0" index="5" bw="4" slack="0"/>
<pin id="258" dir="0" index="6" bw="4" slack="0"/>
<pin id="259" dir="0" index="7" bw="1" slack="0"/>
<pin id="260" dir="0" index="8" bw="1" slack="0"/>
<pin id="261" dir="0" index="9" bw="1" slack="0"/>
<pin id="262" dir="0" index="10" bw="1" slack="0"/>
<pin id="263" dir="0" index="11" bw="30" slack="6"/>
<pin id="264" dir="0" index="12" bw="1" slack="7"/>
<pin id="265" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln897/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_reg_unsigned_short_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_reg_unsigned_short_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln834_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln834/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln827_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln827/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln828_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln828/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="cond_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln845_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln845/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="axi_last_loc_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="3"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_loc_load/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="cmp10402_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="2"/>
<pin id="315" dir="0" index="1" bw="11" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp10402/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="xor_ln897_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln897/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_3_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="3"/>
<pin id="326" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln845_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="3"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln845/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="axi_data_6_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="30" slack="3"/>
<pin id="340" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_6_load/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln897_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="1"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln897/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln845_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="0" index="1" bw="11" slack="3"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln845/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="eol_loc_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="7"/>
<pin id="354" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eol_loc_load/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="axi_data_7_loc_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="30" slack="7"/>
<pin id="358" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_7_loc_load/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln897_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="4"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="3"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln897/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="axi_last_4_loc_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="9"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_4_loc_load/10 "/>
</bind>
</comp>

<comp id="371" class="1005" name="colorFormat_val_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat_val_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="axi_last_4_loc_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="7"/>
<pin id="378" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="axi_last_4_loc "/>
</bind>
</comp>

<comp id="382" class="1005" name="axi_data_7_loc_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="30" slack="4"/>
<pin id="384" dir="1" index="1" bw="30" slack="4"/>
</pin_list>
<bind>
<opset="axi_data_7_loc "/>
</bind>
</comp>

<comp id="388" class="1005" name="eol_loc_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="4"/>
<pin id="390" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="eol_loc "/>
</bind>
</comp>

<comp id="394" class="1005" name="axi_last_loc_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_loc "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln834_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln834 "/>
</bind>
</comp>

<comp id="404" class="1005" name="trunc_ln827_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="3"/>
<pin id="406" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln827 "/>
</bind>
</comp>

<comp id="409" class="1005" name="trunc_ln828_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="2"/>
<pin id="411" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln828 "/>
</bind>
</comp>

<comp id="415" class="1005" name="axi_data_6_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="30" slack="0"/>
<pin id="417" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_6 "/>
</bind>
</comp>

<comp id="422" class="1005" name="i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="429" class="1005" name="cond_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="3"/>
<pin id="431" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="437" class="1005" name="cmp10402_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="4"/>
<pin id="439" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp10402 "/>
</bind>
</comp>

<comp id="442" class="1005" name="xor_ln897_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln897 "/>
</bind>
</comp>

<comp id="453" class="1005" name="and_ln897_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="and_ln897 "/>
</bind>
</comp>

<comp id="464" class="1005" name="select_ln897_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln897 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="124" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="142" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="130" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="136" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="201"><net_src comp="195" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="214"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="240"><net_src comp="92" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="241"><net_src comp="184" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="242"><net_src comp="195" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="222" pin=7"/></net>

<net id="245"><net_src comp="2" pin="0"/><net_sink comp="222" pin=8"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="222" pin=9"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="222" pin=10"/></net>

<net id="248"><net_src comp="8" pin="0"/><net_sink comp="222" pin=11"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="222" pin=12"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="222" pin=13"/></net>

<net id="266"><net_src comp="94" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="251" pin=4"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="251" pin=5"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="251" pin=6"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="251" pin=7"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="251" pin=8"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="251" pin=9"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="251" pin=10"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="136" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="130" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="142" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="274" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="280" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="324" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="346"><net_src comp="184" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="332" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="192" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="374"><net_src comp="124" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="379"><net_src comp="100" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="251" pin=12"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="385"><net_src comp="104" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="222" pin=15"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="391"><net_src comp="108" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="222" pin=14"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="397"><net_src comp="112" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="202" pin=9"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="403"><net_src comp="286" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="292" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="412"><net_src comp="296" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="418"><net_src comp="116" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="202" pin=8"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="251" pin=11"/></net>

<net id="425"><net_src comp="120" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="432"><net_src comp="300" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="222" pin=5"/></net>

<net id="440"><net_src comp="313" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="445"><net_src comp="318" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="456"><net_src comp="342" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="467"><net_src comp="360" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="251" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: srcYUV | {5 6 }
	Port: height_val4_c3 | {1 }
	Port: width_val7_c4 | {1 }
	Port: enableInput_val15_c | {1 }
	Port: colorFormat_val20_c5 | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream : s_axis_video_V_data_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_keep_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_strb_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_user_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_last_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_id_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_dest_V | {2 3 5 6 8 9 }
	Port: AXIvideo2MultiPixStream : enableInput_val | {1 }
	Port: AXIvideo2MultiPixStream : Height_val | {1 }
	Port: AXIvideo2MultiPixStream : WidthIn_val | {1 }
	Port: AXIvideo2MultiPixStream : colorFormat_val | {1 }
  - Chain level:
	State 1
	State 2
		trunc_ln827 : 1
		trunc_ln828 : 1
		call_ln0 : 1
		store_ln845 : 1
	State 3
	State 4
		xor_ln897 : 1
	State 5
		icmp_ln845 : 1
		i_4 : 1
		br_ln845 : 2
		call_ln897 : 1
		and_ln897 : 1
		store_ln845 : 2
	State 6
	State 7
	State 8
		select_ln897 : 1
		call_ln897 : 2
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                         |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|
|          | grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202 |    3    |    0    |
|          |      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222     |    47   |    68   |
|   call   |  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251  |    3    |    0    |
|          |                 grp_reg_unsigned_short_s_fu_274                 |    16   |    0    |
|          |                 grp_reg_unsigned_short_s_fu_280                 |    16   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                        icmp_ln834_fu_286                        |    0    |    15   |
|   icmp   |                           cond_fu_300                           |    0    |    15   |
|          |                         cmp10402_fu_313                         |    0    |    18   |
|          |                        icmp_ln845_fu_327                        |    0    |    18   |
|----------|-----------------------------------------------------------------|---------|---------|
|    add   |                            i_4_fu_332                           |    0    |    18   |
|----------|-----------------------------------------------------------------|---------|---------|
|    xor   |                         xor_ln897_fu_318                        |    0    |    2    |
|----------|-----------------------------------------------------------------|---------|---------|
|    and   |                         and_ln897_fu_342                        |    0    |    2    |
|----------|-----------------------------------------------------------------|---------|---------|
|  select  |                       select_ln897_fu_360                       |    0    |    2    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                 colorFormat_val_read_read_fu_124                |    0    |    0    |
|   read   |                   WidthIn_val_read_read_fu_130                  |    0    |    0    |
|          |                   Height_val_read_read_fu_136                   |    0    |    0    |
|          |                 enableInput_val_read_read_fu_142                |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                      write_ln0_write_fu_148                     |    0    |    0    |
|   write  |                      write_ln0_write_fu_156                     |    0    |    0    |
|          |                      write_ln0_write_fu_164                     |    0    |    0    |
|          |                      write_ln0_write_fu_172                     |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   trunc  |                        trunc_ln827_fu_292                       |    0    |    0    |
|          |                        trunc_ln828_fu_296                       |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   Total  |                                                                 |    85   |   158   |
|----------|-----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      and_ln897_reg_453     |    1   |
|     axi_data_6_reg_415     |   30   |
|   axi_data_7_loc_reg_382   |   30   |
|     axi_last_2_reg_192     |    1   |
|   axi_last_4_loc_reg_376   |    1   |
|    axi_last_loc_reg_394    |    1   |
|      cmp10402_reg_437      |    1   |
|colorFormat_val_read_reg_371|    8   |
|        cond_reg_429        |    1   |
|       eol_loc_reg_388      |    1   |
|          i_reg_422         |   11   |
|     icmp_ln834_reg_400     |    1   |
|    select_ln897_reg_464    |    1   |
|         sof_reg_180        |    1   |
|     trunc_ln827_reg_404    |   11   |
|     trunc_ln828_reg_409    |   11   |
|      xor_ln897_reg_442     |    1   |
+----------------------------+--------+
|            Total           |   112  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          sof_reg_180                          |  p0  |   2  |   1  |    2   ||    0    ||    9    |
| grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251 |  p2  |   2  |   1  |    2   ||    0    ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Total                             |      |      |      |    4   ||  0.854  ||    0    ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   85   |   158  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   197  |   176  |
+-----------+--------+--------+--------+
