# DAY - 02
Design and verify D Flip Flop.

## Interfaces Definition- 
```verilog
module Day_02(
input clk,reset,
input D_i,
output reg Q_norst_o,
output reg Q_syncrst_o,
output reg Q_asyncrst_o
    );
```
