<InterfaceSummary>
<RtlPorts>
<name>fc1_input_V</name>
<CType>
<TypeName>ap_fixed 16 8 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>48</PhysicalWidth>
</CType>
<CFractionWidth>8</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer10_out_0_V</name>
<CType>
<TypeName>ap_fixed 16 3 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer10_out_1_V</name>
<CType>
<TypeName>ap_fixed 16 3 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer10_out_2_V</name>
<CType>
<TypeName>ap_fixed 16 3 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>13</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

