Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:50:02 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row0_reg[2]/CK (DFF_X1)                               0.0000     0.0000 r
  row0_reg[2]/Q (DFF_X1)                                0.6181     0.6181 f
  U691/ZN (XNOR2_X2)                                    0.2782     0.8963 f
  U875/ZN (AND2_X1)                                     0.1820     1.0783 f
  U1053/ZN (AOI21_X1)                                   0.5000     1.5783 r
  U813/ZN (NAND4_X2)                                    0.1746     1.7528 f
  U495/ZN (NAND2_X1)                                    0.1270     1.8798 r
  U693/ZN (INV_X2)                                      0.0499     1.9297 f
  U695/ZN (NAND2_X2)                                    0.0855     2.0153 r
  U694/ZN (NAND3_X2)                                    0.0669     2.0822 f
  dut_sram_write_data_reg[0]/D (DFF_X2)                 0.0000     2.0822 f
  data arrival time                                                2.0822

  clock clk (rise edge)                                 2.4340     2.4340
  clock network delay (ideal)                           0.0000     2.4340
  clock uncertainty                                    -0.0500     2.3840
  dut_sram_write_data_reg[0]/CK (DFF_X2)                0.0000     2.3840 r
  library setup time                                   -0.3016     2.0824
  data required time                                               2.0824
  --------------------------------------------------------------------------
  data required time                                               2.0824
  data arrival time                                               -2.0822
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0001


1
