[
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.28",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587824",
        "articleTitle": "Incorporating a secure coprocessor in the database-as-a-service model",
        "volume": null,
        "issue": null,
        "startPage": "7 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37550723500,
                "preferredName": "E. Mykletun",
                "firstName": "E.",
                "lastName": "Mykletun"
            },
            {
                "id": 37267131700,
                "preferredName": "G. Tsudik",
                "firstName": "G.",
                "lastName": "Tsudik"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.23",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587828",
        "articleTitle": "A New Kind of Processor Interface for a System-on-Chip Processor with TIE Ports and TIE Queues of Xtensa LX",
        "volume": null,
        "issue": null,
        "startPage": "72",
        "endPage": "79",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37948324700,
                "preferredName": "T. Tohara",
                "firstName": "T.",
                "lastName": "Tohara"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.40",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587834",
        "articleTitle": "SIMD optimization in COINS compiler infrastructure",
        "volume": null,
        "issue": null,
        "startPage": "10 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37274837300,
                "preferredName": "M. Suzuki",
                "firstName": "M.",
                "lastName": "Suzuki"
            },
            {
                "id": 37087670285,
                "preferredName": "N. Fujinami",
                "firstName": "N.",
                "lastName": "Fujinami"
            },
            {
                "id": 37087674545,
                "preferredName": "T. Fukuoka",
                "firstName": "T.",
                "lastName": "Fukuoka"
            },
            {
                "id": 37280647800,
                "preferredName": "T. Watanabe",
                "firstName": "T.",
                "lastName": "Watanabe"
            },
            {
                "id": 37373819400,
                "preferredName": "I. Nakata",
                "firstName": "I.",
                "lastName": "Nakata"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.44",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587825",
        "articleTitle": "Understanding and comparing the performance of optimized JVMs",
        "volume": null,
        "issue": null,
        "startPage": "8 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37274736400,
                "preferredName": "D. Nicolaescu",
                "firstName": "D.",
                "lastName": "Nicolaescu"
            },
            {
                "id": 37274709400,
                "preferredName": "A. Veidenbaum",
                "firstName": "A.",
                "lastName": "Veidenbaum"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.35",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587827",
        "articleTitle": "Optimal loop-unrolling mechanisms and architectural extensions for an energy-efficient design of shared register files in MPSoCs",
        "volume": null,
        "issue": null,
        "startPage": "7 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 38342532400,
                "preferredName": "J.L. Ayala",
                "firstName": "J.L.",
                "lastName": "Ayala"
            },
            {
                "id": 37275656500,
                "preferredName": "D. Atienza",
                "firstName": "D.",
                "lastName": "Atienza"
            },
            {
                "id": 38271150400,
                "preferredName": "M. Lopez-Vallejo",
                "firstName": "M.",
                "lastName": "Lopez-Vallejo"
            },
            {
                "id": 37275569200,
                "preferredName": "J.M. Mendias",
                "firstName": "J.M.",
                "lastName": "Mendias"
            },
            {
                "id": 37272589200,
                "preferredName": "R. Hermida",
                "firstName": "R.",
                "lastName": "Hermida"
            },
            {
                "id": 38271808600,
                "preferredName": "C.A. Lopez-Barrio",
                "firstName": "C.A.",
                "lastName": "Lopez-Barrio"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.22",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587829",
        "articleTitle": "A multi-thread processor architecture based on the continuation model",
        "volume": null,
        "issue": null,
        "startPage": "8 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37088037876,
                "preferredName": "T. Matsuzaki",
                "firstName": "T.",
                "lastName": "Matsuzaki"
            },
            {
                "id": 37689389100,
                "preferredName": "S. Amamiya",
                "firstName": "S.",
                "lastName": "Amamiya"
            },
            {
                "id": 37685272100,
                "preferredName": "M. Izumi",
                "firstName": "M.",
                "lastName": "Izumi"
            },
            {
                "id": 37284856400,
                "preferredName": "M. Amamiya",
                "firstName": "M.",
                "lastName": "Amamiya"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.43",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587822",
        "articleTitle": "The bimode++ branch predictor",
        "volume": null,
        "issue": null,
        "startPage": "8 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37427416200,
                "preferredName": "K. Kise",
                "firstName": "K.",
                "lastName": "Kise"
            },
            {
                "id": 37418518100,
                "preferredName": "T. Katagiri",
                "firstName": "T.",
                "lastName": "Katagiri"
            },
            {
                "id": 37270979800,
                "preferredName": "H. Honda",
                "firstName": "H.",
                "lastName": "Honda"
            },
            {
                "id": 37270976500,
                "preferredName": "T. Yuba",
                "firstName": "T.",
                "lastName": "Yuba"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.41",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587821",
        "articleTitle": "Steering and forwarding techniques for reducing memory communication on a clustered microarchitecture",
        "volume": null,
        "issue": null,
        "startPage": "6 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37698403000,
                "preferredName": "H. Irie",
                "firstName": "H.",
                "lastName": "Irie"
            },
            {
                "id": 37087688951,
                "preferredName": "N. Hattori",
                "firstName": "N.",
                "lastName": "Hattori"
            },
            {
                "id": 37087689100,
                "preferredName": "M. Takada",
                "firstName": "M.",
                "lastName": "Takada"
            },
            {
                "id": 37087690029,
                "preferredName": "N. Hatta",
                "firstName": "N.",
                "lastName": "Hatta"
            },
            {
                "id": 37087689010,
                "preferredName": "T. Toyoshima",
                "firstName": "T.",
                "lastName": "Toyoshima"
            },
            {
                "id": 37358006800,
                "preferredName": "S. Sakai",
                "firstName": "S.",
                "lastName": "Sakai"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.36",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587835",
        "articleTitle": "Performance comparison of vector-calculations between Itanium2 and other processors",
        "volume": null,
        "issue": null,
        "startPage": "6 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 38511086900,
                "preferredName": "T. Nanri",
                "firstName": "T.",
                "lastName": "Nanri"
            },
            {
                "id": 37087670017,
                "preferredName": "Y. Watanabe",
                "firstName": "Y.",
                "lastName": "Watanabe"
            },
            {
                "id": 37693674600,
                "preferredName": "H. Sato",
                "firstName": "H.",
                "lastName": "Sato"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.24",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587826",
        "articleTitle": "An exploration of the technology space for multi-core memory/logic chips for highly scalable parallel systems",
        "volume": null,
        "issue": null,
        "startPage": "10 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37274707700,
                "preferredName": "P.M. Kogge",
                "firstName": "P.M.",
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.38",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587833",
        "articleTitle": "Preliminary evaluations of a FPGA-based-prototype of DIMMnet-2 network interface",
        "volume": null,
        "issue": null,
        "startPage": "9 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37302065300,
                "preferredName": "N. Tanabe",
                "firstName": "N.",
                "lastName": "Tanabe"
            },
            {
                "id": 37300303900,
                "preferredName": "A. Kitamura",
                "firstName": "A.",
                "lastName": "Kitamura"
            },
            {
                "id": 37300303500,
                "preferredName": "T. Miyashiro",
                "firstName": "T.",
                "lastName": "Miyashiro"
            },
            {
                "id": 37971453100,
                "preferredName": "Y. Miyabe",
                "firstName": "Y.",
                "lastName": "Miyabe"
            },
            {
                "id": 37089126644,
                "preferredName": "T. Izawa",
                "firstName": "T.",
                "lastName": "Izawa"
            },
            {
                "id": 37328187200,
                "preferredName": "Y. Hamada",
                "firstName": "Y.",
                "lastName": "Hamada"
            },
            {
                "id": 37266981400,
                "preferredName": "H. Nakajo",
                "firstName": "H.",
                "lastName": "Nakajo"
            },
            {
                "id": 37280731600,
                "preferredName": "H. Amano",
                "firstName": "H.",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.39",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587830",
        "articleTitle": "PRESTOR-1: a processor extending multithreaded architecture",
        "volume": null,
        "issue": null,
        "startPage": "8 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37292347000,
                "preferredName": "K. Tanaka",
                "firstName": "K.",
                "lastName": "Tanaka"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.27",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587831",
        "articleTitle": "Continuum computer architecture for nano-scale and ultra-high clock rate technologies",
        "volume": null,
        "issue": null,
        "startPage": "9 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37270216700,
                "preferredName": "T. Sterling",
                "firstName": "T.",
                "lastName": "Sterling"
            },
            {
                "id": 37671790000,
                "preferredName": "M. Brodowicz",
                "firstName": "M.",
                "lastName": "Brodowicz"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.42",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587820",
        "articleTitle": "Superscalar processor with multi-bank register file",
        "volume": null,
        "issue": null,
        "startPage": "10 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37270140500,
                "preferredName": "T. Hironaka",
                "firstName": "T.",
                "lastName": "Hironaka"
            },
            {
                "id": 37415120600,
                "preferredName": "M. Maeda",
                "firstName": "M.",
                "lastName": "Maeda"
            },
            {
                "id": 37270136500,
                "preferredName": "K. Tanigawa",
                "firstName": "K.",
                "lastName": "Tanigawa"
            },
            {
                "id": 37284364100,
                "preferredName": "T. Sueyoshi",
                "firstName": "T.",
                "lastName": "Sueyoshi"
            },
            {
                "id": 37412704500,
                "preferredName": "K. Aoyama",
                "firstName": "K.",
                "lastName": "Aoyama"
            },
            {
                "id": 37269157900,
                "preferredName": "T. Koide",
                "firstName": "T.",
                "lastName": "Koide"
            },
            {
                "id": 37269154600,
                "preferredName": "H.J. Mattausch",
                "firstName": "H.J.",
                "lastName": "Mattausch"
            },
            {
                "id": 37418624600,
                "preferredName": "T. Saito",
                "firstName": "T.",
                "lastName": "Saito"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.37",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587832",
        "articleTitle": "Performance evaluation of dynamic network reconfiguration using Detour-UD routing",
        "volume": null,
        "issue": null,
        "startPage": "9 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 37269812600,
                "preferredName": "T. Yoshinaga",
                "firstName": "T.",
                "lastName": "Yoshinaga"
            },
            {
                "id": 37971510300,
                "preferredName": "Y. Nishimura",
                "firstName": "Y.",
                "lastName": "Nishimura"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.34",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587823",
        "articleTitle": "On the use of bit filters in shared nothing partitioned systems",
        "volume": null,
        "issue": null,
        "startPage": "9 pp.",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": [
            {
                "id": 38327204700,
                "preferredName": "J. Aguilar-Saborit",
                "firstName": "J.",
                "lastName": "Aguilar-Saborit"
            },
            {
                "id": 38276249800,
                "preferredName": "V. Muntes-Mulero",
                "firstName": "V.",
                "lastName": "Muntes-Mulero"
            },
            {
                "id": 37269714100,
                "preferredName": "C. Zuzarte",
                "firstName": "C.",
                "lastName": "Zuzarte"
            },
            {
                "id": 37087301933,
                "preferredName": "H. Pereyra",
                "firstName": "H.",
                "lastName": "Pereyra"
            },
            {
                "id": 38272328900,
                "preferredName": "J.-L. Larriba-Pey",
                "firstName": "J.-L.",
                "lastName": "Larriba-Pey"
            }
        ]
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.26",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587819",
        "articleTitle": "Committees",
        "volume": null,
        "issue": null,
        "startPage": "viii",
        "endPage": "viii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": []
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.33",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587818",
        "articleTitle": "Message from the Editors",
        "volume": null,
        "issue": null,
        "startPage": "vii",
        "endPage": "vii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": []
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.30",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587814",
        "articleTitle": "Innovative architecture for future generation high-performance processors and systems",
        "volume": null,
        "issue": null,
        "startPage": null,
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": []
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.29",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587816",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems - Copyright Page",
        "volume": null,
        "issue": null,
        "startPage": "iv",
        "endPage": "iv",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": []
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.25",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587836",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "147",
        "endPage": "147",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": []
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.32",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587815",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems - Title Page",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "iii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": []
    },
    {
        "publicationNumber": "10584",
        "doi": "10.1109/IWIA.2005.31",
        "publicationYear": "2005",
        "publicationDate": "17-17 Jan. 2005",
        "articleNumber": "1587817",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems - Table of contents",
        "volume": null,
        "issue": null,
        "startPage": "v",
        "endPage": "vi",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'05)",
        "authors": []
    }
]