# UART-Verilog
UART transmitter and receiver design with verification

# UART Design and Verification

## Overview
This project implements a UART transmitter and receiver in Verilog with configurable baud rate.

## Features
- UART TX and RX RTL
- 16x oversampling receiver
- Loopback verification
- Directed testbench

## Directory Structure
rtl/  – UART RTL modules  
tb/   – Testbench

## Tools Used
- Verilog
- QuestaSim / Icarus Verilog
- GTKWave

## How to Run
1. Compile RTL and TB
2. Run simulation
3. View waveforms
