Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 17:28:44 2020
| Host         : DESKTOP-R9SK49T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab_11_2_control_sets_placed.rpt
| Design       : Lab_11_2
| Device       : xc7s15
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      5 |            4 |
|      7 |            1 |
|      8 |            4 |
|      9 |            1 |
|     10 |            4 |
|     11 |            2 |
|     13 |            1 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             379 |          130 |
| No           | No                    | Yes                    |              26 |           14 |
| No           | Yes                   | No                     |             136 |           43 |
| Yes          | No                    | No                     |             175 |           58 |
| Yes          | No                    | Yes                    |              19 |           10 |
| Yes          | Yes                   | No                     |             115 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                 Enable Signal                                |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
| ~Driver_IIC0/inst/IIC_Busy                             |                                                                              |                                                                               |                1 |              1 |
|  clk_10/inst/clk_out3                                  |                                                                              |                                                                               |                1 |              1 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk |                                                                              |                                                                               |                1 |              1 |
|  clk_100MHz_IBUF                                       |                                                                              |                                                                               |                2 |              2 |
|  RGB_light_1/Clk_Division0/inst/Clk                    |                                                                              | RGB_light_1/driver/inst/LED_IO_i_2_n_0                                        |                3 |              3 |
|  clk_10/inst/clk_out3                                  | Diver_OV5647_Init/inst/Req_Cnt                                               | Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0                                     |                1 |              4 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/start_dly_1                 |                                                                               |                2 |              5 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/sum_dly                     |                                                                               |                2 |              5 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/end_dly_0                   |                                                                               |                1 |              5 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/curr_delay                  |                                                                               |                2 |              5 |
| ~Driver_IIC0/inst/IIC_Busy                             | Diver_OV5647_Init/inst/Reg_Addr_reg_i_2_n_0                                  |                                                                               |                2 |              7 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_shift[1]_0             |                                                                               |                5 |              8 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/to_cnt[0]_2                 | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/p_5_out[0]                   |                3 |              8 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/to_cnt[1]_1                 | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/p_5_out[1]                   |                3 |              8 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/packet_size[15]                 |                                                                               |                2 |              8 |
|  RGB_light_1/Clk_Division0/inst/Clk                    | RGB_light_1/driver/inst/Data_Cnt[8]_i_1_n_0                                  | RGB_light_1/driver/inst/LED_IO_i_2_n_0                                        |                5 |              9 |
|  RGB_light_1/Clk_Division0/inst/Clk                    | RGB_light_1/driver/inst/Send_Cnt[9]_i_1_n_0                                  | RGB_light_1/driver/inst/LED_IO_i_2_n_0                                        |                5 |             10 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tvalid                   | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/valid_neg                                |                2 |             10 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata                                   | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/frame_start_pos                          |                4 |             10 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[9]_0[0]                       | Driver_MIPI0/inst/Driver_Bayer_To_RGB0/addra[10]_i_1_n_0                      |                2 |             11 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/frame_start_pos                          |                4 |             11 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/wait_cnt                    | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0 |                3 |             13 |
|  clk_10/inst/clk_out2                                  |                                                                              |                                                                               |                7 |             14 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[5]_0[0]                       | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/unpack_cnt                               |                4 |             15 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/packet_size[7]                  |                                                                               |                5 |             16 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_2_n_0        | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_1_n_0         |                4 |             16 |
| ~Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                               |                4 |             17 |
|  clk_10/inst/clk_out2                                  |                                                                              | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0  |                5 |             19 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0  |                5 |             20 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0 |                                                                               |                5 |             20 |
|  clk_10/inst/clk_out1                                  |                                                                              | Driver_IIC0/inst/SDA_Dir_i_2_n_0                                              |               11 |             23 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r[9]_i_1_n_0                    |                                                                               |               11 |             24 |
|  RGB_light_1/Clk_Division1/inst/Clk                    | RGB_light_1/B_In2                                                            |                                                                               |                7 |             24 |
|  clk_100MHz_IBUF                                       |                                                                              | RGB_light_1/Clk_Division1/inst/Count[0]_i_1_n_0                               |                8 |             32 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |
|  clk_100MHz_IBUF                                       |                                                                              | RGB_light_1/Clk_Division0/inst/Count[0]_i_1_n_0                               |                8 |             32 |
|  RGB_light_1/Clk_Division1/inst/Clk                    |                                                                              |                                                                               |                9 |             33 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_Read/U0/dl0_rxvalidhs                                 |                                                                               |               14 |             48 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                               |              105 |            322 |
+--------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


