vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../../HdmiPogingDrie.srcs/sources_1/bd/design_1/ipshared/d57c/src/ClockGen.vhd" \
"../../../../HdmiPogingDrie.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsync.vhd" \
"../../../../HdmiPogingDrie.srcs/sources_1/bd/design_1/ipshared/d57c/src/SyncAsyncReset.vhd" \
"../../../../HdmiPogingDrie.srcs/sources_1/bd/design_1/ipshared/d57c/src/DVI_Constants.vhd" \
"../../../../HdmiPogingDrie.srcs/sources_1/bd/design_1/ipshared/d57c/src/OutputSERDES.vhd" \
"../../../../HdmiPogingDrie.srcs/sources_1/bd/design_1/ipshared/d57c/src/TMDS_Encoder.vhd" \
"../../../../HdmiPogingDrie.srcs/sources_1/bd/design_1/ipshared/d57c/src/rgb2dvi.vhd" \
"../../../bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \
"../../../bd/design_1/ipshared/476c/bc9d/ColorFilter_axi.vhd" \
"../../../bd/design_1/ipshared/476c/hdl/eFPGA_AXI_HDMI_filter_Core1.vhd" \
"../../../bd/design_1/ip/design_1_eFPGA_AXI_HDMI_filte_0_0/sim/design_1_eFPGA_AXI_HDMI_filte_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1_0/sim/design_1_rst_ps7_0_100M_1_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
