module tb;
  reg s,r;
  wire q,qbar;
  sr_norlatch DUT(.s(s),.r(r),.q(q),.qbar(qbar));
  initial begin
    $monitor("t=%0t:s=%b,r=%b,q=%b,qbar=%b",$time,s,r,q,qbar);
    s=0;r=0;#3; //hold
    s=1;r=0;#3; // set
    s=0;r=0;#3; // hold
    s=0;r=1;#3; // Reset
    s=0;r=0;#3; // hold
    s=1;r=1;#3; //invalid
    s=0;r=0;#3; //hold 
    $finish;#4
  end
endmodule

   
      

       

       

