# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../register_8bit.srcs/sources_1/new/reg.vhd" \
"../../../../register_8bit.srcs/sim_1/new/reg8bit_tb.vhd" \

# Do not sort compile order
nosort
