TimeQuest Timing Analyzer report for master_example
Tue Mar 31 16:50:47 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'clock_50_1'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 17. Slow 1200mV 85C Model Hold: 'clock_50_1'
 18. Slow 1200mV 85C Model Hold: 'n/a'
 19. Slow 1200mV 85C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 20. Slow 1200mV 85C Model Recovery: 'clock_50_1'
 21. Slow 1200mV 85C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 22. Slow 1200mV 85C Model Removal: 'clock_50_1'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_ref_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50_1'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 51. Slow 1200mV 0C Model Fmax Summary
 52. Slow 1200mV 0C Model Setup Summary
 53. Slow 1200mV 0C Model Hold Summary
 54. Slow 1200mV 0C Model Recovery Summary
 55. Slow 1200mV 0C Model Removal Summary
 56. Slow 1200mV 0C Model Minimum Pulse Width Summary
 57. Slow 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 58. Slow 1200mV 0C Model Setup: 'clock_50_1'
 59. Slow 1200mV 0C Model Setup: 'n/a'
 60. Slow 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 61. Slow 1200mV 0C Model Hold: 'clock_50_1'
 62. Slow 1200mV 0C Model Hold: 'n/a'
 63. Slow 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 64. Slow 1200mV 0C Model Recovery: 'clock_50_1'
 65. Slow 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 66. Slow 1200mV 0C Model Removal: 'clock_50_1'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Output Enable Times
 78. Minimum Output Enable Times
 79. Output Disable Times
 80. Minimum Output Disable Times
 81. MTBF Summary
 82. Synchronizer Summary
 83. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 95. Fast 1200mV 0C Model Setup Summary
 96. Fast 1200mV 0C Model Hold Summary
 97. Fast 1200mV 0C Model Recovery Summary
 98. Fast 1200mV 0C Model Removal Summary
 99. Fast 1200mV 0C Model Minimum Pulse Width Summary
100. Fast 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
101. Fast 1200mV 0C Model Setup: 'clock_50_1'
102. Fast 1200mV 0C Model Setup: 'n/a'
103. Fast 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
104. Fast 1200mV 0C Model Hold: 'clock_50_1'
105. Fast 1200mV 0C Model Hold: 'n/a'
106. Fast 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
107. Fast 1200mV 0C Model Recovery: 'clock_50_1'
108. Fast 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
109. Fast 1200mV 0C Model Removal: 'clock_50_1'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'
116. Setup Times
117. Hold Times
118. Clock to Output Times
119. Minimum Clock to Output Times
120. Output Enable Times
121. Minimum Output Enable Times
122. Output Disable Times
123. Minimum Output Disable Times
124. MTBF Summary
125. Synchronizer Summary
126. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
138. Multicorner Timing Analysis Summary
139. Setup Times
140. Hold Times
141. Clock to Output Times
142. Minimum Clock to Output Times
143. Board Trace Model Assignments
144. Input Transition Times
145. Signal Integrity Metrics (Slow 1200mv 0c Model)
146. Signal Integrity Metrics (Slow 1200mv 85c Model)
147. Signal Integrity Metrics (Fast 1200mv 0c Model)
148. Setup Transfers
149. Hold Transfers
150. Recovery Transfers
151. Removal Transfers
152. Report TCCS
153. Report RSKM
154. Unconstrained Paths
155. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; master_example                                                     ;
; Device Family      ; Cyclone IV GX                                                      ;
; Device Name        ; EP4CGX150DF31C7                                                    ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.3%      ;
;     Processors 3-8         ;   4.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Mar 31 16:50:29 2015 ;
; amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc      ; OK     ; Tue Mar 31 16:50:29 2015 ;
; master_example.sdc                                                         ; OK     ; Tue Mar 31 16:50:29 2015 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                            ; Source                                                                                                                                             ; Targets                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; amm_master_inst|altpll_qsys|sd1|pll7|clk[3]                                                                                                       ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clock_50_1                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]                                                                                                      ; { amm_master_inst|altpll_qsys|sd1|pll7|clk[3] }                                                                                                       ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk } ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk  ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout }            ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk         ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout }        ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]   ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout }           ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                              ; { amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                                          ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout         ; { amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                             ;
; clock_50_1                                                                                                                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                   ;                                                                                                                                                    ; { CLOCK_50 }                                                                                                                                          ;
; pcie_ref_clk                                                                                                                                      ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                   ;                                                                                                                                                    ; { PCIE_REFCLK_P }                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; 93.62 MHz  ; 93.62 MHz       ; clock_50_1                                                                               ;      ;
; 112.18 MHz ; 112.18 MHz      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                               ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -0.914 ; -44.846       ;
; clock_50_1                                                                               ; 9.319  ; 0.000         ;
; n/a                                                                                      ; 13.839 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                               ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.214 ; 0.000         ;
; clock_50_1                                                                               ; 0.376 ; 0.000         ;
; n/a                                                                                      ; 5.418 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                            ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.743  ; 0.000         ;
; clock_50_1                                                                               ; 14.211 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                            ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.031 ; 0.000         ;
; clock_50_1                                                                               ; 3.826 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.580 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.977 ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.980 ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.730 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.914 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 9.275      ;
; -0.783 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.108      ;
; -0.782 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 9.143      ;
; -0.763 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 9.124      ;
; -0.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 9.079      ;
; -0.751 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.328      ; 9.077      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.854      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.795      ;
; -0.667 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 9.028      ;
; -0.651 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.976      ;
; -0.650 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 9.011      ;
; -0.641 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.082      ; 8.721      ;
; -0.632 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.957      ;
; -0.631 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 8.992      ;
; -0.622 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.947      ;
; -0.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[26]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.371      ; 8.990      ;
; -0.619 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.328      ; 8.945      ;
; -0.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.082      ; 8.696      ;
; -0.603 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.928      ;
; -0.600 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.328      ; 8.926      ;
; -0.591 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.916      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.542 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.203      ; 8.667      ;
; -0.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 8.465      ;
; -0.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 8.465      ;
; -0.540 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 8.465      ;
; -0.535 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 8.896      ;
; -0.526 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 8.887      ;
; -0.523 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 8.448      ;
; -0.523 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 8.448      ;
; -0.523 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 8.448      ;
; -0.519 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.844      ;
; -0.518 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 8.879      ;
; -0.516 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 8.877      ;
; -0.508 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.082      ; 8.588      ;
; -0.500 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.825      ;
; -0.499 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.363      ; 8.860      ;
; -0.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.815      ;
; -0.489 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[26]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.371      ; 8.858      ;
; -0.487 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.328      ; 8.813      ;
; -0.484 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.082      ; 8.564      ;
; -0.482 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[30]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.371      ; 8.851      ;
; -0.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.384      ;
; -0.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.384      ;
; -0.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.384      ;
; -0.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.384      ;
; -0.471 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.796      ;
; -0.470 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[26]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.371      ; 8.839      ;
; -0.468 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.328      ; 8.794      ;
; -0.460 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.369      ;
; -0.460 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.369      ;
; -0.460 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.369      ;
; -0.460 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 8.369      ;
; -0.459 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.784      ;
; -0.440 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.327      ; 8.765      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[79]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[78]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[77]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[76]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[75]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[33]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.207      ; 8.547      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.319  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.482     ;
; 9.371  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 10.443     ;
; 9.425  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 10.398     ;
; 9.435  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 10.388     ;
; 9.485  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.084     ; 10.313     ;
; 9.559  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 10.264     ;
; 9.591  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 10.229     ;
; 9.598  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 10.213     ;
; 9.617  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 10.203     ;
; 9.655  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.080     ; 10.147     ;
; 9.713  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.088     ;
; 9.719  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.082     ; 10.081     ;
; 9.733  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 10.090     ;
; 9.734  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 10.086     ;
; 9.849  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 9.950      ;
; 9.879  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.084     ; 9.919      ;
; 9.912  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.066     ; 9.904      ;
; 9.920  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.900      ;
; 9.922  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 9.895      ;
; 9.926  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 9.871      ;
; 9.944  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.064     ; 9.874      ;
; 9.950  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.873      ;
; 9.954  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.066     ; 9.862      ;
; 9.967  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.852      ;
; 9.988  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 9.801      ;
; 9.991  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 9.813      ;
; 9.999  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.822      ;
; 10.022 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.801      ;
; 10.040 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.080     ; 9.762      ;
; 10.078 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 9.735      ;
; 10.089 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.734      ;
; 10.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.717      ;
; 10.104 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.707      ;
; 10.104 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 9.710      ;
; 10.114 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.683      ;
; 10.114 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.683      ;
; 10.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.832      ;
; 10.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.832      ;
; 10.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.832      ;
; 10.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.832      ;
; 10.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.832      ;
; 10.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.832      ;
; 10.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.673      ;
; 10.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.673      ;
; 10.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.673      ;
; 10.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.673      ;
; 10.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.080     ; 9.660      ;
; 10.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.678      ;
; 10.146 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 9.645      ;
; 10.146 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 9.645      ;
; 10.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.067     ; 9.665      ;
; 10.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.066     ; 9.666      ;
; 10.161 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 9.652      ;
; 10.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 9.657      ;
; 10.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.064     ; 9.653      ;
; 10.184 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 9.643      ;
; 10.188 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.632      ;
; 10.192 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 9.609      ;
; 10.221 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.086     ; 9.691      ;
; 10.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.583      ;
; 10.272 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 9.542      ;
; 10.277 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.543      ;
; 10.282 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.512      ;
; 10.282 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.512      ;
; 10.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.503      ;
; 10.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.503      ;
; 10.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.503      ;
; 10.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.503      ;
; 10.293 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[13]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 9.514      ;
; 10.293 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.530      ;
; 10.306 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.643      ;
; 10.306 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.643      ;
; 10.306 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.643      ;
; 10.306 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.643      ;
; 10.306 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.643      ;
; 10.306 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.643      ;
; 10.307 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 9.492      ;
; 10.307 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 9.482      ;
; 10.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 9.491      ;
; 10.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 9.500      ;
; 10.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 9.476      ;
; 10.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 9.476      ;
; 10.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.092     ; 9.466      ;
; 10.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.488      ;
; 10.340 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.609      ;
; 10.340 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.609      ;
; 10.340 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.609      ;
; 10.340 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.609      ;
; 10.340 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.609      ;
; 10.340 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 9.609      ;
; 10.350 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.474      ;
; 10.365 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.080     ; 9.437      ;
; 10.367 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.082     ; 9.433      ;
; 10.381 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.442      ;
; 10.382 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 9.407      ;
; 10.388 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 9.400      ;
; 10.396 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 9.416      ;
; 10.402 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.409      ;
; 10.413 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.408      ;
; 10.413 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.398      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.717     ; 1.444      ;
; 14.262 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 1.020      ;
; 14.262 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 1.020      ;
; 14.299 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 0.983      ;
; 14.299 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.718     ; 0.983      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.214 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[75]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 0.907      ;
; 0.224 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[88]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.914      ;
; 0.230 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[11]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.920      ;
; 0.260 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[203]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.950      ;
; 0.263 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[199]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 0.953      ;
; 0.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[64]                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.976      ;
; 0.296 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[1]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.981      ;
; 0.300 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 0.994      ;
; 0.300 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.984      ;
; 0.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[19]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 0.994      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.991      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.990      ;
; 0.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.461      ; 0.991      ;
; 0.310 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[10]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 1.000      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[22]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.995      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.995      ;
; 0.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[9]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 1.002      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.999      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[23]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 0.998      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[86]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.000      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[13]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.005      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.002      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.002      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[11]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.466      ; 1.007      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[60]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.989      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.004      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.005      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.004      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[1]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.991      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[56]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.005      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[72]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.005      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.006      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.007      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.006      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[6]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.008      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[54]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.007      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[8]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 1.013      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 0.989      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.007      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[87]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.008      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[4]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.010      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[63]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.009      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[3]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 0.994      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.009      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.997      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.012      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.012      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[5]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.012      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[206]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.013      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[12]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.011      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[8]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 0.996      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.013      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[13]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.000      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[46]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.001      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[19]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 0.998      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[58]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.016      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[24]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.001      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.017      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[33]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.017      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[73]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.018      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.005      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[24]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.019      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[4]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.004      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[6]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.004      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[23]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.014      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[7]                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 1.026      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[56]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.020      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.021      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[79]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.008      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.022      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[54]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.000      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[8]                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.023      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[17]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.012      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.018      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.025      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[2]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.007      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 1.026      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[201]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.025      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.021      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[60]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.014      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[0]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.011      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[61]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.015      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[1]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.024      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[10]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.029      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[5]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.016      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.031      ;
; 0.349 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[11]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.016      ;
; 0.349 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[5]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.458      ; 1.029      ;
; 0.350 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[64]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.015      ;
; 0.350 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[69]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.015      ;
; 0.350 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.034      ;
; 0.351 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[71]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.468      ; 1.041      ;
; 0.351 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[92]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 1.005      ;
; 0.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[207]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.036      ;
; 0.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[4]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.022      ;
; 0.352 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.023      ;
; 0.354 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[0]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.019      ;
; 0.355 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[63]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.017      ;
; 0.357 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[16]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.023      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.376 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.107      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][110]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][110]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[28]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[28]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[25]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[25]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[21]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[21]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[13]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[13]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[8]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[8]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[6]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[6]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[4]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[4]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_slave_block_0_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_slave_block_0_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 0.921      ;
; 5.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 0.921      ;
; 5.455 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 0.958      ;
; 5.455 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.497     ; 0.958      ;
; 5.886 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.496     ; 1.390      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[2]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_sreg                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[2]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[3]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 4.093      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[0]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[5]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[4]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[2]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|read_vld_q1                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|read_vld_q2                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|read_vld_q1                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|read_vld_q2                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_WAIT                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.112      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[6]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 4.103      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[0]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 4.103      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[1]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 4.103      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[2]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 4.103      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[3]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 4.103      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[4]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 4.103      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[5]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 4.103      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[11]                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 4.106      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.104      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.104      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[14]                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 4.106      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.104      ;
; 3.788 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[19]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.083      ;
; 3.788 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|p2a_mb_rupts[3]                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.083      ;
; 3.789 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_ACK                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.088      ;
; 3.791 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplReq_o                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 4.059      ;
; 3.793 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.084      ;
; 3.793 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.084      ;
; 3.793 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.084      ;
; 3.793 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0]                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.080      ;
; 3.793 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 4.084      ;
; 3.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|CraReadData_o[24]                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.080      ;
; 3.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|CraReadData_o[22]                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 4.080      ;
; 3.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.980      ;
; 3.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.980      ;
; 3.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.980      ;
; 3.917 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.139     ; 3.942      ;
; 3.917 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.139     ; 3.942      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[39]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[38]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[37]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[36]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[6]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.927 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.207     ; 3.864      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.925      ;
; 3.939 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[4]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.871      ;
; 3.939 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[11]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.871      ;
; 3.939 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[13]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.871      ;
; 3.952 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.175     ; 3.871      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[63]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[62]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[61]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[51]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.959 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[28]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.841      ;
; 3.961 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.197     ; 3.840      ;
; 3.963 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[9]                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.918      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[23]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[20]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[13]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[12]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[10]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.919      ;
; 3.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[26]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.902      ;
; 3.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[25]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.902      ;
; 3.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[21]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.902      ;
; 3.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.902      ;
; 3.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.902      ;
; 3.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.902      ;
; 3.969 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[31]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.913      ;
; 3.969 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.913      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.211 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 5.678      ;
; 14.211 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 5.678      ;
; 14.211 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 5.678      ;
; 14.211 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.109     ; 5.678      ;
; 14.212 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.682      ;
; 14.212 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.682      ;
; 14.212 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.682      ;
; 14.212 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.682      ;
; 14.212 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.099     ; 5.687      ;
; 14.212 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.099     ; 5.687      ;
; 14.212 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.099     ; 5.687      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.651      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 5.649      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.651      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.651      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.651      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.651      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 5.649      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.651      ;
; 14.243 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.651      ;
; 14.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.656      ;
; 14.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.656      ;
; 14.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.656      ;
; 14.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.656      ;
; 14.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.656      ;
; 14.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.656      ;
; 14.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.656      ;
; 14.272 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.121     ; 5.605      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.100     ; 5.622      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.276 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 5.624      ;
; 14.278 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.121     ; 5.599      ;
; 14.278 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.125     ; 5.595      ;
; 14.493 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.183     ; 5.199      ;
; 14.493 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.183     ; 5.199      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.165     ; 5.216      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.164     ; 5.217      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.164     ; 5.217      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.164     ; 5.217      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.160     ; 5.221      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.160     ; 5.221      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.160     ; 5.221      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.160     ; 5.221      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.160     ; 5.221      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.160     ; 5.221      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.179     ; 5.201      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.179     ; 5.201      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.179     ; 5.201      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.161     ; 5.219      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.199      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.176     ; 5.204      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.176     ; 5.204      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.178     ; 5.202      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.178     ; 5.202      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.178     ; 5.202      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.180     ; 5.200      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.160     ; 5.220      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.176     ; 5.204      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.176     ; 5.204      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.167     ; 5.213      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.199      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.199      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.167     ; 5.213      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.166     ; 5.214      ;
; 14.495 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.166     ; 5.214      ;
; 14.555 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.080     ; 5.247      ;
; 14.555 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.080     ; 5.247      ;
; 14.561 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.111     ; 5.326      ;
; 14.576 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 5.225      ;
; 14.576 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 5.225      ;
; 14.576 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 5.225      ;
; 14.576 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[3]                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 5.225      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 5.242      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 5.243      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.247      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.247      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.247      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.247      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.247      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.247      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[22]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 5.243      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[23]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 5.243      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[27]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 5.243      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[28]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 5.242      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.067     ; 5.238      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.247      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 5.245      ;
; 14.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 5.251      ;
; 14.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 5.239      ;
; 14.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 5.239      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.468 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 1.750      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 2.166      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.961      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.961      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.961      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.961      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.967      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.967      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.967      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.967      ;
; 1.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.967      ;
; 1.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.984      ;
; 1.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.984      ;
; 1.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.984      ;
; 1.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.984      ;
; 1.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.984      ;
; 1.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.984      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.783 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.094      ;
; 1.819 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.134      ; 2.139      ;
; 1.819 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.134      ; 2.139      ;
; 1.820 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.131      ;
; 1.851 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.128      ; 2.165      ;
; 1.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.143      ;
; 1.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.143      ;
; 1.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.143      ;
; 1.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.143      ;
; 1.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.143      ;
; 1.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.143      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 1.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.201      ;
; 2.478 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.565      ; 3.229      ;
; 2.478 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.565      ; 3.229      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.538 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.472      ; 3.196      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 3.196      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 3.196      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 3.196      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 3.196      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 3.196      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 3.182      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 3.182      ;
; 2.539 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|count[0]                                                                                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 3.182      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.826 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.532      ; 4.544      ;
; 3.826 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.532      ; 4.544      ;
; 4.197 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.550      ; 4.933      ;
; 4.197 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.550      ; 4.933      ;
; 4.197 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.550      ; 4.933      ;
; 4.198 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[5]                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.549      ; 4.933      ;
; 4.198 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[6]                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.549      ; 4.933      ;
; 4.198 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[31]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.549      ; 4.933      ;
; 4.198 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[30]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.549      ; 4.933      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.522      ; 4.936      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.522      ; 4.936      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.522      ; 4.936      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.522      ; 4.936      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.519      ; 4.933      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.519      ; 4.933      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.520      ; 4.934      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.519      ; 4.933      ;
; 4.228 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.519      ; 4.933      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.099      ; 4.558      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.099      ; 4.558      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.560      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.099      ; 4.558      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.560      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.099      ; 4.558      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.099      ; 4.558      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.560      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.560      ;
; 4.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.560      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[19]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[18]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[17]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[16]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.284 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.111      ; 4.581      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.001                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.010                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.010                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.111                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.111                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.011                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[0]                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[1]                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|rd_valid[2]                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_valid                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[29]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[27]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[27]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[26]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[23]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[20]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[19]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[18]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[17]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[16]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[15]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.109      ; 4.580      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[14]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[7]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 4.568      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[145]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
; 4.285 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.095      ; 4.566      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                   ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|sm_cpl_hdr2_reg           ;
; 3.580 ; 3.800        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|sm_cpldata_reg            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                   ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[17]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[18]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[19]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[20]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[21]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[22]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[23]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[24]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[25]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[26]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[27]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[28]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[29]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[30]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|address_register[31]                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[5]                                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[7]                                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[9]                                                                                                                                                                       ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[1] ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2] ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[5] ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[7] ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[9] ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[96]                                                                                                                   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                               ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                              ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[3]                                                                                                                                                     ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[4]                                                                                                                                                     ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[5]                                                                                                                                                     ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[6]                                                                                                                                                     ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[10]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[11]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[12]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[13]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[14]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[16]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[17]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[18]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[19]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[23]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[24]                                                                                                                                                                      ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[3]                                                                                                                                                                       ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[4]                                                                                                                                                                       ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[6]                                                                                                                                                                       ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[8]                                                                                                                                                                       ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                              ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                             ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[3]                                                                                          ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[4]                                                                                          ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[5]                                                                                          ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                      ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3]                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6]                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                                                                  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[10]                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1]                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.980 ; 4.980        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 4.983 ; 4.983        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.017 ; 5.017        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.020 ; 5.020        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50_1'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71                                                                  ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72                                                                  ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73                                                                  ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74                                                                  ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75                                                                  ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76                                                                  ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77                                                                  ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85                                                                  ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86                                                                  ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87                                                                  ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88                                                                  ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89                                                                  ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90                                                                  ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92                                                                  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~232                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~233                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~234                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~235                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~236                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~237                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~238                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~239                                                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                            ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                            ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3]           ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18]                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21]                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18]             ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21]             ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23]             ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[37] ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[37] ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                   ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                    ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[30]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                                ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[9]                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                      ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~10                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~117                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~123                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~125                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~126                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~127                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~200                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~201                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~202                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~203                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~204                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~205                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~206                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~207                                                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~39                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~40                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~41                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~42                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~43                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~44                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~45                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7                                                                   ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~8                                                                   ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~9                                                                   ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~91                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~93                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~94                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~95                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~98                                                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                         ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[16]                                                         ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[17]                                                         ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[18]                                                         ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[19]                                                         ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[23]                                                         ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[27]                                                         ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[28]                                                         ;
+-------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.807 ; -1.704 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.870 ; -1.767 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.870 ; -1.767 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.906 ; -1.803 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.906 ; -1.803 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.896 ; -1.793 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.886 ; -1.783 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.876 ; -1.773 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.896 ; -1.793 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.869 ; -1.766 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.853 ; -1.750 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.865 ; -1.762 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.845 ; -1.742 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.879 ; -1.776 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.850 ; -1.747 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.870 ; -1.767 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.876 ; -1.773 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.846 ; -1.743 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.868 ; -1.765 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.858 ; -1.755 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.868 ; -1.765 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.860 ; -1.757 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.860 ; -1.757 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.902 ; -1.799 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.882 ; -1.779 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.845 ; -1.742 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.815 ; -1.712 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.843 ; -1.740 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.812 ; -1.709 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.811 ; -1.708 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.817 ; -1.714 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.817 ; -1.714 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.807 ; -1.704 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 2.195 ; 2.092 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 2.186 ; 2.083 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 2.176 ; 2.073 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 2.166 ; 2.063 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 2.185 ; 2.082 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 2.158 ; 2.055 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 2.141 ; 2.038 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 2.153 ; 2.050 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 2.168 ; 2.065 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 2.139 ; 2.036 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 2.165 ; 2.062 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 2.134 ; 2.031 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 2.147 ; 2.044 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 2.192 ; 2.089 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 2.172 ; 2.069 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 2.104 ; 2.001 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 2.131 ; 2.028 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 2.102 ; 1.999 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 2.100 ; 1.997 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 2.095 ; 1.992 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 6.161 ; 6.155 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.706 ; 5.738 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.668 ; 5.701 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.706 ; 5.738 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.668 ; 5.701 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.820 ; 7.868 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.539 ; 6.483 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.551 ; 6.495 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517 ; 6.461 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517 ; 6.461 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484 ; 6.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.485 ; 6.429 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.504 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484 ; 6.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.470 ; 6.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.472 ; 6.416 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.513 ; 6.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 7.820 ; 7.868 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.515 ; 6.459 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.515 ; 6.459 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495 ; 6.439 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.535 ; 6.479 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.638 ; 5.691 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.505 ; 6.449 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 7.828 ; 7.876 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488 ; 6.432 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488 ; 6.432 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.464 ; 6.408 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.465 ; 6.409 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.475 ; 6.419 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.485 ; 6.429 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495 ; 6.439 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.474 ; 6.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.487 ; 6.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.470 ; 6.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.462 ; 6.406 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482 ; 6.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.477 ; 6.421 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.488 ; 6.432 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.468 ; 6.412 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.494 ; 6.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.483 ; 6.427 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.828 ; 7.876 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.476 ; 6.420 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.466 ; 6.410 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478 ; 6.422 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478 ; 6.422 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.461 ; 6.405 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.481 ; 6.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482 ; 6.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.553 ; 6.497 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480 ; 6.424 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.551 ; 6.495 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.549 ; 6.493 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514 ; 6.458 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514 ; 6.458 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.524 ; 6.468 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.504 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.472 ; 6.416 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.504 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.499 ; 6.443 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480 ; 6.424 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.543 ; 6.487 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.543 ; 6.487 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.638 ; 5.691 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.891 ; 5.886 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.455 ; 5.486 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.418 ; 5.450 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.455 ; 5.486 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.418 ; 5.450 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.341 ; 6.286 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.409 ; 6.354 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.420 ; 6.365 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.387 ; 6.332 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.387 ; 6.332 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.354 ; 6.299 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.354 ; 6.299 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.374 ; 6.319 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.354 ; 6.299 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.341 ; 6.286 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.343 ; 6.288 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.383 ; 6.328 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 7.690 ; 7.739 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.364 ; 6.309 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.385 ; 6.330 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.364 ; 6.309 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.405 ; 6.350 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.480 ; 5.534 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.375 ; 6.320 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.330 ; 6.275 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.358 ; 6.303 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.358 ; 6.303 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.334 ; 6.279 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.334 ; 6.279 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.344 ; 6.289 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.354 ; 6.299 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.364 ; 6.309 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.344 ; 6.289 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.357 ; 6.302 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.341 ; 6.286 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.333 ; 6.278 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.353 ; 6.298 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.347 ; 6.292 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.358 ; 6.303 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.338 ; 6.283 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.364 ; 6.309 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.354 ; 6.299 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.698 ; 7.747 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.346 ; 6.291 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.336 ; 6.281 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.348 ; 6.293 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.348 ; 6.293 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.330 ; 6.275 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.350 ; 6.295 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.353 ; 6.298 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.423 ; 6.368 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.351 ; 6.296 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.420 ; 6.365 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.419 ; 6.364 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.385 ; 6.330 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.385 ; 6.330 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.395 ; 6.340 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.342 ; 6.287 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.342 ; 6.287 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.374 ; 6.319 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.368 ; 6.313 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.351 ; 6.296 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.413 ; 6.358 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.413 ; 6.358 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.480 ; 5.534 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.344 ; 6.247 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.362 ; 6.265 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.362 ; 6.265 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.368 ; 6.271 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.368 ; 6.271 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.361 ; 6.264 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.344 ; 6.247 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.346 ; 6.249 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.346 ; 6.249 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.361 ; 6.264 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.368 ; 6.271 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.347 ; 6.250 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.711 ; 7.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.350 ; 6.253 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.350 ; 6.253 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.365 ; 6.268 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.365 ; 6.268 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.346 ; 6.249 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.367 ; 6.270 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.344 ; 6.247 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.365 ; 6.268 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.363 ; 6.266 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.348 ; 6.251 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.348 ; 6.251 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.348 ; 6.251 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.218 ; 6.121 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.235 ; 6.138 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.235 ; 6.138 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.234 ; 6.137 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.218 ; 6.121 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.220 ; 6.123 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.220 ; 6.123 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.234 ; 6.137 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.221 ; 6.124 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.584 ; 7.588 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.223 ; 6.126 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.223 ; 6.126 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.237 ; 6.140 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.237 ; 6.140 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.220 ; 6.123 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.240 ; 6.143 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.218 ; 6.121 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.237 ; 6.140 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.236 ; 6.139 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.222 ; 6.125 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.222 ; 6.125 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.222 ; 6.125 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.273     ; 6.370     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.291     ; 6.388     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.291     ; 6.388     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.297     ; 6.394     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.297     ; 6.394     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.290     ; 6.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.273     ; 6.370     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.275     ; 6.372     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.275     ; 6.372     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.290     ; 6.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.297     ; 6.394     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.276     ; 6.373     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.741     ; 7.737     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.279     ; 6.376     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.279     ; 6.376     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.294     ; 6.391     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.294     ; 6.391     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.275     ; 6.372     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.296     ; 6.393     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.273     ; 6.370     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.294     ; 6.391     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.292     ; 6.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.277     ; 6.374     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.277     ; 6.374     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.277     ; 6.374     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.145     ; 6.242     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.162     ; 6.259     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.162     ; 6.259     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.161     ; 6.258     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.145     ; 6.242     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.147     ; 6.244     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.147     ; 6.244     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.161     ; 6.258     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.148     ; 6.245     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.612     ; 7.608     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.150     ; 6.247     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.150     ; 6.247     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.164     ; 6.261     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.164     ; 6.261     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.147     ; 6.244     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.167     ; 6.264     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.145     ; 6.242     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.164     ; 6.261     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.163     ; 6.260     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.149     ; 6.246     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.149     ; 6.246     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.149     ; 6.246     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.204 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                     ; Synchronization Node                                                                                                                                                                          ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 8.204                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 6.947        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 1.257        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 8.385                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.129        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 1.256        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 8.616                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 6.932        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 1.684        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 9.860                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.126        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 2.734        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 11.700                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 6.946        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.754        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 13.826                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 6.700        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.126        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 33.008                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.579       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.429       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 33.958                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.947       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.011       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 35.493                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.930       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.563       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.569                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.127       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.442       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.669                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.946       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.723       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.736                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.618       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.118       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; 101.14 MHz ; 101.14 MHz      ; clock_50_1                                                                               ;      ;
; 124.39 MHz ; 124.39 MHz      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -0.039 ; -0.263        ;
; clock_50_1                                                                               ; 10.113 ; 0.000         ;
; n/a                                                                                      ; 14.333 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.218 ; 0.000         ;
; clock_50_1                                                                               ; 0.329 ; 0.000         ;
; n/a                                                                                      ; 4.968 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.147  ; 0.000         ;
; clock_50_1                                                                               ; 14.728 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.937 ; 0.000         ;
; clock_50_1                                                                               ; 3.410 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.525 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.971 ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.975 ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.711 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.039 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.336      ; 8.374      ;
; -0.032 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.332      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.135      ;
; -0.003 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.303      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.008  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 8.099      ;
; 0.015  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.302      ; 8.286      ;
; 0.077  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.336      ; 8.258      ;
; 0.084  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.216      ;
; 0.085  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.089      ; 8.003      ;
; 0.106  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.336      ; 8.229      ;
; 0.113  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.187      ;
; 0.113  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.187      ;
; 0.131  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.302      ; 8.170      ;
; 0.141  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.336      ; 8.194      ;
; 0.142  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.158      ;
; 0.143  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.157      ;
; 0.147  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 7.788      ;
; 0.147  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 7.788      ;
; 0.147  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 7.788      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.156  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.176      ; 7.951      ;
; 0.160  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.302      ; 8.141      ;
; 0.171  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[26]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.343      ; 8.171      ;
; 0.183  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 7.752      ;
; 0.183  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 7.752      ;
; 0.183  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 7.752      ;
; 0.193  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.336      ; 8.142      ;
; 0.200  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.100      ;
; 0.201  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.089      ; 7.887      ;
; 0.211  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.707      ;
; 0.211  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.707      ;
; 0.211  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.707      ;
; 0.211  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.707      ;
; 0.222  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.336      ; 8.113      ;
; 0.229  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.071      ;
; 0.229  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.071      ;
; 0.230  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.089      ; 7.858      ;
; 0.247  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.302      ; 8.054      ;
; 0.247  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.671      ;
; 0.247  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.671      ;
; 0.247  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.671      ;
; 0.247  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.671      ;
; 0.257  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.336      ; 8.078      ;
; 0.258  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.042      ;
; 0.259  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.301      ; 8.041      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[79]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[78]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[77]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[76]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[75]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[33]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[6]            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[5]            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[4]            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[3]            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[2]            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
; 0.262  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[1]            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.182      ; 7.851      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.113 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.703      ;
; 10.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.640      ;
; 10.231 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 9.604      ;
; 10.240 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 9.595      ;
; 10.305 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 9.530      ;
; 10.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 9.480      ;
; 10.407 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.417      ;
; 10.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 9.395      ;
; 10.453 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.381      ;
; 10.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.372      ;
; 10.466 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 9.369      ;
; 10.478 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.338      ;
; 10.483 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 9.328      ;
; 10.527 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.307      ;
; 10.618 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 9.210      ;
; 10.634 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 9.193      ;
; 10.640 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 9.172      ;
; 10.658 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 9.177      ;
; 10.680 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 9.151      ;
; 10.688 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.146      ;
; 10.700 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 9.115      ;
; 10.704 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 9.131      ;
; 10.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.077     ; 9.105      ;
; 10.706 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.123      ;
; 10.715 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 9.112      ;
; 10.730 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 9.086      ;
; 10.735 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 9.098      ;
; 10.739 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.082     ; 9.066      ;
; 10.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 9.057      ;
; 10.782 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.022      ;
; 10.782 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.022      ;
; 10.789 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.015      ;
; 10.789 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.015      ;
; 10.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.014      ;
; 10.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.014      ;
; 10.802 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 8.995      ;
; 10.802 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 8.995      ;
; 10.807 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 9.006      ;
; 10.811 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 9.003      ;
; 10.837 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 8.996      ;
; 10.840 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 8.987      ;
; 10.856 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 8.970      ;
; 10.857 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 8.967      ;
; 10.866 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 8.958      ;
; 10.877 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 9.081      ;
; 10.877 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 9.081      ;
; 10.877 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 9.081      ;
; 10.877 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 9.081      ;
; 10.877 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 9.081      ;
; 10.877 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 9.081      ;
; 10.880 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.048     ; 8.959      ;
; 10.880 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 8.954      ;
; 10.902 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 8.928      ;
; 10.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 8.908      ;
; 10.928 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 8.900      ;
; 10.931 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 8.893      ;
; 10.935 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 8.890      ;
; 10.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 8.889      ;
; 10.952 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 8.863      ;
; 10.957 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 8.875      ;
; 10.964 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 8.871      ;
; 10.975 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.064     ; 8.848      ;
; 10.981 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[13]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.067     ; 8.839      ;
; 11.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 8.834      ;
; 11.001 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 8.812      ;
; 11.004 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 8.799      ;
; 11.004 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 8.799      ;
; 11.011 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 8.792      ;
; 11.011 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 8.792      ;
; 11.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 8.791      ;
; 11.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 8.791      ;
; 11.017 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 8.796      ;
; 11.023 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 8.788      ;
; 11.024 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                                                                           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 8.772      ;
; 11.024 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 8.772      ;
; 11.029 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 8.783      ;
; 11.031 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 8.890      ;
; 11.044 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 8.758      ;
; 11.045 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 8.790      ;
; 11.059 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 8.773      ;
; 11.070 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.888      ;
; 11.070 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.888      ;
; 11.070 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.888      ;
; 11.070 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.888      ;
; 11.070 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.888      ;
; 11.070 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.888      ;
; 11.071 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.887      ;
; 11.071 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.887      ;
; 11.071 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.887      ;
; 11.071 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.887      ;
; 11.071 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.887      ;
; 11.071 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 8.887      ;
; 11.073 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.082     ; 8.732      ;
; 11.073 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 8.749      ;
; 11.079 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 8.734      ;
; 11.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 8.732      ;
; 11.092 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 8.732      ;
; 11.102 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 8.736      ;
; 11.104 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.082     ; 8.701      ;
; 11.109 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 8.691      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.313     ; 1.354      ;
; 14.767 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.313     ; 0.920      ;
; 14.767 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.313     ; 0.920      ;
; 14.800 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.313     ; 0.887      ;
; 14.800 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.313     ; 0.887      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.218 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[75]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.843      ;
; 0.228 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[88]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.851      ;
; 0.235 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[11]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.858      ;
; 0.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[203]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.879      ;
; 0.261 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[199]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.884      ;
; 0.290 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.907      ;
; 0.292 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.909      ;
; 0.292 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.909      ;
; 0.292 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.909      ;
; 0.293 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.910      ;
; 0.294 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.911      ;
; 0.295 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.912      ;
; 0.296 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.913      ;
; 0.298 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[64]                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.916      ;
; 0.298 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.915      ;
; 0.301 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.918      ;
; 0.302 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[1]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.920      ;
; 0.304 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.922      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.425      ; 0.932      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.923      ;
; 0.307 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[19]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.930      ;
; 0.309 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.926      ;
; 0.313 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.930      ;
; 0.313 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[10]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.936      ;
; 0.313 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.928      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[22]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.929      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[9]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.938      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.934      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[23]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.931      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[11]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.938      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[86]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.933      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.935      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[13]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.940      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[56]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.937      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.937      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[206]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.938      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[54]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.940      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[8]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.946      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[6]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.942      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[7]                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.947      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[87]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.940      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[63]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.942      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[60]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.927      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[72]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.943      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.929      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[5]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.945      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[1]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.929      ;
; 0.328 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[3]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.929      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[4]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.948      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|count[0]                                                                                                                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|count[0]                                                                                                                                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|use_reg                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|use_reg                                                                                                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.949      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[24]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.932      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[19]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.931      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[4]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.932      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 0.926      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[46]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.935      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.951      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[201]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.948      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[8]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.934      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[13]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.935      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[12]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.949      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[6]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.935      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[58]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.952      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[1]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.951      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[24]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.952      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[73]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.952      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[33]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.951      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.941      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[56]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.952      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.947      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.956      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.956      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[8]                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.955      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[79]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.943      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[5]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.955      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.949      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[2]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.942      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.958      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.958      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[23]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 0.951      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.960      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.417      ; 0.960      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|sw_reset_d1                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|sw_reset_d1                                                                                                                                                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[0]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[23]                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[23]                                                                                                                                                                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                                                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.097      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[31]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[31]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[30]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[30]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[29]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[29]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[28]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[28]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[27]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[27]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[26]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[26]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[25]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[25]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[23]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[23]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[22]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[22]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[21]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[21]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[20]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[20]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[19]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[19]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[18]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[18]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[17]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[17]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[16]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[16]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[15]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[15]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[14]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[14]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[13]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[13]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[12]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[12]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[8]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[8]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[7]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[7]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[6]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[6]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[5]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[5]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[4]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[4]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_slave_block_0_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_slave_block_0_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.968 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.110     ; 0.858      ;
; 4.968 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.110     ; 0.858      ;
; 5.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.110     ; 0.890      ;
; 5.000 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.110     ; 0.890      ;
; 5.359 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.109     ; 1.250      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[2]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_sreg                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[2]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[3]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.147 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.154     ; 3.698      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[0]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[5]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[4]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[2]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|read_vld_q1                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|read_vld_q2                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|read_vld_q1                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|read_vld_q2                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_WAIT                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.714      ;
; 4.166 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[6]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 3.705      ;
; 4.166 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[0]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 3.705      ;
; 4.166 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[1]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 3.705      ;
; 4.166 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[2]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 3.705      ;
; 4.166 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[3]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 3.705      ;
; 4.166 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[4]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 3.705      ;
; 4.166 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[5]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 3.705      ;
; 4.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[11]                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.714      ;
; 4.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.712      ;
; 4.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.712      ;
; 4.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[14]                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.714      ;
; 4.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.712      ;
; 4.194 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_ACK                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.692      ;
; 4.195 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[19]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.686      ;
; 4.195 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|p2a_mb_rupts[3]                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.686      ;
; 4.197 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplReq_o                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 3.659      ;
; 4.197 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0]                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 3.684      ;
; 4.201 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.686      ;
; 4.201 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.686      ;
; 4.201 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.686      ;
; 4.201 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.686      ;
; 4.209 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|CraReadData_o[24]                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 3.683      ;
; 4.209 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|CraReadData_o[22]                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 3.683      ;
; 4.301 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.588      ;
; 4.301 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.588      ;
; 4.301 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.588      ;
; 4.309 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.554      ;
; 4.309 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.554      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[39]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[38]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[37]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[36]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[6]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.325 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.198     ; 3.476      ;
; 4.332 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[4]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.181     ; 3.486      ;
; 4.332 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[11]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.181     ; 3.486      ;
; 4.332 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[13]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.181     ; 3.486      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.530      ;
; 4.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.173     ; 3.486      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[63]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[62]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[61]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[51]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.355 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[28]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.188     ; 3.456      ;
; 4.357 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.190     ; 3.452      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[23]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[20]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[13]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[12]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[10]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[9]                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.528      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.359 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.530      ;
; 4.361 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[26]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.511      ;
; 4.361 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[25]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.511      ;
; 4.361 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[21]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.511      ;
; 4.361 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.511      ;
; 4.361 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.511      ;
; 4.361 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.511      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[31]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.522      ;
; 4.364 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.522      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.728 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.095     ; 5.176      ;
; 14.728 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.095     ; 5.176      ;
; 14.728 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.095     ; 5.176      ;
; 14.728 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.095     ; 5.176      ;
; 14.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 5.168      ;
; 14.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 5.168      ;
; 14.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.090     ; 5.180      ;
; 14.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 5.168      ;
; 14.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 5.168      ;
; 14.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.090     ; 5.180      ;
; 14.729 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.090     ; 5.180      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 5.148      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 5.148      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 5.148      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 5.148      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 5.148      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 5.148      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.096     ; 5.148      ;
; 14.759 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 5.143      ;
; 14.759 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.097     ; 5.143      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.150      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.150      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.150      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.150      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.150      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.150      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.150      ;
; 14.788 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.113     ; 5.098      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 5.117      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.791 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.119      ;
; 14.794 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.112     ; 5.093      ;
; 14.795 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 5.086      ;
; 14.962 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.173     ; 4.744      ;
; 14.962 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.173     ; 4.744      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.155     ; 4.760      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.153     ; 4.762      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.151     ; 4.764      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.171     ; 4.744      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.153     ; 4.762      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.153     ; 4.762      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.167     ; 4.748      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.167     ; 4.748      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.167     ; 4.748      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.149     ; 4.766      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.157     ; 4.758      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.171     ; 4.744      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.171     ; 4.744      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.157     ; 4.758      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.149     ; 4.766      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.149     ; 4.766      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.149     ; 4.766      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.149     ; 4.766      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.149     ; 4.766      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.149     ; 4.766      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.156     ; 4.759      ;
; 14.964 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.156     ; 4.759      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 4.746      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 4.746      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 4.746      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.164     ; 4.750      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.164     ; 4.750      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.169     ; 4.745      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.164     ; 4.750      ;
; 14.965 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.164     ; 4.750      ;
; 15.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 4.789      ;
; 15.028 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 4.789      ;
; 15.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 4.767      ;
; 15.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 4.767      ;
; 15.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 4.767      ;
; 15.045 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[3]                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 4.767      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.099     ; 4.853      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 4.783      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 4.785      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.781      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.781      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 4.767      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[0]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 4.782      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 4.782      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 4.789      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[8]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 4.781      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 4.767      ;
; 15.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 4.767      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 0.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.189      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.572      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.420 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.364      ; 1.952      ;
; 1.521 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.766      ;
; 1.521 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.766      ;
; 1.521 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.766      ;
; 1.521 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.766      ;
; 1.522 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.774      ;
; 1.522 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.774      ;
; 1.522 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.774      ;
; 1.522 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.774      ;
; 1.522 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.774      ;
; 1.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.784      ;
; 1.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.784      ;
; 1.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.784      ;
; 1.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.784      ;
; 1.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.784      ;
; 1.540 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 1.784      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.893      ;
; 1.632 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.116      ; 1.919      ;
; 1.646 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.127      ; 1.944      ;
; 1.646 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.127      ; 1.944      ;
; 1.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.921      ;
; 1.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.921      ;
; 1.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.921      ;
; 1.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.921      ;
; 1.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.921      ;
; 1.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.921      ;
; 1.680 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.122      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 1.721 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.973      ;
; 2.208 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 2.892      ;
; 2.208 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 2.892      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 2.849      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 2.849      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 2.849      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 2.849      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 2.849      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.423      ; 2.850      ;
; 2.257 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 2.836      ;
; 2.257 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 2.836      ;
; 2.257 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|count[0]                                                                                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 2.836      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.410 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.487      ; 4.068      ;
; 3.410 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.487      ; 4.068      ;
; 3.739 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.504      ; 4.414      ;
; 3.739 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.504      ; 4.414      ;
; 3.739 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.504      ; 4.414      ;
; 3.739 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[5]                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.503      ; 4.413      ;
; 3.739 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[6]                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.503      ; 4.413      ;
; 3.739 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[31]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.503      ; 4.413      ;
; 3.739 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[30]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.503      ; 4.413      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.477      ; 4.417      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.477      ; 4.417      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.477      ; 4.417      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.477      ; 4.417      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.474      ; 4.414      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.474      ; 4.414      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.474      ; 4.414      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.474      ; 4.414      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.475      ; 4.419      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 4.079      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 4.079      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 4.081      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 4.079      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 4.081      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 4.079      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 4.079      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 4.081      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 4.081      ;
; 3.820 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 4.081      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[19]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[19]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[18]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[18]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[17]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[17]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[16]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[16]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[15]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.101      ; 4.099      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.827 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.102      ; 4.100      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 4.081      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][87]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.087      ; 4.086      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][110]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.087      ; 4.086      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][110]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.087      ; 4.086      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.087      ; 4.086      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.087      ; 4.086      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 4.081      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 4.081      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 4.081      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.079      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.079      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[28]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 4.081      ;
; 3.828 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.079      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.079      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.059      ; 4.059      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.059      ; 4.059      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.079      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[0]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.074      ; 4.074      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[1]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[2]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.074      ; 4.074      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[3]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.074      ; 4.074      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[4]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[5]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[6]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[7]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[8]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.074      ; 4.074      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[9]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[10]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[11]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[12]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.080      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.080      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.076      ; 4.076      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.080      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][87]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.080      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.079      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.080      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.080      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.079      ;
; 3.829 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.079      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                   ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|sm_cpl_hdr2_reg                               ;
; 3.525 ; 3.743        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|sm_cpldata_reg                                ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[18]                                                                                            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                    ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|first_burst_stalled                                                                                                                                                                            ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                       ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                       ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                       ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                       ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                       ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                        ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                        ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                        ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                      ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                      ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                    ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                   ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                           ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|count[0]                                                                                                                                                                                                 ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|use_reg                                                                                                                                                                                                  ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[56]                                                                                        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                  ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                  ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                  ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                  ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                  ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[3]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[4]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[5]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[7]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[8]                                                                                                                   ;
; 3.535 ; 3.753        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                   ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[0]                                                                                                        ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[1]                                                                                                        ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[2]                                                                                                        ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[3]                                                                                                        ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[4]                                                                                                        ;
; 3.536 ; 3.754        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[5]                                                                                                        ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                                                                                             ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[11]                                                                                                                                                                                          ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[13]                                                                                                                                                                                          ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[4]                                                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[5]                                                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[7]                                                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[9]                                                                                                                                                                                           ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[1]                     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[5]                     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[7]                     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[9]                     ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[11]                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|msi_req_reg                                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|empty_dff      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|usedw_is_0_dff ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|usedw_is_1_dff ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[18]                                                                                        ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr_reg[20]                                                                                        ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[3]                                                                                                              ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[4]                                                                                                              ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_address[5]                                                                                                              ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[0]                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[1]                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[2]                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[3]                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[4]                                                                                                       ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[5]                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[3]                                                                                                                                                                         ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[4]                                                                                                                                                                         ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[5]                                                                                                                                                                         ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|burstcount_register[6]                                                                                                                                                                         ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[10]                                                                                                                                                                                          ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[12]                                                                                                                                                                                          ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[17]                                                                                                                                                                                          ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[23]                                                                                                                                                                                          ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                 ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.975 ; 4.975        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 4.979 ; 4.979        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.019 ; 5.019        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.023 ; 5.023        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[5]                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[6]                                                                                                                         ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[30]                                                                                                                           ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[31]                                                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~85                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~86                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~87                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~88                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~89                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~90                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~92                                                                                           ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                     ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                        ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                        ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                               ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~232                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~233                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~234                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~235                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~236                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~237                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~238                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~239                                                                                          ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~71                                                                                           ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~72                                                                                           ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~73                                                                                           ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~74                                                                                           ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~75                                                                                           ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~76                                                                                           ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~77                                                                                           ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176                                                                                          ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177                                                                                          ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178                                                                                          ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179                                                                                          ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180                                                                                          ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181                                                                                          ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182                                                                                          ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                               ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                               ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174                                                                                          ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175                                                                                          ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                    ;
; 9.717 ; 9.935        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                         ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184                                                                                          ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185                                                                                          ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186                                                                                          ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187                                                                                          ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188                                                                                          ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189                                                                                          ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190                                                                                          ;
; 9.721 ; 9.939        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191                                                                                          ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][10]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][11]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][12]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][13]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][22]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][23]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][24]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][25]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][26]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][27]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][28]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][30]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][31]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][7]                                                                                                                               ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][8]                                                                                                                               ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[10][9]                                                                                                                               ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][11]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][15]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][1]                                                                                                                               ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][25]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][28]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][31]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][3]                                                                                                                               ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[16][9]                                                                                                                               ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[20][11]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[20][15]                                                                                                                              ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[20][1]                                                                                                                               ;
; 9.727 ; 9.945        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|custom_slave:custom_slave_block_0|csr_registers[20][25]                                                                                                                              ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.589 ; -1.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.651 ; -1.565 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.651 ; -1.565 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.688 ; -1.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.688 ; -1.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.678 ; -1.592 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.668 ; -1.582 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.658 ; -1.572 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.678 ; -1.592 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.650 ; -1.564 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.634 ; -1.548 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.646 ; -1.560 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.626 ; -1.540 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.660 ; -1.574 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.633 ; -1.547 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.653 ; -1.567 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.658 ; -1.572 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.628 ; -1.542 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.650 ; -1.564 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.640 ; -1.554 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.650 ; -1.564 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.643 ; -1.557 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.643 ; -1.557 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.684 ; -1.598 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.664 ; -1.578 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.626 ; -1.540 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.596 ; -1.510 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.624 ; -1.538 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.594 ; -1.508 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.592 ; -1.506 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.599 ; -1.513 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.599 ; -1.513 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.589 ; -1.503 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 1.952 ; 1.867 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 1.915 ; 1.830 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 1.915 ; 1.830 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 1.952 ; 1.867 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 1.952 ; 1.867 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 1.942 ; 1.857 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 1.932 ; 1.847 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 1.922 ; 1.837 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 1.942 ; 1.857 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 1.915 ; 1.830 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 1.897 ; 1.812 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 1.910 ; 1.825 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 1.890 ; 1.805 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 1.925 ; 1.840 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 1.897 ; 1.812 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 1.917 ; 1.832 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 1.922 ; 1.837 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 1.891 ; 1.806 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 1.914 ; 1.829 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 1.904 ; 1.819 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 1.914 ; 1.829 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 1.907 ; 1.822 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 1.907 ; 1.822 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 1.948 ; 1.863 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 1.928 ; 1.843 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 1.890 ; 1.805 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 1.861 ; 1.776 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 1.887 ; 1.802 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 1.858 ; 1.773 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 1.856 ; 1.771 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 1.862 ; 1.777 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 1.862 ; 1.777 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 1.852 ; 1.767 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.667 ; 5.606 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.232 ; 5.233 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.198 ; 5.200 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.232 ; 5.233 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.198 ; 5.200 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.963 ; 6.989 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.851 ; 5.819 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.863 ; 5.831 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.830 ; 5.798 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.830 ; 5.798 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.797 ; 5.765 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.797 ; 5.765 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.817 ; 5.785 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.797 ; 5.765 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.782 ; 5.750 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.785 ; 5.753 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 5.825 ; 5.793 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.963 ; 6.989 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.827 ; 5.795 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.827 ; 5.795 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.807 ; 5.775 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.847 ; 5.815 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.052 ; 5.191 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.817 ; 5.785 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.972 ; 6.998 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.800 ; 5.768 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.800 ; 5.768 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.777 ; 5.745 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.777 ; 5.745 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.787 ; 5.755 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.797 ; 5.765 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.807 ; 5.775 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.787 ; 5.755 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.800 ; 5.768 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.782 ; 5.750 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.775 ; 5.743 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.795 ; 5.763 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.790 ; 5.758 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.802 ; 5.770 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.782 ; 5.750 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.807 ; 5.775 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.796 ; 5.764 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.972 ; 6.998 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.789 ; 5.757 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.779 ; 5.747 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792 ; 5.760 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792 ; 5.760 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.773 ; 5.741 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.793 ; 5.761 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.795 ; 5.763 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.866 ; 5.834 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792 ; 5.760 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.863 ; 5.831 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.861 ; 5.829 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.827 ; 5.795 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.827 ; 5.795 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.837 ; 5.805 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.817 ; 5.785 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.785 ; 5.753 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.817 ; 5.785 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.811 ; 5.779 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792 ; 5.760 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.855 ; 5.823 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.855 ; 5.823 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.052 ; 5.191 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.418 ; 5.359 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.000 ; 5.001 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 4.968 ; 4.970 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.000 ; 5.001 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 4.968 ; 4.970 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.665 ; 5.634 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.733 ; 5.702 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.745 ; 5.714 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.711 ; 5.680 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.711 ; 5.680 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.679 ; 5.648 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.679 ; 5.648 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.699 ; 5.668 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.679 ; 5.648 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.665 ; 5.634 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.667 ; 5.636 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 5.707 ; 5.676 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.845 ; 6.872 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.689 ; 5.658 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.709 ; 5.678 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.689 ; 5.658 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.729 ; 5.698 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 4.901 ; 5.037 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.699 ; 5.668 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.655 ; 5.624 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.682 ; 5.651 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.682 ; 5.651 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.659 ; 5.628 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.659 ; 5.628 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.669 ; 5.638 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.679 ; 5.648 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.689 ; 5.658 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.669 ; 5.638 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.681 ; 5.650 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.665 ; 5.634 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.657 ; 5.626 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.677 ; 5.646 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.671 ; 5.640 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.684 ; 5.653 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.664 ; 5.633 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.689 ; 5.658 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.679 ; 5.648 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.854 ; 6.881 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.671 ; 5.640 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.661 ; 5.630 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.674 ; 5.643 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.674 ; 5.643 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.655 ; 5.624 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.675 ; 5.644 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.677 ; 5.646 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.747 ; 5.716 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.675 ; 5.644 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.745 ; 5.714 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.743 ; 5.712 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.710 ; 5.679 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.710 ; 5.679 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.720 ; 5.689 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.667 ; 5.636 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.667 ; 5.636 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.699 ; 5.668 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.693 ; 5.662 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.675 ; 5.644 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.737 ; 5.706 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.737 ; 5.706 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 4.901 ; 5.037 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.666 ; 5.597 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.666 ; 5.597 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.669 ; 5.600 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.669 ; 5.600 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.670 ; 5.601 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.864 ; 6.848 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.673 ; 5.604 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.673 ; 5.604 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.687 ; 5.618 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.687 ; 5.618 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.669 ; 5.600 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.690 ; 5.621 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.666 ; 5.597 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.687 ; 5.618 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.685 ; 5.616 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.671 ; 5.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.671 ; 5.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.671 ; 5.602 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.552 ; 5.483 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.569 ; 5.500 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.569 ; 5.500 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.568 ; 5.499 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.552 ; 5.483 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.554 ; 5.485 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.554 ; 5.485 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.568 ; 5.499 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.556 ; 5.487 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.749 ; 6.733 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.558 ; 5.489 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.558 ; 5.489 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.572 ; 5.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.572 ; 5.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.554 ; 5.485 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.574 ; 5.505 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.552 ; 5.483 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.572 ; 5.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.570 ; 5.501 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.557 ; 5.488 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.557 ; 5.488 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.557 ; 5.488 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.615     ; 5.684     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.615     ; 5.684     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.618     ; 5.687     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.618     ; 5.687     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.619     ; 5.688     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.866     ; 6.882     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.622     ; 5.691     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.622     ; 5.691     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.636     ; 5.705     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.636     ; 5.705     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.618     ; 5.687     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.639     ; 5.708     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.615     ; 5.684     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.636     ; 5.705     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.634     ; 5.703     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.620     ; 5.689     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.620     ; 5.689     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.620     ; 5.689     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.500     ; 5.569     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.517     ; 5.586     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.517     ; 5.586     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.516     ; 5.585     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.500     ; 5.569     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.502     ; 5.571     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.502     ; 5.571     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.516     ; 5.585     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.504     ; 5.573     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.750     ; 6.766     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.506     ; 5.575     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.506     ; 5.575     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.520     ; 5.589     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.520     ; 5.589     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.502     ; 5.571     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.522     ; 5.591     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.500     ; 5.569     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.520     ; 5.589     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.518     ; 5.587     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.505     ; 5.574     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.505     ; 5.574     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.505     ; 5.574     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.923 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                     ; Synchronization Node                                                                                                                                                                          ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 8.923                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.042        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 1.881        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 9.103                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.218        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 1.885        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 9.197                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.027        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 2.170        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 10.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.214        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 3.205        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 12.031                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.040        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.991        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 14.041                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 6.826        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.215        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 33.652                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.708       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.944       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 34.533                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.043       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.490       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 35.865                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.027       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.838       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.927                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.217       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.710       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 36.013                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.042       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.971       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 36.080                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.734       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.346       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.619  ; 0.000         ;
; clock_50_1                                                                               ; 14.371 ; 0.000         ;
; n/a                                                                                      ; 16.824 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.058 ; 0.000         ;
; clock_50_1                                                                               ; 0.166 ; 0.000         ;
; n/a                                                                                      ; 2.742 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.773  ; 0.000         ;
; clock_50_1                                                                               ; 16.849 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.491 ; 0.000         ;
; clock_50_1                                                                               ; 2.049 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.686 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.994 ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.989 ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.454 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.400      ;
; 3.623 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.396      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.627 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.431      ;
; 3.633 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.490      ;
; 3.654 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.469      ;
; 3.667 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.456      ;
; 3.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 4.482      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.678 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.380      ;
; 3.687 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.332      ;
; 3.688 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.435      ;
; 3.691 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.328      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.695 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.363      ;
; 3.701 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.422      ;
; 3.709 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 4.448      ;
; 3.722 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.401      ;
; 3.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.388      ;
; 3.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 4.414      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.370      ;
; 3.755 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.028     ; 4.204      ;
; 3.755 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.028     ; 4.204      ;
; 3.755 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.028     ; 4.204      ;
; 3.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.138      ; 4.370      ;
; 3.756 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.367      ;
; 3.758 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[64] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.261      ;
; 3.762 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[64] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.257      ;
; 3.768 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.251      ;
; 3.769 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.354      ;
; 3.772 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.032      ; 4.247      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 4.284      ;
; 3.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 4.164      ;
; 3.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 4.164      ;
; 3.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 4.164      ;
; 3.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 4.164      ;
; 3.777 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 4.380      ;
; 3.787 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.336      ;
; 3.789 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.138      ; 4.336      ;
; 3.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.333      ;
; 3.803 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.136      ; 4.320      ;
; 3.806 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.028     ; 4.153      ;
; 3.806 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.028     ; 4.153      ;
; 3.806 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:pcie_ip_bar2_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.028     ; 4.153      ;
; 3.811 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.170      ; 4.346      ;
; 3.813 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[26]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.178      ; 4.352      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[79]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[78]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[77]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[76]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[75]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[74]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[73]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[67]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[66]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[65]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[64]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[34]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[33]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[32]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[30]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[29]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[28]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[27]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[26]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[25]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[24]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[23]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[22]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[21]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[20]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[19]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[18]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[17]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
; 3.817 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[16]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.108      ; 4.246      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.371 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.540      ;
; 14.410 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.032     ; 5.497      ;
; 14.490 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.430      ;
; 14.494 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 5.414      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.371      ;
; 14.537 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.020     ; 5.382      ;
; 14.574 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.020     ; 5.345      ;
; 14.589 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.331      ;
; 14.613 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.022     ; 5.304      ;
; 14.630 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.032     ; 5.277      ;
; 14.631 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 5.268      ;
; 14.660 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.023     ; 5.256      ;
; 14.681 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.216      ;
; 14.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.023     ; 5.219      ;
; 14.706 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.025     ; 5.208      ;
; 14.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.213      ;
; 14.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.022     ; 5.205      ;
; 14.734 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.184      ;
; 14.737 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.170      ;
; 14.737 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.170      ;
; 14.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.164      ;
; 14.743 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.164      ;
; 14.744 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.163      ;
; 14.744 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.163      ;
; 14.745 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.175      ;
; 14.751 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.153      ;
; 14.753 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.151      ;
; 14.754 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.043     ; 5.142      ;
; 14.771 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 5.142      ;
; 14.781 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.120      ;
; 14.781 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.120      ;
; 14.781 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 5.120      ;
; 14.790 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 5.110      ;
; 14.795 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.120      ;
; 14.798 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.122      ;
; 14.802 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 5.111      ;
; 14.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.045     ; 5.090      ;
; 14.827 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.023     ; 5.089      ;
; 14.829 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.082      ;
; 14.830 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.022     ; 5.087      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.016     ; 5.068      ;
; 14.857 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.058      ;
; 14.860 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.044      ;
; 14.860 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.044      ;
; 14.866 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.038      ;
; 14.866 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.038      ;
; 14.867 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.037      ;
; 14.867 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.037      ;
; 14.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.022     ; 5.049      ;
; 14.870 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 5.043      ;
; 14.872 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 5.027      ;
; 14.884 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.034      ;
; 14.894 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.016      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 4.994      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 4.994      ;
; 14.904 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 4.994      ;
; 14.917 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 4.995      ;
; 14.918 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 4.994      ;
; 14.921 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.022     ; 4.996      ;
; 14.924 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 4.984      ;
; 14.925 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 4.985      ;
; 14.929 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.968      ;
; 14.933 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 4.978      ;
; 14.950 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 4.963      ;
; 14.954 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 4.958      ;
; 14.955 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.020     ; 4.964      ;
; 14.958 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 4.941      ;
; 14.960 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[0]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 4.944      ;
; 14.961 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[13]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 4.944      ;
; 14.963 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 4.941      ;
; 14.968 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 4.952      ;
; 14.969 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 4.944      ;
; 14.970 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[0]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 4.939      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 5.009      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 5.009      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 5.009      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 5.009      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 5.009      ;
; 14.971 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 5.009      ;
; 14.978 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.919      ;
; 14.978 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 4.942      ;
; 14.995 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[11]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.043     ; 4.901      ;
; 14.999 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 4.901      ;
; 15.004 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.020     ; 4.915      ;
; 15.007 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 4.908      ;
; 15.010 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 4.890      ;
; 15.011 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 4.881      ;
; 15.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[30]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 4.889      ;
; 15.016 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 4.883      ;
; 15.043 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.022     ; 4.874      ;
; 15.048 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 4.849      ;
; 15.052 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.045     ; 4.842      ;
; 15.056 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 4.852      ;
; 15.061 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[51] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 4.829      ;
; 15.078 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.023     ; 4.838      ;
; 15.079 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_1[50] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 4.834      ;
; 15.080 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 4.900      ;
; 15.080 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 4.900      ;
; 15.080 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 4.900      ;
; 15.080 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.007     ; 4.900      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.824 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.426     ; 0.750      ;
; 17.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.426     ; 0.521      ;
; 17.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.426     ; 0.521      ;
; 17.073 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.426     ; 0.501      ;
; 17.073 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.426     ; 0.501      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.058 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[75]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.251      ; 0.413      ;
; 0.064 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[88]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.417      ;
; 0.068 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[11]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.421      ;
; 0.080 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[203]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.433      ;
; 0.082 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[199]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.435      ;
; 0.108 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[64]                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.455      ;
; 0.111 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[1]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.458      ;
; 0.111 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.467      ;
; 0.112 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[19]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.466      ;
; 0.112 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.459      ;
; 0.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.461      ;
; 0.114 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.461      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.462      ;
; 0.116 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.463      ;
; 0.116 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.463      ;
; 0.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.464      ;
; 0.118 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.465      ;
; 0.118 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[9]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.470      ;
; 0.118 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.464      ;
; 0.119 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[10]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.471      ;
; 0.119 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.466      ;
; 0.120 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.467      ;
; 0.120 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[22]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.466      ;
; 0.120 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[72]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.467      ;
; 0.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.468      ;
; 0.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[20]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.468      ;
; 0.122 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[23]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.468      ;
; 0.122 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[56]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.469      ;
; 0.122 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[13]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.472      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[86]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.469      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[11]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.473      ;
; 0.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[4]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.471      ;
; 0.125 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[6]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.472      ;
; 0.125 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[54]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.472      ;
; 0.125 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[63]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.472      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.473      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[8]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.478      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[12]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.471      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.473      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[5]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.474      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[7]                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.480      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[87]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.473      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[206]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.475      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[58]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.474      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.475      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[60]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.461      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.476      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[2]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.477      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[24]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.476      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[73]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.476      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.477      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[33]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.475      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.478      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[201]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.477      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[23]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.472      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.479      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[56]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.477      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[8]                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.479      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[1]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.464      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.476      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[71]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.249      ; 0.487      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[8]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.465      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[19]                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_datain_reg0                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.466      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.467      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|desc_reg[207]                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.481      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[3]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.465      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[7]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.487      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.482      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.468      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[32]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 0.462      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[46]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.468      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.478      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[13]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.467      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[79]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.469      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[17]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.470      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[24]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_datain_reg0           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[1]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.485      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[10]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[60]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.472      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[2]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[4]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[69]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 0.467      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[70]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.487      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[61]                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a32~porta_datain_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|cplbuff_addr_cntr[5]                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.487      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[61]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.488      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[64]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[3]                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.489      ;
; 0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[13]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.489      ;
; 0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[11]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[6]                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.472      ;
; 0.145 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[80]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[83]                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[54]                                                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.218      ; 0.467      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.057      ; 0.307      ;
; 0.167 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.056      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][110]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][110]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[31]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[31]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[30]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[30]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[29]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[29]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[23]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[23]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[22]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[22]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[12]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[12]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[5]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[5]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][80]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][81]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][82]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][83]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[28]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[28]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[27]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[27]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[26]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[26]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[25]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[25]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[24]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[24]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[21]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[21]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[20]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[20]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[19]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[19]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[18]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[18]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[17]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[17]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[16]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[16]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[15]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[15]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[14]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[14]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[13]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[13]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[11]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[11]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[10]                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[10]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[9]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[9]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[8]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[8]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[7]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[7]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[6]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[6]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[4]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[4]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[3]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[3]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[2]                                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_010|data_reg[2]                                                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.742 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.313     ; 0.429      ;
; 2.742 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.313     ; 0.429      ;
; 2.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.313     ; 0.447      ;
; 2.760 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.313     ; 0.447      ;
; 2.961 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.313     ; 0.648      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[2]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_sreg                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[2]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[3]                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.773 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 2.094      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[0]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[5]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[4]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[2]                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|read_vld_q1                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|read_vld_q2                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|read_vld_q1                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|read_vld_q2                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.776 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_WAIT                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 2.119      ;
; 5.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[6]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.114      ;
; 5.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[0]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.114      ;
; 5.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[1]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.114      ;
; 5.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[2]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.114      ;
; 5.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[3]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.114      ;
; 5.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[4]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.114      ;
; 5.778 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_addr_reg[5]                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 2.114      ;
; 5.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[11]                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.118      ;
; 5.784 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|avl_addr_reg[14]                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 2.118      ;
; 5.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[2]                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.115      ;
; 5.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.115      ;
; 5.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.115      ;
; 5.796 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_ACK                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.104      ;
; 5.797 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[19]                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.103      ;
; 5.797 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|p2a_mb_rupts[3]                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.103      ;
; 5.798 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplReq_o                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 2.079      ;
; 5.802 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0]                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.095      ;
; 5.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 2.098      ;
; 5.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 2.098      ;
; 5.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 2.098      ;
; 5.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 2.098      ;
; 5.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|CraReadData_o[24]                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.102      ;
; 5.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|CraReadData_o[22]                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.102      ;
; 5.837 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.078      ;
; 5.837 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.078      ;
; 5.837 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.078      ;
; 5.848 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 2.037      ;
; 5.848 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 2.037      ;
; 5.853 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[4]                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 1.994      ;
; 5.853 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[11]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 1.994      ;
; 5.853 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|address_reg[13]                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 1.994      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.854 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 2.037      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[39]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[38]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[37]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[36]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[31]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[6]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.161     ; 1.968      ;
; 5.866 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 1.990      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[63]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[62]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[61]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[60]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[51]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[30]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.872 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[28]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.152     ; 1.963      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[26]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.024      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[25]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.024      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[23]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[21]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.024      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[20]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[13]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[12]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[10]                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[9]                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.040      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.024      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.024      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 2.024      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.873 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.041      ;
; 5.878 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 1.956      ;
; 5.880 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.094     ; 2.013      ;
; 5.880 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 2.014      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.849 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 3.080      ;
; 16.849 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 3.080      ;
; 16.849 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 3.080      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 3.075      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 3.075      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 3.075      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 3.075      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 3.069      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 3.069      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 3.069      ;
; 16.850 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 3.069      ;
; 16.860 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 3.064      ;
; 16.860 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 3.064      ;
; 16.860 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 3.064      ;
; 16.860 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 3.064      ;
; 16.860 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 3.064      ;
; 16.860 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 3.064      ;
; 16.860 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 3.064      ;
; 16.866 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.064     ; 3.057      ;
; 16.866 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.064     ; 3.057      ;
; 16.870 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 3.061      ;
; 16.870 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 3.061      ;
; 16.870 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 3.061      ;
; 16.870 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 3.061      ;
; 16.870 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 3.061      ;
; 16.870 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 3.061      ;
; 16.870 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 3.061      ;
; 16.887 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 3.021      ;
; 16.890 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 3.038      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.080     ; 3.014      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.085     ; 3.009      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 16.893 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 3.039      ;
; 17.074 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 2.791      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.095     ; 2.768      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 2.789      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.095     ; 2.768      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 2.791      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 2.791      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 2.791      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 2.791      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 2.791      ;
; 17.075 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 2.791      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.045     ; 2.866      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 2.771      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 2.771      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 2.771      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.077     ; 2.785      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 2.786      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 2.786      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 2.786      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 2.775      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 2.775      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.092     ; 2.770      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 2.775      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 2.775      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 2.783      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 2.783      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 2.784      ;
; 17.076 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 2.784      ;
; 17.077 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 2.768      ;
; 17.077 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 2.772      ;
; 17.077 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 2.772      ;
; 17.077 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 2.772      ;
; 17.077 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 2.768      ;
; 17.077 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 2.768      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[118]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[9] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 2.852      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[119]                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 2.852      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.048     ; 2.851      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 2.852      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 2.852      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 2.844      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 2.844      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 2.844      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 2.844      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|byteen_reg[0]                                                                                       ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 2.843      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]           ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 2.850      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 2.852      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]            ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 2.853      ;
; 17.088 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 2.853      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.821      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.759 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.211      ; 1.060      ;
; 0.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.923      ;
; 0.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.923      ;
; 0.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.923      ;
; 0.803 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.923      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.933      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.933      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.933      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.933      ;
; 0.804 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.933      ;
; 0.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.930      ;
; 0.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.930      ;
; 0.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.930      ;
; 0.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.930      ;
; 0.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.930      ;
; 0.810 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.036      ; 0.930      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.839 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.002      ;
; 0.853 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.027      ;
; 0.853 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.027      ;
; 0.855 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.018      ;
; 0.868 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.037      ;
; 0.888 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.017      ;
; 0.888 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.017      ;
; 0.888 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.017      ;
; 0.888 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.017      ;
; 0.888 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.017      ;
; 0.888 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.017      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 0.911 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 1.040      ;
; 1.378 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.263      ; 1.725      ;
; 1.378 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.263      ; 1.725      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.183      ; 1.678      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.183      ; 1.678      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.183      ; 1.678      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.183      ; 1.678      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.183      ; 1.678      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.411 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.184      ; 1.679      ;
; 1.412 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.170      ; 1.666      ;
; 1.412 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.170      ; 1.666      ;
; 1.412 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_006|count[0]                                                                                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.170      ; 1.666      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.245      ; 2.378      ;
; 2.049 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.245      ; 2.378      ;
; 2.235 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.259      ; 2.578      ;
; 2.235 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.259      ; 2.578      ;
; 2.235 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.259      ; 2.578      ;
; 2.235 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[5]                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.258      ; 2.577      ;
; 2.235 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[6]                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.258      ; 2.577      ;
; 2.235 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[31]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.258      ; 2.577      ;
; 2.235 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[30]                                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.258      ; 2.577      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.244 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.252      ; 2.580      ;
; 2.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.249      ; 2.578      ;
; 2.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_slave_block_0_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.249      ; 2.578      ;
; 2.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.249      ; 2.578      ;
; 2.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.249      ; 2.578      ;
; 2.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.251      ; 2.581      ;
; 2.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.251      ; 2.581      ;
; 2.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.251      ; 2.581      ;
; 2.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.251      ; 2.581      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.390      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.390      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.392      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.390      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.392      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.390      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.390      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.392      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[19]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.392      ;
; 2.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.392      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.066      ; 2.411      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.066      ; 2.411      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.066      ; 2.411      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][85]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 2.413      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 2.413      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 2.413      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 2.413      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][110]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][76]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][96]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.060      ; 2.405      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 2.412      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.069      ; 2.414      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.062      ; 2.408      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.062      ; 2.408      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.062      ; 2.408      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 2.393      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[2]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[8]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[9]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[10]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 2.393      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.053      ; 2.399      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[1]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.044      ; 2.390      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[4]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.044      ; 2.390      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[5]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.044      ; 2.390      ;
; 2.262 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[6]                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.044      ; 2.390      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                   ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[56]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[57]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[58]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_address_reg0  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_we_reg        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~porta_we_reg       ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a56~portb_address_reg0 ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_address_reg0  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a7~porta_we_reg        ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a0~porta_address_reg0                                                                                     ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a0~porta_we_reg                                                                                           ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_address_reg0                                                                                    ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_we_reg                                                                                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[0]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[10]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[11]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[12]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[13]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[14]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[15]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[1]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[2]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[32]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[33]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[34]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[35]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[36]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[37]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[38]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[39]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[3]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[40]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[41]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[42]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[43]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[44]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[45]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[46]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[47]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[48]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[4]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[52]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[53]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[54]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[55]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[56]                                                                  ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[5]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[6]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|q_b[7]                                                                   ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_address_reg0                                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_we_reg                                                ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~portb_address_reg0                                          ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[34]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[35]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[36]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[37]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[38]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[39]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[40]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[41]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[42]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[43]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[44]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[45]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[46]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[47]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[48]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[49]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[50]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[51]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[52]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[53]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[54]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[55]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[56]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[57]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[58]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[59]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[60]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[61]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[62]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|q_b[63]                              ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~portb_address_reg0     ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_address_reg0                               ;
; 3.686 ; 3.916        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_we_reg                                     ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_address_reg0              ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_we_reg                    ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_address_reg0             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_we_reg                   ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_address_reg0              ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_we_reg                    ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_address_reg0             ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_we_reg                   ;
; 3.687 ; 3.917        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[0]                           ;
+-------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 7.717 ; 10.000       ; 2.283          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.454 ; 9.609        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_15                                                                                            ;
; 9.454 ; 9.609        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_25                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                                                                          ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_10                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_11                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_12                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_13                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_14                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_16                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_17                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_18                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_19                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_20                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_21                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_22                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_23                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_24                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_26                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_27                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_28                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_29                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_30                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_31                                                                                            ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_8                                                                                             ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_9                                                                                             ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~190                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~191                                                       ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                    ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[106]                                    ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                    ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[5]                                                                                      ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|address_reg[6]                                                                                      ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[30]                                                                                        ;
; 9.460 ; 9.644        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|data_reg[31]                                                                                        ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~168                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182                                                       ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183                                                       ;
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4] ;
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS      ;
; 9.462 ; 9.617        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                                                 ;
; 9.462 ; 9.617        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                                                 ;
; 9.463 ; 9.647        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1   ;
; 9.463 ; 9.647        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]  ;
; 9.463 ; 9.647        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                 ;
; 9.463 ; 9.647        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                            ;
; 9.463 ; 9.647        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                             ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                                                  ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                                                  ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                                                  ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                                                 ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                                                  ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                                                  ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                                                  ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                                                  ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                                                  ;
+-------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.080 ; -0.705 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.070 ; -0.695 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.047 ; -0.672 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.059 ; -0.684 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.073 ; -0.698 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.045 ; -0.670 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.065 ; -0.690 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.069 ; -0.694 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.040 ; -0.665 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.053 ; -0.678 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.096 ; -0.721 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.076 ; -0.701 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.008 ; -0.633 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.037 ; -0.662 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.006 ; -0.631 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.005 ; -0.630 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 1.239 ; 0.864 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 1.202 ; 0.827 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 1.202 ; 0.827 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 1.239 ; 0.864 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 1.239 ; 0.864 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 1.229 ; 0.854 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 1.219 ; 0.844 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 1.209 ; 0.834 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 1.229 ; 0.854 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 1.201 ; 0.826 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 1.184 ; 0.809 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 1.197 ; 0.822 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 1.177 ; 0.802 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 1.211 ; 0.836 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 1.183 ; 0.808 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 1.203 ; 0.828 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 1.208 ; 0.833 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 1.178 ; 0.803 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 1.201 ; 0.826 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 1.191 ; 0.816 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 1.201 ; 0.826 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 1.193 ; 0.818 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 1.193 ; 0.818 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 1.235 ; 0.860 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 1.215 ; 0.840 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 1.177 ; 0.802 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 1.147 ; 0.772 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 1.174 ; 0.799 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 1.145 ; 0.770 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 1.143 ; 0.768 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 1.149 ; 0.774 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 1.149 ; 0.774 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 1.139 ; 0.764 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 3.097 ; 3.176 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.888 ; 2.947 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.868 ; 2.927 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.888 ; 2.947 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.868 ; 2.927 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.421 ; 4.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.569 ; 3.563 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.581 ; 3.575 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.547 ; 3.541 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.547 ; 3.541 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.515 ; 3.509 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.515 ; 3.509 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.534 ; 3.528 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.514 ; 3.508 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.500 ; 3.494 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.503 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 3.544 ; 3.538 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 4.421 ; 4.471 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.546 ; 3.540 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.546 ; 3.540 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.525 ; 3.519 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.566 ; 3.560 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 3.074 ; 3.343 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.536 ; 3.530 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 4.430 ; 4.480 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.518 ; 3.512 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.518 ; 3.512 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.495 ; 3.489 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.495 ; 3.489 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.505 ; 3.499 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.515 ; 3.509 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.525 ; 3.519 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.505 ; 3.499 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.517 ; 3.511 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.500 ; 3.494 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.493 ; 3.487 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513 ; 3.507 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.507 ; 3.501 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.519 ; 3.513 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.499 ; 3.493 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.524 ; 3.518 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.514 ; 3.508 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.430 ; 4.480 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.507 ; 3.501 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.497 ; 3.491 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.509 ; 3.503 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.509 ; 3.503 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.491 ; 3.485 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.511 ; 3.505 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513 ; 3.507 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.583 ; 3.577 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.581 ; 3.575 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.579 ; 3.573 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.545 ; 3.539 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.545 ; 3.539 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.555 ; 3.549 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.534 ; 3.528 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.502 ; 3.496 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.534 ; 3.528 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.528 ; 3.522 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.574 ; 3.568 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.574 ; 3.568 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 3.074 ; 3.343 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.961 ; 3.037 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.760 ; 2.818 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.742 ; 2.798 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.760 ; 2.818 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.742 ; 2.798 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.500 ; 3.493 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.434 ; 3.427 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 3.474 ; 3.467 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 4.352 ; 4.401 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.496 ; 3.489 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.984 ; 3.257 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.466 ; 3.459 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.448 ; 3.441 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.424 ; 3.417 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.450 ; 3.443 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.430 ; 3.423 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.454 ; 3.447 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.361 ; 4.410 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.428 ; 3.421 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.441 ; 3.434 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513 ; 3.506 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510 ; 3.503 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.486 ; 3.479 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.458 ; 3.451 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.984 ; 3.257 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.435 ; 3.421 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.453 ; 3.439 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.453 ; 3.439 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.452 ; 3.438 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.435 ; 3.421 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.438 ; 3.424 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.438 ; 3.424 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.452 ; 3.438 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.459 ; 3.445 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.439 ; 3.425 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.376 ; 4.411 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.442 ; 3.428 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.442 ; 3.428 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.456 ; 3.442 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.456 ; 3.442 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.438 ; 3.424 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.458 ; 3.444 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.435 ; 3.421 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.456 ; 3.442 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.454 ; 3.440 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.440 ; 3.426 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.440 ; 3.426 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.440 ; 3.426 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.368 ; 3.354 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.385 ; 3.371 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.385 ; 3.371 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.384 ; 3.370 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.368 ; 3.354 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.370 ; 3.356 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.370 ; 3.356 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.384 ; 3.370 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.390 ; 3.376 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.371 ; 3.357 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.308 ; 4.343 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.374 ; 3.360 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.374 ; 3.360 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.387 ; 3.373 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.387 ; 3.373 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.370 ; 3.356 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.389 ; 3.375 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.368 ; 3.354 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.387 ; 3.373 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.386 ; 3.372 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.372 ; 3.358 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.372 ; 3.358 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.372 ; 3.358 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.435     ; 3.449     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.453     ; 3.467     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.453     ; 3.467     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.452     ; 3.466     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.435     ; 3.449     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.438     ; 3.452     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.438     ; 3.452     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.452     ; 3.466     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.459     ; 3.473     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.439     ; 3.453     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.425     ; 4.390     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.442     ; 3.456     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.442     ; 3.456     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.456     ; 3.470     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.456     ; 3.470     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.438     ; 3.452     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.458     ; 3.472     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.435     ; 3.449     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.456     ; 3.470     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.454     ; 3.468     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.440     ; 3.454     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.440     ; 3.454     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.440     ; 3.454     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.367     ; 3.381     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.384     ; 3.398     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.384     ; 3.398     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.383     ; 3.397     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.367     ; 3.381     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.369     ; 3.383     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.369     ; 3.383     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.383     ; 3.397     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.389     ; 3.403     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.370     ; 3.384     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.356     ; 4.321     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.373     ; 3.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.373     ; 3.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.386     ; 3.400     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.386     ; 3.400     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.369     ; 3.383     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.388     ; 3.402     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.367     ; 3.381     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.386     ; 3.400     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.385     ; 3.399     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.371     ; 3.385     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.371     ; 3.385     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.371     ; 3.385     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 12.195 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                     ; Synchronization Node                                                                                                                                                                          ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 12.195                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.502        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.693        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 12.248                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.571        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.677        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 12.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.496        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.917        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 12.993                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.569        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.424        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 13.776                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.501        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 6.275        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 14.936                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.368        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.568        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 36.552                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.304       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.248       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 37.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.501       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.517       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 37.782                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.568       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.214       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 37.794                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.492       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.302       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 37.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.500       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.369       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 37.899                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.323       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.576       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                                                                                       ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                            ; -0.914  ; 0.058 ; 3.743    ; 0.491   ; 2.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; N/A     ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; N/A     ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; -0.914  ; 0.058 ; 3.743    ; 0.491   ; 3.525               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 3.971               ;
;  clock_50_1                                                                                                                                 ; 9.319   ; 0.166 ; 14.211   ; 2.049   ; 9.454               ;
;  n/a                                                                                                                                        ; 13.839  ; 2.742 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 4.975               ;
; Design-wide TNS                                                                                                                             ; -44.846 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; -44.846 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_50_1                                                                                                                                 ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                                                                        ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.080 ; -0.705 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.070 ; -0.695 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.047 ; -0.672 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.059 ; -0.684 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.073 ; -0.698 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.045 ; -0.670 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.065 ; -0.690 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.069 ; -0.694 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.040 ; -0.665 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.053 ; -0.678 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.096 ; -0.721 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.076 ; -0.701 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.008 ; -0.633 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.037 ; -0.662 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.006 ; -0.631 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.005 ; -0.630 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 2.195 ; 2.092 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 2.186 ; 2.083 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 2.176 ; 2.073 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 2.166 ; 2.063 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 2.185 ; 2.082 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 2.158 ; 2.055 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 2.141 ; 2.038 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 2.153 ; 2.050 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 2.168 ; 2.065 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 2.139 ; 2.036 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 2.165 ; 2.062 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 2.134 ; 2.031 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 2.147 ; 2.044 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 2.192 ; 2.089 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 2.172 ; 2.069 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 2.104 ; 2.001 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 2.131 ; 2.028 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 2.102 ; 1.999 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 2.100 ; 1.997 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 2.095 ; 1.992 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 6.161 ; 6.155 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.706 ; 5.738 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.668 ; 5.701 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.706 ; 5.738 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.668 ; 5.701 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.820 ; 7.868 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.539 ; 6.483 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.551 ; 6.495 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517 ; 6.461 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517 ; 6.461 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484 ; 6.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.485 ; 6.429 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.504 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484 ; 6.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.470 ; 6.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.472 ; 6.416 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.513 ; 6.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 7.820 ; 7.868 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.515 ; 6.459 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.515 ; 6.459 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495 ; 6.439 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.535 ; 6.479 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.638 ; 5.691 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.505 ; 6.449 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 7.828 ; 7.876 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488 ; 6.432 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488 ; 6.432 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.464 ; 6.408 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.465 ; 6.409 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.475 ; 6.419 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.485 ; 6.429 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495 ; 6.439 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.474 ; 6.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.487 ; 6.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.470 ; 6.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.462 ; 6.406 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482 ; 6.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.477 ; 6.421 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.488 ; 6.432 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.468 ; 6.412 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.494 ; 6.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.483 ; 6.427 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.828 ; 7.876 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.476 ; 6.420 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.466 ; 6.410 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478 ; 6.422 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478 ; 6.422 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.461 ; 6.405 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.481 ; 6.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482 ; 6.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.553 ; 6.497 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480 ; 6.424 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.551 ; 6.495 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.549 ; 6.493 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514 ; 6.458 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514 ; 6.458 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.524 ; 6.468 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.504 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.472 ; 6.416 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.504 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.499 ; 6.443 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480 ; 6.424 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.543 ; 6.487 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.543 ; 6.487 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.638 ; 5.691 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.961 ; 3.037 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.760 ; 2.818 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.742 ; 2.798 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.760 ; 2.818 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.742 ; 2.798 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.500 ; 3.493 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.434 ; 3.427 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 3.474 ; 3.467 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 4.352 ; 4.401 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.496 ; 3.489 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.984 ; 3.257 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.466 ; 3.459 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.448 ; 3.441 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.424 ; 3.417 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.450 ; 3.443 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.430 ; 3.423 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.454 ; 3.447 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.361 ; 4.410 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.428 ; 3.421 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.441 ; 3.434 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513 ; 3.506 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510 ; 3.503 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.486 ; 3.479 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.458 ; 3.451 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.984 ; 3.257 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P(n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 428139   ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 137      ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 211      ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 95469    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 428139   ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 137      ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 211      ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 95469    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4517     ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 3        ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 1271     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4517     ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 3        ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 1271     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 87    ; 87   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Mar 31 16:50:23 2015
Info: Command: quartus_sta master_example -c master_example
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export}
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock
Info (332104): Reading SDC File: 'master_example.sdc'
Warning (332174): Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[3]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[3]}
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.914       -44.846 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     9.319         0.000 clock_50_1 
    Info (332119):    13.839         0.000 n/a 
Info (332146): Worst-case hold slack is 0.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.214         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.376         0.000 clock_50_1 
    Info (332119):     5.418         0.000 n/a 
Info (332146): Worst-case recovery slack is 3.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.743         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.211         0.000 clock_50_1 
Info (332146): Worst-case removal slack is 1.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.031         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.826         0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.580         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.980         0.000 pcie_ref_clk 
    Info (332119):     9.730         0.000 clock_50_1 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.204 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.039        -0.263 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    10.113         0.000 clock_50_1 
    Info (332119):    14.333         0.000 n/a 
Info (332146): Worst-case hold slack is 0.218
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.218         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.329         0.000 clock_50_1 
    Info (332119):     4.968         0.000 n/a 
Info (332146): Worst-case recovery slack is 4.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.147         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.728         0.000 clock_50_1 
Info (332146): Worst-case removal slack is 0.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.937         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.410         0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.525         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.975         0.000 pcie_ref_clk 
    Info (332119):     9.711         0.000 clock_50_1 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.923 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.619
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.619         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.371         0.000 clock_50_1 
    Info (332119):    16.824         0.000 n/a 
Info (332146): Worst-case hold slack is 0.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.058         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.166         0.000 clock_50_1 
    Info (332119):     2.742         0.000 n/a 
Info (332146): Worst-case recovery slack is 5.773
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.773         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    16.849         0.000 clock_50_1 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.491         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.049         0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.686         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.989         0.000 pcie_ref_clk 
    Info (332119):     9.454         0.000 clock_50_1 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 12.195 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 639 megabytes
    Info: Processing ended: Tue Mar 31 16:50:47 2015
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:26


