Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 16:47:30 2021
| Host         : HORIZON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (15)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: processor/processor/csr_unit/time_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.249        0.000                      0                 6980        0.037        0.000                      0                 6980        3.000        0.000                       0                  2227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clkgen/inst/clk               {0.000 5.000}      10.000          100.000         
  clkfbout_clock_generator    {0.000 5.000}      10.000          100.000         
  system_clk_clock_generator  {0.000 10.000}     20.000          50.000          
sys_clk_pin                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/inst/clk                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clock_generator                                                                                                                                                      8.751        0.000                       0                     2  
  system_clk_clock_generator        3.307        0.000                      0                 6978        0.037        0.000                      0                 6978        8.750        0.000                       0                  2223  
sys_clk_pin                         8.272        0.000                      0                    1        0.526        0.000                      0                    1        4.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                 system_clk_clock_generator        1.249        0.000                      0                 1994        0.212        0.000                      0                 1994  
system_clk_clock_generator  sys_clk_pin                       7.197        0.000                      0                    1        0.128        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/inst/clk
  To Clock:  clkgen/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_clk_clock_generator
  To Clock:  system_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        3.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.936ns  (logic 3.079ns (19.321%)  route 12.857ns (80.679%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 24.363 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          1.221    20.579    processor/processor/execute/immediate_reg[30]_0
    SLICE_X45Y30         FDSE                                         r  processor/processor/execute/immediate_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.440    24.363    processor/processor/execute/system_clk
    SLICE_X45Y30         FDSE                                         r  processor/processor/execute/immediate_reg[21]/C
                         clock pessimism              0.240    24.603    
                         clock uncertainty           -0.084    24.519    
    SLICE_X45Y30         FDSE (Setup_fdse_C_S)       -0.633    23.886    processor/processor/execute/immediate_reg[21]
  -------------------------------------------------------------------
                         required time                         23.886    
                         arrival time                         -20.579    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.936ns  (logic 3.079ns (19.321%)  route 12.857ns (80.679%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 24.363 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          1.221    20.579    processor/processor/execute/immediate_reg[30]_0
    SLICE_X45Y30         FDSE                                         r  processor/processor/execute/immediate_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.440    24.363    processor/processor/execute/system_clk
    SLICE_X45Y30         FDSE                                         r  processor/processor/execute/immediate_reg[23]/C
                         clock pessimism              0.240    24.603    
                         clock uncertainty           -0.084    24.519    
    SLICE_X45Y30         FDSE (Setup_fdse_C_S)       -0.633    23.886    processor/processor/execute/immediate_reg[23]
  -------------------------------------------------------------------
                         required time                         23.886    
                         arrival time                         -20.579    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.825ns  (logic 3.079ns (19.457%)  route 12.746ns (80.543%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 24.363 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          1.110    20.467    processor/processor/execute/immediate_reg[30]_0
    SLICE_X46Y30         FDSE                                         r  processor/processor/execute/immediate_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.440    24.363    processor/processor/execute/system_clk
    SLICE_X46Y30         FDSE                                         r  processor/processor/execute/immediate_reg[22]/C
                         clock pessimism              0.240    24.603    
                         clock uncertainty           -0.084    24.519    
    SLICE_X46Y30         FDSE (Setup_fdse_C_S)       -0.728    23.791    processor/processor/execute/immediate_reg[22]
  -------------------------------------------------------------------
                         required time                         23.791    
                         arrival time                         -20.467    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.712ns  (logic 3.079ns (19.597%)  route 12.633ns (80.403%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          0.997    20.355    processor/processor/execute/immediate_reg[30]_0
    SLICE_X48Y30         FDSE                                         r  processor/processor/execute/immediate_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.443    24.366    processor/processor/execute/system_clk
    SLICE_X48Y30         FDSE                                         r  processor/processor/execute/immediate_reg[27]/C
                         clock pessimism              0.240    24.606    
                         clock uncertainty           -0.084    24.522    
    SLICE_X48Y30         FDSE (Setup_fdse_C_S)       -0.633    23.889    processor/processor/execute/immediate_reg[27]
  -------------------------------------------------------------------
                         required time                         23.889    
                         arrival time                         -20.355    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.712ns  (logic 3.079ns (19.597%)  route 12.633ns (80.403%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          0.997    20.355    processor/processor/execute/immediate_reg[30]_0
    SLICE_X48Y30         FDSE                                         r  processor/processor/execute/immediate_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.443    24.366    processor/processor/execute/system_clk
    SLICE_X48Y30         FDSE                                         r  processor/processor/execute/immediate_reg[29]/C
                         clock pessimism              0.240    24.606    
                         clock uncertainty           -0.084    24.522    
    SLICE_X48Y30         FDSE (Setup_fdse_C_S)       -0.633    23.889    processor/processor/execute/immediate_reg[29]
  -------------------------------------------------------------------
                         required time                         23.889    
                         arrival time                         -20.355    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.707ns  (logic 3.079ns (19.602%)  route 12.628ns (80.398%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 24.366 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          0.993    20.350    processor/processor/execute/immediate_reg[30]_0
    SLICE_X49Y30         FDSE                                         r  processor/processor/execute/immediate_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.443    24.366    processor/processor/execute/system_clk
    SLICE_X49Y30         FDSE                                         r  processor/processor/execute/immediate_reg[25]/C
                         clock pessimism              0.240    24.606    
                         clock uncertainty           -0.084    24.522    
    SLICE_X49Y30         FDSE (Setup_fdse_C_S)       -0.633    23.889    processor/processor/execute/immediate_reg[25]
  -------------------------------------------------------------------
                         required time                         23.889    
                         arrival time                         -20.350    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 3.079ns (19.629%)  route 12.607ns (80.371%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 24.363 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          0.971    20.329    processor/processor/execute/immediate_reg[30]_0
    SLICE_X47Y29         FDSE                                         r  processor/processor/execute/immediate_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.440    24.363    processor/processor/execute/system_clk
    SLICE_X47Y29         FDSE                                         r  processor/processor/execute/immediate_reg[20]/C
                         clock pessimism              0.240    24.603    
                         clock uncertainty           -0.084    24.519    
    SLICE_X47Y29         FDSE (Setup_fdse_C_S)       -0.633    23.886    processor/processor/execute/immediate_reg[20]
  -------------------------------------------------------------------
                         required time                         23.886    
                         arrival time                         -20.329    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/processor/execute/immediate_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 3.079ns (19.629%)  route 12.607ns (80.371%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.363ns = ( 24.363 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.743    17.849    processor/processor/memory/csr_write_out_reg[1]_1
    SLICE_X51Y15         LUT4 (Prop_lut4_I2_O)        0.118    17.967 r  processor/processor/memory/mem_size[1]_i_1/O
                         net (fo=154, routed)         1.073    19.040    processor/processor/decode/pc
    SLICE_X46Y14         LUT3 (Prop_lut3_I2_O)        0.318    19.358 r  processor/processor/decode/immediate[30]_i_1/O
                         net (fo=11, routed)          0.971    20.329    processor/processor/execute/immediate_reg[30]_0
    SLICE_X47Y29         FDSE                                         r  processor/processor/execute/immediate_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.440    24.363    processor/processor/execute/system_clk
    SLICE_X47Y29         FDSE                                         r  processor/processor/execute/immediate_reg[24]/C
                         clock pessimism              0.240    24.603    
                         clock uncertainty           -0.084    24.519    
    SLICE_X47Y29         FDSE (Setup_fdse_C_S)       -0.633    23.886    processor/processor/execute/immediate_reg[24]
  -------------------------------------------------------------------
                         required time                         23.886    
                         arrival time                         -20.329    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[adr][26]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.841ns  (logic 2.887ns (18.224%)  route 12.954ns (81.776%))
  Logic Levels:           16  (CARRY4=2 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.956    18.061    processor/processor/execute/alu_instance/decode_exception_reg
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    18.185 r  processor/processor/execute/alu_instance/FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.729    18.914    processor/dmem_if/wb_outputs_reg[cyc]_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.120    19.034 r  processor/dmem_if/wb_outputs[adr][31]_i_1/O
                         net (fo=36, routed)          1.450    20.484    processor/dmem_if/wb_outputs[adr][31]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.448    24.371    processor/dmem_if/system_clk
    SLICE_X50Y33         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][26]/C
                         clock pessimism              0.240    24.611    
                         clock uncertainty           -0.084    24.527    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.372    24.155    processor/dmem_if/wb_outputs_reg[adr][26]
  -------------------------------------------------------------------
                         required time                         24.155    
                         arrival time                         -20.484    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 processor/processor/execute/rs2_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/dmem_if/wb_outputs_reg[adr][27]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clk_clock_generator rise@20.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        15.841ns  (logic 2.887ns (18.224%)  route 12.954ns (81.776%))
  Logic Levels:           16  (CARRY4=2 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.371ns = ( 24.371 - 20.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.559     4.643    processor/processor/execute/system_clk
    SLICE_X42Y17         FDRE                                         r  processor/processor/execute/rs2_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.161 r  processor/processor/execute/rs2_addr_reg[2]/Q
                         net (fo=3, routed)           1.115     6.276    processor/processor/memory/dmem_data_out_p_reg[5]_4[2]
    SLICE_X43Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.400 f  processor/processor/memory/dmem_data_out_p[31]_i_4/O
                         net (fo=2, routed)           0.444     6.844    processor/processor/memory/dmem_data_out_p[31]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.968 r  processor/processor/memory/dmem_data_out_p[31]_i_2/O
                         net (fo=36, routed)          1.631     8.599    processor/processor/memory/rd_addr_out_reg[4]_0
    SLICE_X41Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.723 r  processor/processor/memory/dmem_data_out_p[18]_i_1/O
                         net (fo=11, routed)          0.673     9.396    processor/processor/execute/alu_instance/ex_dmem_data_out[13]
    SLICE_X47Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.520 f  processor/processor/execute/alu_instance/i__carry__1_i_40/O
                         net (fo=1, routed)           0.675    10.195    processor/processor/execute/alu_instance/i__carry__1_i_40_n_0
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.124    10.319 f  processor/processor/execute/alu_instance/i__carry__1_i_17/O
                         net (fo=6, routed)           0.979    11.298    processor/processor/execute/alu_instance/p_0_in[13]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.422 r  processor/processor/execute/alu_instance/i__carry__1_i_3/O
                         net (fo=2, routed)           0.704    12.126    processor/processor/execute/alu_instance/i__carry__1_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.646 r  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.655    processor/processor/execute/alu_instance/result0_inferred__2/i__carry__1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.772 f  processor/processor/execute/alu_instance/result0_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.007    13.780    processor/processor/execute/alu_instance/data3_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I3_O)        0.124    13.904 f  processor/processor/execute/alu_instance/dmem_address_p[0]_i_5/O
                         net (fo=1, routed)           0.407    14.311    processor/processor/execute/alu_instance/dmem_address_p[0]_i_5_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_4/O
                         net (fo=2, routed)           0.444    14.879    processor/processor/execute/alu_instance/dmem_address_p[0]_i_4_n_0
    SLICE_X49Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.003 r  processor/processor/execute/alu_instance/dmem_address_p[0]_i_3/O
                         net (fo=2, routed)           0.561    15.563    processor/processor/execute/alu_instance/dmem_address_p[0]_i_3_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    15.687 f  processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5/O
                         net (fo=21, routed)          0.548    16.236    processor/processor/execute/alu_instance/exception_context_out[badaddr][31]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.360 f  processor/processor/execute/alu_instance/exception_context_out[cause][1]_i_2/O
                         net (fo=4, routed)           0.622    16.981    processor/processor/execute/alu_instance/mem_op_reg[1]
    SLICE_X48Y13         LUT5 (Prop_lut5_I1_O)        0.124    17.105 f  processor/processor/execute/alu_instance/mem_op[2]_i_4/O
                         net (fo=174, routed)         0.956    18.061    processor/processor/execute/alu_instance/decode_exception_reg
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    18.185 r  processor/processor/execute/alu_instance/FSM_sequential_state[1]_i_3/O
                         net (fo=5, routed)           0.729    18.914    processor/dmem_if/wb_outputs_reg[cyc]_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.120    19.034 r  processor/dmem_if/wb_outputs[adr][31]_i_1/O
                         net (fo=36, routed)          1.450    20.484    processor/dmem_if/wb_outputs[adr][31]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.448    24.371    processor/dmem_if/system_clk
    SLICE_X50Y33         FDRE                                         r  processor/dmem_if/wb_outputs_reg[adr][27]/C
                         clock pessimism              0.240    24.611    
                         clock uncertainty           -0.084    24.527    
    SLICE_X50Y33         FDRE (Setup_fdre_C_CE)      -0.372    24.155    processor/dmem_if/wb_outputs_reg[adr][27]
  -------------------------------------------------------------------
                         required time                         24.155    
                         arrival time                         -20.484    
  -------------------------------------------------------------------
                         slack                                  3.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart1/send_buffer_input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart1/send_buffer/memory_reg_0_31_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.564     1.569    uart1/system_clk
    SLICE_X11Y15         FDRE                                         r  uart1/send_buffer_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  uart1/send_buffer_input_reg[6]/Q
                         net (fo=1, routed)           0.056     1.766    uart1/send_buffer/memory_reg_0_31_6_7/DIA0
    SLICE_X10Y15         RAMD32                                       r  uart1/send_buffer/memory_reg_0_31_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.832     1.927    uart1/send_buffer/memory_reg_0_31_6_7/WCLK
    SLICE_X10Y15         RAMD32                                       r  uart1/send_buffer/memory_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.346     1.582    
    SLICE_X10Y15         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.729    uart1/send_buffer/memory_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart1/send_buffer_input_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart1/send_buffer/memory_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.564     1.569    uart1/system_clk
    SLICE_X11Y14         FDRE                                         r  uart1/send_buffer_input_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  uart1/send_buffer_input_reg[0]/Q
                         net (fo=1, routed)           0.056     1.766    uart1/send_buffer/memory_reg_0_31_0_5/DIA0
    SLICE_X10Y14         RAMD32                                       r  uart1/send_buffer/memory_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.833     1.928    uart1/send_buffer/memory_reg_0_31_0_5/WCLK
    SLICE_X10Y14         RAMD32                                       r  uart1/send_buffer/memory_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.347     1.582    
    SLICE_X10Y14         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.729    uart1/send_buffer/memory_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 processor/dmem_if/wb_outputs_reg[dat][26]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer0/compare_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.666%)  route 0.254ns (64.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.555     1.560    processor/dmem_if/system_clk
    SLICE_X37Y28         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  processor/dmem_if/wb_outputs_reg[dat][26]/Q
                         net (fo=5, routed)           0.254     1.955    timer0/D[26]
    SLICE_X32Y26         FDSE                                         r  timer0/compare_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.819     1.914    timer0/system_clk
    SLICE_X32Y26         FDSE                                         r  timer0/compare_reg[26]/C
                         clock pessimism             -0.096     1.819    
    SLICE_X32Y26         FDSE (Hold_fdse_C_D)         0.070     1.889    timer0/compare_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 processor/dmem_if/wb_outputs_reg[dat][18]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            intercon_error/write_error_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.426%)  route 0.269ns (65.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.555     1.560    processor/dmem_if/system_clk
    SLICE_X37Y28         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  processor/dmem_if/wb_outputs_reg[dat][18]/Q
                         net (fo=5, routed)           0.269     1.969    intercon_error/write_error_data_reg[31]_0[18]
    SLICE_X31Y32         FDRE                                         r  intercon_error/write_error_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.826     1.921    intercon_error/system_clk
    SLICE_X31Y32         FDRE                                         r  intercon_error/write_error_data_reg[18]/C
                         clock pessimism             -0.096     1.826    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.070     1.896    intercon_error/write_error_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 processor/dmem_if/wb_outputs_reg[dat][21]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer0/compare_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.555     1.560    processor/dmem_if/system_clk
    SLICE_X37Y28         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  processor/dmem_if/wb_outputs_reg[dat][21]/Q
                         net (fo=5, routed)           0.242     1.943    timer0/D[21]
    SLICE_X33Y27         FDSE                                         r  timer0/compare_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.821     1.916    timer0/system_clk
    SLICE_X33Y27         FDSE                                         r  timer0/compare_reg[21]/C
                         clock pessimism             -0.096     1.821    
    SLICE_X33Y27         FDSE (Hold_fdse_C_D)         0.047     1.868    timer0/compare_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 processor/dmem_if/wb_outputs_reg[dat][14]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            intercon_error/write_error_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.151%)  route 0.272ns (65.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.551     1.556    processor/dmem_if/system_clk
    SLICE_X35Y25         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  processor/dmem_if/wb_outputs_reg[dat][14]/Q
                         net (fo=5, routed)           0.272     1.969    intercon_error/write_error_data_reg[31]_0[14]
    SLICE_X36Y22         FDRE                                         r  intercon_error/write_error_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.821     1.916    intercon_error/system_clk
    SLICE_X36Y22         FDRE                                         r  intercon_error/write_error_data_reg[14]/C
                         clock pessimism             -0.096     1.821    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.072     1.893    intercon_error/write_error_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uart0/rx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart0/recv_buffer/memory_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.860%)  route 0.121ns (46.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.562     1.567    uart0/system_clk
    SLICE_X40Y12         FDRE                                         r  uart0/rx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  uart0/rx_byte_reg[2]/Q
                         net (fo=1, routed)           0.121     1.828    uart0/recv_buffer/memory_reg_0_31_0_5/DIB0
    SLICE_X38Y11         RAMD32                                       r  uart0/recv_buffer/memory_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.832     1.927    uart0/recv_buffer/memory_reg_0_31_0_5/WCLK
    SLICE_X38Y11         RAMD32                                       r  uart0/recv_buffer/memory_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.325     1.603    
    SLICE_X38Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.749    uart0/recv_buffer/memory_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 processor/dmem_if/wb_outputs_reg[dat][24]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1/compare_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.823%)  route 0.276ns (66.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.553     1.558    processor/dmem_if/system_clk
    SLICE_X36Y26         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  processor/dmem_if/wb_outputs_reg[dat][24]/Q
                         net (fo=5, routed)           0.276     1.975    timer1/D[24]
    SLICE_X29Y27         FDSE                                         r  timer1/compare_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.822     1.917    timer1/system_clk
    SLICE_X29Y27         FDSE                                         r  timer1/compare_reg[24]/C
                         clock pessimism             -0.096     1.822    
    SLICE_X29Y27         FDSE (Hold_fdse_C_D)         0.072     1.894    timer1/compare_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 processor/dmem_if/wb_outputs_reg[dat][24]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            intercon_error/write_error_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.950%)  route 0.274ns (66.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.553     1.558    processor/dmem_if/system_clk
    SLICE_X36Y26         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  processor/dmem_if/wb_outputs_reg[dat][24]/Q
                         net (fo=5, routed)           0.274     1.973    intercon_error/write_error_data_reg[31]_0[24]
    SLICE_X32Y28         FDRE                                         r  intercon_error/write_error_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.822     1.917    intercon_error/system_clk
    SLICE_X32Y28         FDRE                                         r  intercon_error/write_error_data_reg[24]/C
                         clock pessimism             -0.096     1.822    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.070     1.892    intercon_error/write_error_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 processor/dmem_if/wb_outputs_reg[dat][7]/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer1/compare_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.325%)  route 0.282ns (66.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.552     1.557    processor/dmem_if/system_clk
    SLICE_X36Y24         FDRE                                         r  processor/dmem_if/wb_outputs_reg[dat][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  processor/dmem_if/wb_outputs_reg[dat][7]/Q
                         net (fo=8, routed)           0.282     1.980    timer1/D[7]
    SLICE_X28Y21         FDSE                                         r  timer1/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.823     1.918    timer1/system_clk
    SLICE_X28Y21         FDSE                                         r  timer1/compare_reg[7]/C
                         clock pessimism             -0.096     1.823    
    SLICE_X28Y21         FDSE (Hold_fdse_C_D)         0.071     1.894    timer1/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clk_clock_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4      aee_ram/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2      main_memory/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5      main_memory/memory_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y0      main_memory/memory_reg_1_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7      main_memory/memory_reg_1_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y9      main_memory/memory_reg_2_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y15     main_memory/memory_reg_2_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      main_memory/memory_reg_3_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10     main_memory/memory_reg_3_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3      main_memory/memory_reg_0_0_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     processor/processor/regfile/regfile.registers_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y35     processor/processor/regfile/regfile.registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y11     uart0/recv_buffer/memory_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y10     uart0/recv_buffer/memory_reg_0_31_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_controller/fast_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.634ns (35.528%)  route 1.151ns (64.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 13.511 - 10.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489     3.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     4.465 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151     5.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.116     5.732 r  reset_controller/fast_reset_i_1/O
                         net (fo=1, routed)           0.000     5.732    reset_controller/fast_reset_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.123    13.511    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
                         clock pessimism              0.436    13.947    
                         clock uncertainty           -0.035    13.912    
    SLICE_X34Y42         FDRE (Setup_fdre_C_D)        0.092    14.004    reset_controller/fast_reset_reg
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  8.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_controller/fast_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.212ns (32.193%)  route 0.447ns (67.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT4 (Prop_lut4_I0_O)        0.048     1.943 r  reset_controller/fast_reset_i_1/O
                         net (fo=1, routed)           0.000     1.943    reset_controller/fast_reset_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.647    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
                         clock pessimism             -0.363     1.285    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.133     1.418    reset_controller/fast_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42  reset_controller/fast_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42  reset_controller/fast_reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42  reset_controller/fast_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42  reset_controller/fast_reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42  reset_controller/fast_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  system_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.855ns  (logic 0.766ns (8.650%)  route 8.089ns (91.350%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 24.438 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.615    22.802    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.515    24.438    processor/processor/csr_unit/system_clk
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[19]/C
                         clock pessimism              0.000    24.438    
                         clock uncertainty           -0.182    24.256    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    24.051    processor/processor/csr_unit/mbadaddr_reg[19]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.855ns  (logic 0.766ns (8.650%)  route 8.089ns (91.350%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 24.438 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.615    22.802    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.515    24.438    processor/processor/csr_unit/system_clk
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[22]/C
                         clock pessimism              0.000    24.438    
                         clock uncertainty           -0.182    24.256    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    24.051    processor/processor/csr_unit/mbadaddr_reg[22]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.855ns  (logic 0.766ns (8.650%)  route 8.089ns (91.350%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 24.438 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.615    22.802    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.515    24.438    processor/processor/csr_unit/system_clk
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[23]/C
                         clock pessimism              0.000    24.438    
                         clock uncertainty           -0.182    24.256    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    24.051    processor/processor/csr_unit/mbadaddr_reg[23]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.855ns  (logic 0.766ns (8.650%)  route 8.089ns (91.350%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 24.438 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.615    22.802    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.515    24.438    processor/processor/csr_unit/system_clk
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[24]/C
                         clock pessimism              0.000    24.438    
                         clock uncertainty           -0.182    24.256    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    24.051    processor/processor/csr_unit/mbadaddr_reg[24]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.855ns  (logic 0.766ns (8.650%)  route 8.089ns (91.350%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 24.438 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.615    22.802    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.515    24.438    processor/processor/csr_unit/system_clk
    SLICE_X58Y34         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[25]/C
                         clock pessimism              0.000    24.438    
                         clock uncertainty           -0.182    24.256    
    SLICE_X58Y34         FDRE (Setup_fdre_C_CE)      -0.205    24.051    processor/processor/csr_unit/mbadaddr_reg[25]
  -------------------------------------------------------------------
                         required time                         24.051    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_memory/memory_reg_3_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.043ns  (logic 1.150ns (14.299%)  route 6.893ns (85.701%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 24.393 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        1.723    17.463    processor/arbiter/reset
    SLICE_X31Y17         LUT5 (Prop_lut5_I0_O)        0.153    17.616 r  processor/arbiter/memory_reg_0_0_0_i_1/O
                         net (fo=8, routed)           2.915    20.531    main_memory/memory_reg_3_0_0_0
    SLICE_X15Y67         LUT2 (Prop_lut2_I0_O)        0.355    20.886 r  main_memory/memory_reg_3_0_1_ENARDEN_cooolgate_en_gate_51/O
                         net (fo=1, routed)           1.104    21.990    main_memory/memory_reg_3_0_1_ENARDEN_cooolgate_en_sig_26
    RAMB36_X1Y13         RAMB36E1                                     r  main_memory/memory_reg_3_0_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.470    24.393    main_memory/system_clk
    RAMB36_X1Y13         RAMB36E1                                     r  main_memory/memory_reg_3_0_1/CLKARDCLK
                         clock pessimism              0.000    24.393    
                         clock uncertainty           -0.182    24.211    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    23.566    main_memory/memory_reg_3_0_1
  -------------------------------------------------------------------
                         required time                         23.566    
                         arrival time                         -21.990    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.437ns  (logic 0.766ns (9.079%)  route 7.671ns (90.921%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.197    22.385    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.513    24.436    processor/processor/csr_unit/system_clk
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[26]/C
                         clock pessimism              0.000    24.436    
                         clock uncertainty           -0.182    24.254    
    SLICE_X59Y32         FDRE (Setup_fdre_C_CE)      -0.205    24.049    processor/processor/csr_unit/mbadaddr_reg[26]
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                         -22.385    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.437ns  (logic 0.766ns (9.079%)  route 7.671ns (90.921%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.197    22.385    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.513    24.436    processor/processor/csr_unit/system_clk
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[27]/C
                         clock pessimism              0.000    24.436    
                         clock uncertainty           -0.182    24.254    
    SLICE_X59Y32         FDRE (Setup_fdre_C_CE)      -0.205    24.049    processor/processor/csr_unit/mbadaddr_reg[27]
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                         -22.385    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.437ns  (logic 0.766ns (9.079%)  route 7.671ns (90.921%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.197    22.385    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.513    24.436    processor/processor/csr_unit/system_clk
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[28]/C
                         clock pessimism              0.000    24.436    
                         clock uncertainty           -0.182    24.254    
    SLICE_X59Y32         FDRE (Setup_fdre_C_CE)      -0.205    24.049    processor/processor/csr_unit/mbadaddr_reg[28]
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                         -22.385    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mbadaddr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (system_clk_clock_generator rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        8.437ns  (logic 0.766ns (9.079%)  route 7.671ns (90.921%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    3.947ns = ( 13.947 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.489    13.947    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518    14.465 f  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           1.151    15.616    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.124    15.740 f  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        4.323    20.063    processor/processor/writeback/reset
    SLICE_X56Y12         LUT2 (Prop_lut2_I1_O)        0.124    20.187 r  processor/processor/writeback/mbadaddr[31]_i_1/O
                         net (fo=38, routed)          2.197    22.385    processor/processor/csr_unit/mbadaddr_reg[31]_1[0]
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                     20.000    20.000 r  
    F14                  IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.245 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    22.832    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.923 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.513    24.436    processor/processor/csr_unit/system_clk
    SLICE_X59Y32         FDRE                                         r  processor/processor/csr_unit/mbadaddr_reg[29]/C
                         clock pessimism              0.000    24.436    
                         clock uncertainty           -0.182    24.254    
    SLICE_X59Y32         FDRE (Setup_fdre_C_CE)      -0.205    24.049    processor/processor/csr_unit/mbadaddr_reg[29]
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                         -22.385    
  -------------------------------------------------------------------
                         slack                                  1.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.164ns (14.970%)  route 0.932ns (85.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.932     2.380    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y41         FDRE                                         r  reset_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.832     1.927    reset_controller/system_clk
    SLICE_X34Y41         FDRE                                         r  reset_controller/counter_reg[0]/C
                         clock pessimism              0.000     1.927    
                         clock uncertainty            0.182     2.110    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.059     2.169    reset_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_controller/slow_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.652%)  route 0.916ns (81.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.454     1.903    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.046     1.949 r  reset_controller/slow_reset_i_1/O
                         net (fo=1, routed)           0.462     2.410    reset_controller/slow_reset_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  reset_controller/slow_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.832     1.927    reset_controller/system_clk
    SLICE_X34Y41         FDRE                                         r  reset_controller/slow_reset_reg/C
                         clock pessimism              0.000     1.927    
                         clock uncertainty            0.182     2.110    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)        -0.014     2.096    reset_controller/slow_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.209ns (17.256%)  route 1.002ns (82.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.556     2.496    timer1/reset
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.825     1.920    timer1/system_clk
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[0]/C
                         clock pessimism              0.000     1.920    
                         clock uncertainty            0.182     2.103    
    SLICE_X30Y18         FDRE (Hold_fdre_C_R)         0.009     2.112    timer1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.209ns (17.256%)  route 1.002ns (82.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.556     2.496    timer1/reset
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.825     1.920    timer1/system_clk
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[1]/C
                         clock pessimism              0.000     1.920    
                         clock uncertainty            0.182     2.103    
    SLICE_X30Y18         FDRE (Hold_fdre_C_R)         0.009     2.112    timer1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.209ns (17.256%)  route 1.002ns (82.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.556     2.496    timer1/reset
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.825     1.920    timer1/system_clk
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[2]/C
                         clock pessimism              0.000     1.920    
                         clock uncertainty            0.182     2.103    
    SLICE_X30Y18         FDRE (Hold_fdre_C_R)         0.009     2.112    timer1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.209ns (17.256%)  route 1.002ns (82.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.556     2.496    timer1/reset
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.825     1.920    timer1/system_clk
    SLICE_X30Y18         FDRE                                         r  timer1/counter_reg[3]/C
                         clock pessimism              0.000     1.920    
                         clock uncertainty            0.182     2.103    
    SLICE_X30Y18         FDRE (Hold_fdre_C_R)         0.009     2.112    timer1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer0/wb_dat_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.209ns (17.256%)  route 1.002ns (82.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.556     2.496    timer0/reset
    SLICE_X31Y18         FDRE                                         r  timer0/wb_dat_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.825     1.920    timer0/system_clk
    SLICE_X31Y18         FDRE                                         r  timer0/wb_dat_out_reg[13]/C
                         clock pessimism              0.000     1.920    
                         clock uncertainty            0.182     2.103    
    SLICE_X31Y18         FDRE (Hold_fdre_C_R)        -0.018     2.085    timer0/wb_dat_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer0/wb_dat_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.209ns (17.256%)  route 1.002ns (82.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.556     2.496    timer0/reset
    SLICE_X31Y18         FDRE                                         r  timer0/wb_dat_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.825     1.920    timer0/system_clk
    SLICE_X31Y18         FDRE                                         r  timer0/wb_dat_out_reg[5]/C
                         clock pessimism              0.000     1.920    
                         clock uncertainty            0.182     2.103    
    SLICE_X31Y18         FDRE (Hold_fdre_C_R)        -0.018     2.085    timer0/wb_dat_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer0/wb_dat_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.209ns (17.256%)  route 1.002ns (82.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.556     2.496    timer0/reset
    SLICE_X31Y18         FDRE                                         r  timer0/wb_dat_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.825     1.920    timer0/system_clk
    SLICE_X31Y18         FDRE                                         r  timer0/wb_dat_out_reg[9]/C
                         clock pessimism              0.000     1.920    
                         clock uncertainty            0.182     2.103    
    SLICE_X31Y18         FDRE (Hold_fdre_C_R)        -0.018     2.085    timer0/wb_dat_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 reset_controller/fast_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/processor/csr_unit/mtime_clock_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clk_clock_generator rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.209ns (16.895%)  route 1.028ns (83.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.058     1.285    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.449 r  reset_controller/fast_reset_reg/Q
                         net (fo=5, routed)           0.447     1.895    reset_controller/fast_reset_reg_n_0
    SLICE_X34Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.940 r  reset_controller/csr_write_out[1]_i_1/O
                         net (fo=1063, routed)        0.582     2.522    processor/processor/csr_unit/reset
    SLICE_X44Y42         FDRE                                         r  processor/processor/csr_unit/mtime_clock_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.533 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.067    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.096 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.835     1.930    processor/processor/csr_unit/system_clk
    SLICE_X44Y42         FDRE                                         r  processor/processor/csr_unit/mtime_clock_counter_reg[17]/C
                         clock pessimism              0.000     1.930    
                         clock uncertainty            0.182     2.113    
    SLICE_X44Y42         FDRE (Hold_fdre_C_R)        -0.018     2.095    processor/processor/csr_unit/mtime_clock_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.427    





---------------------------------------------------------------------------------------------------
From Clock:  system_clk_clock_generator
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_controller/fast_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.668ns (42.410%)  route 0.907ns (57.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns = ( 13.511 - 10.000 ) 
    Source Clock Delay      (SCD):    4.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.321 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666     2.988    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.084 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        1.565     4.649    reset_controller/system_clk
    SLICE_X34Y41         FDRE                                         r  reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.167 f  reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.907     6.074    reset_controller/slow_reset
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.150     6.224 r  reset_controller/fast_reset_i_1/O
                         net (fo=1, routed)           0.000     6.224    reset_controller/fast_reset_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.123    13.511    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
                         clock pessimism              0.000    13.511    
                         clock uncertainty           -0.182    13.329    
    SLICE_X34Y42         FDRE (Setup_fdre_C_D)        0.092    13.421    reset_controller/fast_reset_reg
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  7.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 reset_controller/slow_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by system_clk_clock_generator  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_controller/fast_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - system_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.210ns (40.145%)  route 0.313ns (59.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clkgen/inst/clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.490 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.979    clkgen/inst/system_clk_clock_generator
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.005 r  clkgen/inst/clkout1_buf/O
                         net (fo=2212, routed)        0.563     1.568    reset_controller/system_clk
    SLICE_X34Y41         FDRE                                         r  reset_controller/slow_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.732 f  reset_controller/slow_reset_reg/Q
                         net (fo=4, routed)           0.313     2.045    reset_controller/slow_reset
    SLICE_X34Y42         LUT4 (Prop_lut4_I1_O)        0.046     2.091 r  reset_controller/fast_reset_i_1/O
                         net (fo=1, routed)           0.000     2.091    reset_controller/fast_reset_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.647    reset_controller/clk
    SLICE_X34Y42         FDRE                                         r  reset_controller/fast_reset_reg/C
                         clock pessimism              0.000     1.647    
                         clock uncertainty            0.182     1.829    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.133     1.962    reset_controller/fast_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.128    





