@W: MT530 :"c:\d3120005043_zjh\hdl\3120005043_comb.v":70:4:70:9|Found inferred clock zjh_74HC161|Clk which controls 4 sequential elements including Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
