// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __fc_layer3_fc_layeiab_H__
#define __fc_layer3_fc_layeiab_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct fc_layer3_fc_layeiab_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 12;
  static const unsigned AddressRange = 84;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(fc_layer3_fc_layeiab_ram) {
        ram[0] = "0b111001000010";
        ram[1] = "0b000110010000";
        ram[2] = "0b000010000100";
        ram[3] = "0b111011110010";
        ram[4] = "0b110001011001";
        ram[5] = "0b001111001101";
        ram[6] = "0b111000100010";
        ram[7] = "0b111100010101";
        ram[8] = "0b111100001001";
        ram[9] = "0b111101111111";
        ram[10] = "0b001100011000";
        ram[11] = "0b010000000011";
        ram[12] = "0b111100110010";
        ram[13] = "0b000011111001";
        ram[14] = "0b001101101100";
        ram[15] = "0b111000001100";
        ram[16] = "0b001010110011";
        ram[17] = "0b000111101110";
        ram[18] = "0b001100100110";
        ram[19] = "0b000101010111";
        ram[20] = "0b111111001111";
        ram[21] = "0b111010011000";
        ram[22] = "0b111011110111";
        ram[23] = "0b110000100111";
        ram[24] = "0b111010010011";
        ram[25] = "0b001010011001";
        ram[26] = "0b111011001000";
        ram[27] = "0b110010110001";
        ram[28] = "0b000101111110";
        ram[29] = "0b110000100101";
        ram[30] = "0b111110110000";
        ram[31] = "0b000000100001";
        ram[32] = "0b110100100101";
        ram[33] = "0b001000100110";
        ram[34] = "0b000111100101";
        ram[35] = "0b000101110010";
        ram[36] = "0b110011000101";
        ram[37] = "0b001111011000";
        ram[38] = "0b111110010001";
        ram[39] = "0b000010001000";
        ram[40] = "0b111010110111";
        ram[41] = "0b111101110100";
        ram[42] = "0b110111011011";
        ram[43] = "0b001010000101";
        ram[44] = "0b111001011101";
        ram[45] = "0b111111101101";
        ram[46] = "0b000110010011";
        ram[47] = "0b001001001000";
        ram[48] = "0b111110110011";
        ram[49] = "0b110110011100";
        ram[50] = "0b111010110100";
        ram[51] = "0b110001100011";
        ram[52] = "0b001110101011";
        ram[53] = "0b111000011111";
        ram[54] = "0b000001001001";
        ram[55] = "0b110000110110";
        ram[56] = "0b110011010101";
        ram[57] = "0b001001010111";
        ram[58] = "0b000010101110";
        ram[59] = "0b111011101000";
        ram[60] = "0b110111011000";
        ram[61] = "0b110100110000";
        ram[62] = "0b111001010100";
        ram[63] = "0b000100011100";
        ram[64] = "0b000111111010";
        ram[65] = "0b001011111000";
        ram[66] = "0b110111111101";
        ram[67] = "0b111011110111";
        ram[68] = "0b110111010001";
        ram[69] = "0b111110110111";
        ram[70] = "0b110010000110";
        ram[71] = "0b110000111100";
        ram[72] = "0b110011100100";
        ram[73] = "0b001100101001";
        ram[74] = "0b111000100101";
        ram[75] = "0b001111110100";
        ram[76] = "0b000111010101";
        ram[77] = "0b001010011110";
        ram[78] = "0b000011011101";
        ram[79] = "0b110000100111";
        ram[80] = "0b001101001001";
        ram[81] = "0b110011111010";
        ram[82] = "0b110000001110";
        ram[83] = "0b111000010110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(fc_layer3_fc_layeiab) {


static const unsigned DataWidth = 12;
static const unsigned AddressRange = 84;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


fc_layer3_fc_layeiab_ram* meminst;


SC_CTOR(fc_layer3_fc_layeiab) {
meminst = new fc_layer3_fc_layeiab_ram("fc_layer3_fc_layeiab_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~fc_layer3_fc_layeiab() {
    delete meminst;
}


};//endmodule
#endif
