{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 06:01:49 2013 " "Info: Processing started: Thu Dec 19 06:01:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SQRT -c SQRT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SQRT -c SQRT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 408 280 448 424 "START" "" } { 296 296 344 312 "START" "" } { 400 448 490 416 "START" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 register Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[0\] 117.65 MHz 8.5 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 117.65 MHz between source memory \"ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[0\]\" (period= 8.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.012 ns + Longest memory register " "Info: + Longest memory to register delay is 4.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y6; Fanout = 18; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[1\] 2 MEM M4K_X52_Y6 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y6; Fanout = 2; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.366 ns) 4.012 ns Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[0\] 3 REG LCFF_X51_Y6_N9 2 " "Info: 3: + IC(0.653 ns) + CELL(0.366 ns) = 4.012 ns; Loc. = LCFF_X51_Y6_N9; Fanout = 2; REG Node = 'Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[0\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.359 ns ( 83.72 % ) " "Info: Total cell delay = 3.359 ns ( 83.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.653 ns ( 16.28 % ) " "Info: Total interconnect delay = 0.653 ns ( 16.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.653ns } { 0.000ns 2.993ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.065 ns - Smallest " "Info: - Smallest clock skew is -0.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[0\] 3 REG LCFF_X51_Y6_N9 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X51_Y6_N9; Fanout = 2; REG Node = 'Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[0\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLK~clkctrl Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.734 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.661 ns) 2.734 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X52_Y6 18 " "Info: 3: + IC(0.956 ns) + CELL(0.661 ns) = 2.734 ns; Loc. = M4K_X52_Y6; Fanout = 18; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.72 % ) " "Info: Total cell delay = 1.660 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.074 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.653ns } { 0.000ns 2.993ns 0.366ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLK CLK~clkctrl Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "START " "Info: No valid register-to-register data paths exist for clock \"START\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 88 " "Warning: Circuit may not operate. Detected 88 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] CLK 2.091 ns " "Info: Found hold time violation between source  pin or register \"ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" for clock \"CLK\" (Hold time is 2.091 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.670 ns + Largest " "Info: + Largest clock skew is 5.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.404 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.787 ns) 4.278 ns Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\] 2 REG LCFF_X51_Y6_N15 4 " "Info: 2: + IC(2.492 ns) + CELL(0.787 ns) = 4.278 ns; Loc. = LCFF_X51_Y6_N15; Fanout = 4; REG Node = 'Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLK Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.245 ns) 4.857 ns inst11 3 COMB LCCOMB_X51_Y6_N24 2 " "Info: 3: + IC(0.334 ns) + CELL(0.245 ns) = 4.857 ns; Loc. = LCCOMB_X51_Y6_N24; Fanout = 2; COMB Node = 'inst11'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] inst11 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.000 ns) 6.857 ns inst11~clkctrl 4 COMB CLKCTRL_G15 13 " "Info: 4: + IC(2.000 ns) + CELL(0.000 ns) = 6.857 ns; Loc. = CLKCTRL_G15; Fanout = 13; COMB Node = 'inst11~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 8.404 ns Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 5 REG LCFF_X53_Y6_N7 1 " "Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 8.404 ns; Loc. = LCFF_X53_Y6_N7; Fanout = 1; REG Node = 'Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst11~clkctrl Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.568 ns ( 30.56 % ) " "Info: Total cell delay = 2.568 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.836 ns ( 69.44 % ) " "Info: Total interconnect delay = 5.836 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { CLK Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] inst11 inst11~clkctrl Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { CLK {} CLK~combout {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} inst11 {} inst11~clkctrl {} Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.492ns 0.334ns 2.000ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.245ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.734 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.661 ns) 2.734 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X52_Y6 18 " "Info: 3: + IC(0.956 ns) + CELL(0.661 ns) = 2.734 ns; Loc. = M4K_X52_Y6; Fanout = 18; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.72 % ) " "Info: Total cell delay = 1.660 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.074 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { CLK Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] inst11 inst11~clkctrl Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { CLK {} CLK~combout {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} inst11 {} inst11~clkctrl {} Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.492ns 0.334ns 2.000ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.245ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.636 ns - Shortest memory register " "Info: - Shortest memory to register delay is 3.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y6; Fanout = 18; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[12\] 2 MEM M4K_X52_Y6 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y6; Fanout = 2; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[12\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[12] } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.149 ns) 3.552 ns Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder 3 COMB LCCOMB_X53_Y6_N6 1 " "Info: 3: + IC(0.410 ns) + CELL(0.149 ns) = 3.552 ns; Loc. = LCCOMB_X53_Y6_N6; Fanout = 1; COMB Node = 'Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]~feeder'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[12] Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.636 ns Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X53_Y6_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.636 ns; Loc. = LCFF_X53_Y6_N7; Fanout = 1; REG Node = 'Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 88.72 % ) " "Info: Total cell delay = 3.226 ns ( 88.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.410 ns ( 11.28 % ) " "Info: Total interconnect delay = 0.410 ns ( 11.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[12] Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.636 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[12] {} Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder {} Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.410ns 0.000ns } { 0.000ns 2.993ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { CLK Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] inst11 inst11~clkctrl Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { CLK {} CLK~combout {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} inst11 {} inst11~clkctrl {} Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.492ns 0.334ns 2.000ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.245ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[12] Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.636 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[12] {} Beta1:inst|lpm_ff:lpm_ff_component|dffs[1]~feeder {} Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.410ns 0.000ns } { 0.000ns 2.993ns 0.149ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[3\] START START -3.008 ns register " "Info: tsu for register \"RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"START\", clock pin = \"START\") is -3.008 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.764 ns + Longest pin register " "Info: + Longest pin to register delay is 3.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns START 1 CLK PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 408 280 448 424 "START" "" } { 296 296 344 312 "START" "" } { 400 448 490 416 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.263 ns) + CELL(0.438 ns) 3.680 ns Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[3\] 2 COMB LCCOMB_X53_Y6_N22 1 " "Info: 2: + IC(2.263 ns) + CELL(0.438 ns) = 3.680 ns; Loc. = LCCOMB_X53_Y6_N22; Fanout = 1; COMB Node = 'Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[3\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { START Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[3] } "NODE_NAME" } } { "db/mux_qmc.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/mux_qmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.764 ns RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X53_Y6_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.764 ns; Loc. = LCFF_X53_Y6_N23; Fanout = 1; REG Node = 'RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[3] RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 39.88 % ) " "Info: Total cell delay = 1.501 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 60.12 % ) " "Info: Total interconnect delay = 2.263 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { START Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[3] RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { START {} START~combout {} Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[3] {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.263ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 6.736 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to destination register is 6.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns START 1 CLK PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 408 280 448 424 "START" "" } { 296 296 344 312 "START" "" } { 400 448 490 416 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.335 ns) + CELL(0.150 ns) 3.464 ns inst17 2 COMB LCCOMB_X51_Y6_N4 1 " "Info: 2: + IC(2.335 ns) + CELL(0.150 ns) = 3.464 ns; Loc. = LCCOMB_X51_Y6_N4; Fanout = 1; COMB Node = 'inst17'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { START inst17 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 5.189 ns inst17~clkctrl 3 COMB CLKCTRL_G14 6 " "Info: 3: + IC(1.725 ns) + CELL(0.000 ns) = 5.189 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst17~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 6.736 ns RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X53_Y6_N23 1 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 6.736 ns; Loc. = LCFF_X53_Y6_N23; Fanout = 1; REG Node = 'RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst17~clkctrl RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.666 ns ( 24.73 % ) " "Info: Total cell delay = 1.666 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.070 ns ( 75.27 % ) " "Info: Total interconnect delay = 5.070 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.736 ns" { START inst17 inst17~clkctrl RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "6.736 ns" { START {} START~combout {} inst17 {} inst17~clkctrl {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.335ns 1.725ns 1.010ns } { 0.000ns 0.979ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { START Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[3] RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { START {} START~combout {} Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[3] {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.263ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.736 ns" { START inst17 inst17~clkctrl RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "6.736 ns" { START {} START~combout {} inst17 {} inst17~clkctrl {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.335ns 1.725ns 1.010ns } { 0.000ns 0.979ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ERROR ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 13.215 ns memory " "Info: tco from clock \"CLK\" to destination pin \"ERROR\" through memory \"ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0\" is 13.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.734 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.661 ns) 2.734 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X52_Y6 18 " "Info: 3: + IC(0.956 ns) + CELL(0.661 ns) = 2.734 ns; Loc. = M4K_X52_Y6; Fanout = 18; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.72 % ) " "Info: Total cell delay = 1.660 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.074 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.074 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.272 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y6 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y6; Fanout = 18; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[15\] 2 MEM M4K_X52_Y6 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y6; Fanout = 2; MEM Node = 'ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[15\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.438 ns) 4.132 ns Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~3 3 COMB LCCOMB_X51_Y6_N26 1 " "Info: 3: + IC(0.701 ns) + CELL(0.438 ns) = 4.132 ns; Loc. = LCCOMB_X51_Y6_N26; Fanout = 1; COMB Node = 'Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~3'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[15] Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~3 } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.419 ns) 4.799 ns Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~4 4 COMB LCCOMB_X51_Y6_N30 2 " "Info: 4: + IC(0.248 ns) + CELL(0.419 ns) = 4.799 ns; Loc. = LCCOMB_X51_Y6_N30; Fanout = 2; COMB Node = 'Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~4'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~3 Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.275 ns) 5.490 ns inst21 5 COMB LCCOMB_X51_Y6_N18 1 " "Info: 5: + IC(0.416 ns) + CELL(0.275 ns) = 5.490 ns; Loc. = LCCOMB_X51_Y6_N18; Fanout = 1; COMB Node = 'inst21'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 inst21 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 536 784 848 584 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.014 ns) + CELL(2.768 ns) 10.272 ns ERROR 6 PIN PIN_F18 0 " "Info: 6: + IC(2.014 ns) + CELL(2.768 ns) = 10.272 ns; Loc. = PIN_F18; Fanout = 0; PIN Node = 'ERROR'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.782 ns" { inst21 ERROR } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 320 496 568 "ERROR" "" } { 544 264 320 560 "ERROR" "" } { 544 848 896 560 "ERROR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.893 ns ( 67.10 % ) " "Info: Total cell delay = 6.893 ns ( 67.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.379 ns ( 32.90 % ) " "Info: Total interconnect delay = 3.379 ns ( 32.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.272 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[15] Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~3 Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 inst21 ERROR } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "10.272 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[15] {} Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~3 {} Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 {} inst21 {} ERROR {} } { 0.000ns 0.000ns 0.701ns 0.248ns 0.416ns 2.014ns } { 0.000ns 2.993ns 0.438ns 0.419ns 0.275ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { CLK CLK~clkctrl ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.734 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.956ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.272 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[15] Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~3 Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 inst21 ERROR } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "10.272 ns" { ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[15] {} Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~3 {} Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 {} inst21 {} ERROR {} } { 0.000ns 0.000ns 0.701ns 0.248ns 0.416ns 2.014ns } { 0.000ns 2.993ns 0.438ns 0.419ns 0.275ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] XC CLK 5.510 ns register " "Info: th for register \"RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"XC\", clock pin = \"CLK\") is 5.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.668 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 8.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 392 280 448 408 "CLK" "" } { 480 1096 1128 496 "CLK" "" } { 376 1016 1048 392 "CLK" "" } { 496 944 968 512 "CLK" "" } { 312 320 352 328 "CLK" "" } { 328 640 672 344 "CLK" "" } { 384 448 488 400 "CLK" "" } { 584 672 704 600 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(0.787 ns) 4.278 ns Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\] 2 REG LCFF_X51_Y6_N15 4 " "Info: 2: + IC(2.492 ns) + CELL(0.787 ns) = 4.278 ns; Loc. = LCFF_X51_Y6_N15; Fanout = 4; REG Node = 'Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.279 ns" { CLK Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.245 ns) 4.857 ns inst11 3 COMB LCCOMB_X51_Y6_N24 2 " "Info: 3: + IC(0.334 ns) + CELL(0.245 ns) = 4.857 ns; Loc. = LCCOMB_X51_Y6_N24; Fanout = 2; COMB Node = 'inst11'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] inst11 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 5.396 ns inst17 4 COMB LCCOMB_X51_Y6_N4 1 " "Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 5.396 ns; Loc. = LCCOMB_X51_Y6_N4; Fanout = 1; COMB Node = 'inst17'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { inst11 inst17 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.000 ns) 7.121 ns inst17~clkctrl 5 COMB CLKCTRL_G14 6 " "Info: 5: + IC(1.725 ns) + CELL(0.000 ns) = 7.121 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'inst17~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 8.668 ns RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LCFF_X53_Y6_N25 1 " "Info: 6: + IC(1.010 ns) + CELL(0.537 ns) = 8.668 ns; Loc. = LCFF_X53_Y6_N25; Fanout = 1; REG Node = 'RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst17~clkctrl RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.843 ns ( 32.80 % ) " "Info: Total cell delay = 2.843 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.825 ns ( 67.20 % ) " "Info: Total interconnect delay = 5.825 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.668 ns" { CLK Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] inst11 inst17 inst17~clkctrl RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "8.668 ns" { CLK {} CLK~combout {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} inst11 {} inst17 {} inst17~clkctrl {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.492ns 0.334ns 0.264ns 1.725ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.245ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.424 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns XC 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'XC'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { XC } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 424 280 448 440 "XC" "" } { 424 640 672 440 "XC" "" } { 416 448 488 432 "XC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.086 ns) + CELL(0.275 ns) 3.340 ns Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[0\]~0 2 COMB LCCOMB_X53_Y6_N24 1 " "Info: 2: + IC(2.086 ns) + CELL(0.275 ns) = 3.340 ns; Loc. = LCCOMB_X53_Y6_N24; Fanout = 1; COMB Node = 'Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[0\]~0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { XC Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 } "NODE_NAME" } } { "db/mux_qmc.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/mux_qmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.424 ns RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X53_Y6_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.424 ns; Loc. = LCFF_X53_Y6_N25; Fanout = 1; REG Node = 'RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 39.08 % ) " "Info: Total cell delay = 1.338 ns ( 39.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 60.92 % ) " "Info: Total interconnect delay = 2.086 ns ( 60.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.424 ns" { XC Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.424 ns" { XC {} XC~combout {} Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.086ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.668 ns" { CLK Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] inst11 inst17 inst17~clkctrl RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "8.668 ns" { CLK {} CLK~combout {} Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} inst11 {} inst17 {} inst17~clkctrl {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.492ns 0.334ns 0.264ns 1.725ns 1.010ns } { 0.000ns 0.999ns 0.787ns 0.245ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.424 ns" { XC Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.424 ns" { XC {} XC~combout {} Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 {} RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.086ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 06:01:49 2013 " "Info: Processing ended: Thu Dec 19 06:01:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
