<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SANG_DAN_MSSV_7DOAN.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sang_dan_mssv_7doan_tat_het.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sang_dan_mssv_7doan_tat_het.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sang_dan_mssv_7doan_tat_het.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1597155877" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1597155876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597155877" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2569701652577519196" xil_pn:start_ts="1597155877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597155877" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-9166016679786188748" xil_pn:start_ts="1597155877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597155877" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1597155877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597155877" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6079065491451651046" xil_pn:start_ts="1597155877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597155877" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1597155877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597155877" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-172505567360862914" xil_pn:start_ts="1597155877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597159793" xil_pn:in_ck="1483217924305542720" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1888240709576127603" xil_pn:start_ts="1597159779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.lso"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ngc"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.ngr"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.prj"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.stx"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.syr"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET.xst"/>
      <outfile xil_pn:name="SANG_DAN_MSSV_7DOAN_TAT_HET_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1597156824" xil_pn:in_ck="-1356313894961496616" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3613414423106526555" xil_pn:start_ts="1597156823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1597159807" xil_pn:in_ck="-3022540561821639967" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4579070443737866399" xil_pn:start_ts="1597159793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1597159824" xil_pn:in_ck="-3022540561821639966" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1597159807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1597159840" xil_pn:in_ck="3195812950935128827" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1597159824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1597159852" xil_pn:in_ck="8678097320882706310" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1597159840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1597156894" xil_pn:in_ck="-4991747128649152528" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1597156893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1597159840" xil_pn:in_ck="-3022540561821640098" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1597159833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
