{"vcs1":{"timestamp_begin":1750008294.376389114, "rt":0.24, "ut":0.02, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750008294.222427491}
{"VCS_COMP_START_TIME": 1750008294.222427491}
{"VCS_COMP_END_TIME": 1750008294.637682854}
{"VCS_USER_OPTIONS": "-full64 -sverilog ../sim/SRAM_64KB.sv"}
