// Seed: 3928177387
module module_0 (
    input reg id_1
    , id_2
);
  initial id_1 <= 1;
  logic id_3 (
      id_2 << 1 & 1 || 1 && 1'b0,
      1,
      id_2
  );
  logic id_4;
  assign id_3 = 1'b0 & id_1;
endmodule
