xst -intstyle ise -ifn "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch.xst" -ofn "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch.syr" 
vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor//Instr_Fetch.v" -module Instr_Fetch -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/Instr_Fetch.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor//Instr_Fetch.v" -module Instr_Fetch -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
