$This subckt was automatically generated by:
$/work_bgfs/i/iliabautista/2-Research/2-Simulations/1-HDL/veriloga/inverter_script.py
.LIB ptm16lstp

.subckt nfet d g s x l=lg nfin=1
.include '../modelfiles/lstp/16nfet.pm'
mnfet d g s x nfet L=l NFIN=nfin
.ends nfet

.subckt pfet d g s x l=lg nfin=1
.include '../modelfiles/lstp/16pfet.pm'
mpfet d g s x pfet L=l NFIN=nfin
.ends pfet

.lib '../param.inc' 16nm

.ENDL ptm16lstp
