<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v</a>
defines: 
time_elapsed: 0.180s
ram usage: 26872 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3sg9g8qn/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-29" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:29</a>: No timescale set for &#34;bw_ctu_pad_cluster&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-29" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:29</a>: Compile module &#34;work@bw_ctu_pad_cluster&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-33" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:33</a>: Implicit port type (wire) for &#34;jclk&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-29" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:29</a>: Top level module &#34;work@bw_ctu_pad_cluster&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp3sg9g8qn/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bw_ctu_pad_cluster
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp3sg9g8qn/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp3sg9g8qn/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bw_ctu_pad_cluster)
 |vpiName:work@bw_ctu_pad_cluster
 |uhdmallPackages:
 \_package: builtin, parent:work@bw_ctu_pad_cluster
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@bw_ctu_pad_cluster, file:<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v</a>, line:29, parent:work@bw_ctu_pad_cluster
   |vpiDefName:work@bw_ctu_pad_cluster
   |vpiFullName:work@bw_ctu_pad_cluster
   |vpiPort:
   \_port: (jclk), line:33
     |vpiName:jclk
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jclk), line:33
         |vpiName:jclk
         |vpiFullName:work@bw_ctu_pad_cluster.jclk
   |vpiPort:
   \_port: (tsr_testio), line:34
     |vpiName:tsr_testio
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tsr_testio), line:34
         |vpiName:tsr_testio
         |vpiFullName:work@bw_ctu_pad_cluster.tsr_testio
   |vpiPort:
   \_port: (vddo), line:35
     |vpiName:vddo
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vddo), line:35
         |vpiName:vddo
         |vpiFullName:work@bw_ctu_pad_cluster.vddo
   |vpiPort:
   \_port: (vdda), line:36
     |vpiName:vdda
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdda), line:36
         |vpiName:vdda
         |vpiFullName:work@bw_ctu_pad_cluster.vdda
   |vpiNet:
   \_logic_net: (jclk), line:33
   |vpiNet:
   \_logic_net: (tsr_testio), line:34
   |vpiNet:
   \_logic_net: (vddo), line:35
   |vpiNet:
   \_logic_net: (vdda), line:36
 |uhdmtopModules:
 \_module: work@bw_ctu_pad_cluster (work@bw_ctu_pad_cluster), file:<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v</a>, line:29
   |vpiDefName:work@bw_ctu_pad_cluster
   |vpiName:work@bw_ctu_pad_cluster
   |vpiPort:
   \_port: (jclk), line:33, parent:work@bw_ctu_pad_cluster
     |vpiName:jclk
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jclk), line:33, parent:work@bw_ctu_pad_cluster
         |vpiName:jclk
         |vpiFullName:work@bw_ctu_pad_cluster.jclk
         |vpiRange:
         \_range: , line:39
           |vpiLeftRange:
           \_constant: , line:39
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:39
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (tsr_testio), line:34, parent:work@bw_ctu_pad_cluster
     |vpiName:tsr_testio
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tsr_testio), line:34, parent:work@bw_ctu_pad_cluster
         |vpiName:tsr_testio
         |vpiFullName:work@bw_ctu_pad_cluster.tsr_testio
         |vpiRange:
         \_range: , line:40
           |vpiLeftRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (vddo), line:35, parent:work@bw_ctu_pad_cluster
     |vpiName:vddo
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vddo), line:35, parent:work@bw_ctu_pad_cluster
         |vpiName:vddo
         |vpiFullName:work@bw_ctu_pad_cluster.vddo
   |vpiPort:
   \_port: (vdda), line:36, parent:work@bw_ctu_pad_cluster
     |vpiName:vdda
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (vdda), line:36, parent:work@bw_ctu_pad_cluster
         |vpiName:vdda
         |vpiFullName:work@bw_ctu_pad_cluster.vdda
   |vpiNet:
   \_logic_net: (jclk), line:33, parent:work@bw_ctu_pad_cluster
   |vpiNet:
   \_logic_net: (tsr_testio), line:34, parent:work@bw_ctu_pad_cluster
   |vpiNet:
   \_logic_net: (vddo), line:35, parent:work@bw_ctu_pad_cluster
   |vpiNet:
   \_logic_net: (vdda), line:36, parent:work@bw_ctu_pad_cluster
Object: \work_bw_ctu_pad_cluster of type 3000
Object: \work_bw_ctu_pad_cluster of type 32
Object: \jclk of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \tsr_testio of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vddo of type 44
Object: \vdda of type 44
Object: \jclk of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \tsr_testio of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \vddo of type 36
Object: \vdda of type 36
Object: \work_bw_ctu_pad_cluster of type 32
Object: \jclk of type 44
Object: \tsr_testio of type 44
Object: \vddo of type 44
Object: \vdda of type 44
Object: \jclk of type 36
Object: \tsr_testio of type 36
Object: \vddo of type 36
Object: \vdda of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_bw_ctu_pad_cluster&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b8e7d0] str=&#39;\work_bw_ctu_pad_cluster&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-33" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:33</a>.0-33.0&gt; [0x1b8ea40] str=&#39;\jclk&#39; input output port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-39" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:39</a>.0-39.0&gt; [0x1b8ed90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-39" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:39</a>.0-39.0&gt; [0x1b8f2d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-39" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:39</a>.0-39.0&gt; [0x1b8f540] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-34" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:34</a>.0-34.0&gt; [0x1b8f700] str=&#39;\tsr_testio&#39; input output port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-40" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:40</a>.0-40.0&gt; [0x1b8f820]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-40" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:40</a>.0-40.0&gt; [0x1b8fb80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-40" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:40</a>.0-40.0&gt; [0x1b8fd40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-35" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:35</a>.0-35.0&gt; [0x1b8f9e0] str=&#39;\vddo&#39; input output port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-36" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:36</a>.0-36.0&gt; [0x1b8ff00] str=&#39;\vdda&#39; input output port=4
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b8e7d0] str=&#39;\work_bw_ctu_pad_cluster&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-33" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:33</a>.0-33.0&gt; [0x1b8ea40] str=&#39;\jclk&#39; input output basic_prep port=1 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-39" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:39</a>.0-39.0&gt; [0x1b8ed90] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-39" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:39</a>.0-39.0&gt; [0x1b8f2d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-39" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:39</a>.0-39.0&gt; [0x1b8f540] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-34" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:34</a>.0-34.0&gt; [0x1b8f700] str=&#39;\tsr_testio&#39; input output basic_prep port=2 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-40" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:40</a>.0-40.0&gt; [0x1b8f820] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-40" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:40</a>.0-40.0&gt; [0x1b8fb80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-40" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:40</a>.0-40.0&gt; [0x1b8fd40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-35" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:35</a>.0-35.0&gt; [0x1b8f9e0] str=&#39;\vddo&#39; input output basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-36" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:36</a>.0-36.0&gt; [0x1b8ff00] str=&#39;\vdda&#39; input output basic_prep port=4 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bw_ctu_pad_cluster

2.2. Analyzing design hierarchy..
Top module:  \work_bw_ctu_pad_cluster
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bw_ctu_pad_cluster&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;jclk&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2, 3 ]
        },
        &#34;tsr_testio&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 4, 5 ]
        },
        &#34;vddo&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;vdda&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 7 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;jclk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-33" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:33</a>.0-33.0&#34;
          }
        },
        &#34;tsr_testio&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-34" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:34</a>.0-34.0&#34;
          }
        },
        &#34;vdda&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-36" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:36</a>.0-36.0&#34;
          }
        },
        &#34;vddo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/bw_ctu_pad_cluster.v.html#l-35" target="file-frame">third_party/tests/utd-sv/bw_ctu_pad_cluster.v:35</a>.0-35.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

End of script. Logfile hash: 4917eafbe5, CPU: user 0.01s system 0.00s, MEM: 13.31 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 1x proc_dff (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>