// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L2_out_boundary_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L2_out_7_x1212_din,
        fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n,
        fifo_D_drain_D_drain_IO_L2_out_7_x1212_write,
        fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_dout,
        fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n,
        fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_read
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [127:0] fifo_D_drain_D_drain_IO_L2_out_7_x1212_din;
input   fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n;
output   fifo_D_drain_D_drain_IO_L2_out_7_x1212_write;
input  [127:0] fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_dout;
input   fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n;
output   fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_D_drain_D_drain_IO_L2_out_7_x1212_write;
reg fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L2_out_7_x1212_blk_n;
wire    ap_CS_fsm_state7;
reg    fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_blk_n;
wire   [2:0] add_ln691_fu_141_p2;
reg   [2:0] add_ln691_reg_221;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln691_713_fu_153_p2;
reg   [2:0] add_ln691_713_reg_229;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln886_fu_179_p2;
reg   [0:0] icmp_ln886_reg_237;
wire   [0:0] icmp_ln890_569_fu_159_p2;
wire   [2:0] add_ln691_714_fu_185_p2;
reg   [2:0] add_ln691_714_reg_241;
wire    ap_CS_fsm_state4;
wire   [4:0] add_ln691_715_fu_197_p2;
reg   [4:0] add_ln691_715_reg_249;
wire    ap_CS_fsm_state5;
wire   [1:0] add_ln691_716_fu_209_p2;
reg   [1:0] add_ln691_716_reg_257;
wire    ap_CS_fsm_state6;
reg   [2:0] c0_V_reg_86;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_97;
wire   [0:0] icmp_ln890_570_fu_191_p2;
wire   [0:0] icmp_ln890_fu_147_p2;
reg   [2:0] c4_V_reg_108;
wire   [0:0] icmp_ln890_571_fu_203_p2;
reg   [4:0] c5_V_reg_119;
wire   [0:0] icmp_ln890_572_fu_215_p2;
reg   [1:0] c6_V_reg_130;
reg    ap_block_state7;
wire   [5:0] p_shl_fu_165_p3;
wire   [5:0] add_i_i56_cast_fu_173_p2;
reg   [6:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_147_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_86 <= 3'd0;
    end else if (((icmp_ln890_569_fu_159_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_V_reg_86 <= add_ln691_reg_221;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_147_p2 == 1'd0))) begin
        c1_V_reg_97 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_reg_237 == 1'd1) | (icmp_ln890_570_fu_191_p2 == 1'd1)))) begin
        c1_V_reg_97 <= add_ln691_713_reg_229;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_569_fu_159_p2 == 1'd0) & (icmp_ln886_fu_179_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        c4_V_reg_108 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_571_fu_203_p2 == 1'd1))) begin
        c4_V_reg_108 <= add_ln691_714_reg_241;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_reg_237 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln890_570_fu_191_p2 == 1'd0))) begin
        c5_V_reg_119 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_572_fu_215_p2 == 1'd1))) begin
        c5_V_reg_119 <= add_ln691_715_reg_249;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_571_fu_203_p2 == 1'd0))) begin
        c6_V_reg_130 <= 2'd0;
    end else if ((~((fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n == 1'b0) | (fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c6_V_reg_130 <= add_ln691_716_reg_257;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_713_reg_229 <= add_ln691_713_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_reg_237 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        add_ln691_714_reg_241 <= add_ln691_714_fu_185_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln691_715_reg_249 <= add_ln691_715_fu_197_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_716_reg_257 <= add_ln691_716_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_221 <= add_ln691_fu_141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_569_fu_159_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln886_reg_237 <= icmp_ln886_fu_179_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_147_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_147_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_blk_n = fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n == 1'b0) | (fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_read = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifo_D_drain_D_drain_IO_L2_out_7_x1212_blk_n = fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L2_out_7_x1212_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n == 1'b0) | (fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        fifo_D_drain_D_drain_IO_L2_out_7_x1212_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L2_out_7_x1212_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_147_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln890_569_fu_159_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & ((icmp_ln886_reg_237 == 1'd1) | (icmp_ln890_570_fu_191_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln890_571_fu_203_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_572_fu_215_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n == 1'b0) | (fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i56_cast_fu_173_p2 = ($signed(6'd41) - $signed(p_shl_fu_165_p3));

assign add_ln691_713_fu_153_p2 = (c1_V_reg_97 + 3'd1);

assign add_ln691_714_fu_185_p2 = (c4_V_reg_108 + 3'd1);

assign add_ln691_715_fu_197_p2 = (c5_V_reg_119 + 5'd1);

assign add_ln691_716_fu_209_p2 = (c6_V_reg_130 + 2'd1);

assign add_ln691_fu_141_p2 = (c0_V_reg_86 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_empty_n == 1'b0) | (fifo_D_drain_D_drain_IO_L2_out_7_x1212_full_n == 1'b0));
end

assign fifo_D_drain_D_drain_IO_L2_out_7_x1212_din = fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_dout;

assign icmp_ln886_fu_179_p2 = ((add_i_i56_cast_fu_173_p2 < 6'd7) ? 1'b1 : 1'b0);

assign icmp_ln890_569_fu_159_p2 = ((c1_V_reg_97 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_570_fu_191_p2 = ((c4_V_reg_108 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln890_571_fu_203_p2 = ((c5_V_reg_119 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_572_fu_215_p2 = ((c6_V_reg_130 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_147_p2 = ((c0_V_reg_86 == 3'd4) ? 1'b1 : 1'b0);

assign p_shl_fu_165_p3 = {{c1_V_reg_97}, {3'd0}};

endmodule //top_D_drain_IO_L2_out_boundary_x1
