ÿØÿÛ«symbol TLV3201
  «type: X»
  «description: Comparator (push pull)»
  «library file: |.SUBCKT TLV3201 IN+ IN- Vcc GND OUT\nX_U4 N21103 N840186 Prop_Delay\nX_U2 IN-BUFF IN+BUFF N21168 V+_BUFFER V-_BUFFER INPUTRANGE\nX_U5 N21237 GND N21168 0 V+_BUFFER V-_BUFFER VCC N840186 OUT Output_Stage\nX_U6 GND V+_BUFFER V-_BUFFER VCC Supply_Buffer\nX_U3 N785573 IN-BUFF N21103 V+_BUFFER V-_BUFFER N852568 HPA_COMPHYS\nI_IS N843683 GND DC 40u\nX_U7 N21237 0 V+_BUFFER V-_BUFFER Supply_Enable\nX_U1 IN+ IN+BUFF IN- IN-BUFF Input_Buffer\nI_IBP IN+ GND DC 1p\nI_IBN IN- GND DC 1p\nV_VOS N785573 IN+BUFF 1m\nR_RIS N843683 VCC 1u TC=0,0\nC_CINPL GND IN+ 0.5p TC=0,0\nC_CINNL GND IN- 0.5p TC=0,0\nC_CINPH IN+ VCC 0.5p TC=0,0\nC_CINNH IN- VCC 0.5p TC=0,0\nV_VHYST N852568 0 1.2m\n.ENDS\n.SUBCKT Input_Buffer IN+ IN+_BUFF IN- IN-_BUFF\nX_U1 IN+ IN- IN+_BUFF IN-_BUFF SUPPLY_BUFFER1\n.ENDS\n.SUBCKT Supply_Enable EN POR V+_BUFFER V-_BUFFER\nV_VS_MIN_SET N785045 0 2.69\nX_U15 N785045 N784647 POR 1V 0 VCC_Range\nX_U13 V+_BUFFER V-_BUFFER N784647 1V 0 Difference\nX_U17 N784661 N784771 EN 1V 0 ORGATE\nV_VLOGIC 1V 0 1\nX_U16 N784873 N784647 N784771 1V 0 VCC_Range\nV_VS_MAX_SET N784557 V-_BUFFER 5.5\nX_U5 N784647 N784557 N784661 1V 0 VCC_Range\nV_VS_MIN_SET1 N784873 V-_BUFFER 2.69\n.ENDS\n.SUBCKT Supply_Buffer GND V+_BUFFER V-_BUFFER Vcc\nX_U1 VCC GND V+_BUFFER V-_BUFFER SUPPLY_BUFFER1\n.ENDS\n.SUBCKT Output_Stage EN GND IN_RANGE POR V+_BUFFER V-_BUFFER Vcc VIN VOUT\nX_SMID CONTROL_MID 0 N778484 MID Output_Stage_SMID\nX_U3 VIN N774212 V+_BUFFER V-_BUFFER VCC N774290 DIGLEVSHIFT\nX_U7 MID V+_BUFFER V-_BUFFER MID_SUPPLY\nV_VLOGIC 1V 0 1\nV_V1 VCC N774290 1\nX_SHIZ CONTROL_HIZ 0 N778484 N778496 Output_Stage_SHIZ\nX_U8 POR IN_RANGE EN EN CONTROL_HIZ 1V 0 4ORGATE\nX_U9 CONTROL_HIZ N789513 1V 0 INVERTER\nX_U10 N789513 POR CONTROL_MID 1V 0 ORGATE\nL_L1 N778484 VOUT 1n\nC_COUTH VOUT VCC 0.5p TC=0,0\nC_COUTL GND VOUT 0.5p TC=0,0\nX_SVOL N774212 N774290 GND N850209 Output_Stage_SVOL\nR_ROUTL N850209 N778496 60 TC=0,0\nR_ROUTH N778496 N8552942 60 TC=0,0\nX_SVOH N774212 N774290 N8552942 VCC Output_Stage_SVOH\n.ENDS\n.SUBCKT INPUTRANGE INN INP INRANGE V+_BUFFER V-_BUFFER\nV_VCMNP N20415 V-_BUFFER -0.2\nV_VCMPN N202710 V+_BUFFER 0.2\nX_U1 N20155 INP N20826 V+_BUFFER V-_BUFFER VINRANGE_393\nV_VCMPP N20155 V+_BUFFER 0.2\nV_VCMNN N20539 V-_BUFFER -0.2\nX_U21 N202710 INN N20833 V+_BUFFER V-_BUFFER VINRANGE_393\nX_U22 INP N20415 N20840 V+_BUFFER V-_BUFFER VINRANGE_393\nX_U23 INN N20539 N20531 V+_BUFFER V-_BUFFER VINRANGE_393\nX_U24 N20826 N20833 N20840 N20531 INRANGE V+_BUFFER V-_BUFFER 4ORGATE\n.ENDS\n.SUBCKT Prop_Delay VIN VOUT\nT_TPD N03175 0 VOUT 0 Z0=50 TD=39n\nR_RT 0 VOUT 50 TC=0,0\nR_RS N03175 VIN 50 TC=0,0\n.ENDS\n.subckt Output_Stage_SMID 1 2 3 4\nS_SMID 3 4 1 2 _SMID\nRS_SMID 1 2 1G\n.MODEL _SMID VSWITCH Roff=1e12 Ron=1.0 Voff=1 Von=0\n.ends Output_Stage_SMID\n.subckt Output_Stage_SHIZ 1 2 3 4\nS_SHIZ 3 4 1 2 _SHIZ\nRS_SHIZ 1 2 1G\n.MODEL _SHIZ VSWITCH Roff=1e12 Ron=1.0 Voff=1 Von=0\n.ends Output_Stage_SHIZ\n.subckt Output_Stage_SVOL 1 2 3 4\nS_SVOL 3 4 1 2 _SVOL\nRS_SVOL 1 2 1G\n.MODEL _SVOL VSWITCH Roff=1e12 Ron=1.0 Voff=1 Von=0\n.ends Output_Stage_SVOL\n.subckt Output_Stage_SVOH 1 2 3 4\nS_SVOH 3 4 1 2 _SVOH\nRS_SVOH 1 2 1G\n.MODEL _SVOH VSWITCH Roff=1e12 Ron=1.0 Voff=0 Von=1\n.ends Output_Stage_SVOH\n.SUBCKT ANDGATE 1 2 3 VDD VSS\nE1 4 0 VALUE = { IF( ((V(1)> (V(VDD)+V(VSS))/2 ) & (V(2)> (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 4 3 1\nC1 3 0 1e-12\n.ENDS\n.SUBCKT HPA_COMPHYS INP INN OUT_OUT VDD VSS VHYS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEVH VH 0 VALUE = { ( V(VHYS)/2) }\nEINNNEW INNNEW 0 VALUE = { IF( ( V(OUT_OUT) < V(VMID) ),(V(INN) + (V(VH))),( V(INN) - V(VH) ) ) }\nEOUT OUT 0 VALUE = { IF( ( V(INP) > V(INNNEW) ), V(VDD), V(VSS) ) }\nR1 OUT OUT_OUT 1\nC1 OUT_OUT 0 1e-12\n.ENDS\n.SUBCKT DIGLEVSHIFT 1 2 VDD_OLD VSS_OLD VDD_NEW VSS_NEW\nE1 3 0 VALUE = { IF( V(1) < 1, V(VSS_NEW), V(VDD_NEW) ) }\nR1 3 2 1\n.ENDS\n.SUBCKT ENABLE_LOGIC 1 2 OUT VDD VSS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT 0 VALUE = { IF( ( V(1) > V(VMID) ), V(2), V(VSS) ) }\nR1 OUT 2 1\nC1 2 0 1e-12\n.ENDS\n.SUBCKT ENABLE_TLV7021 1 2 3 OUT VDD VSS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT2 0 VALUE = { IF( ( V(1) > V(VMID) ), V(2), V(3) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n.SUBCKT INNNEWPOR 1 2 3 OUT VDD VSS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT2 0 VALUE = { IF( ( V(1) < V(VMID) ), V(VSS), V(VDD) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n.SUBCKT INPNEWPOR 1 2 3 OUT VDD VSS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT2 0 VALUE = { IF( ( V(1) < V(VMID) ), V(VDD), V(VSS) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n.SUBCKT VIN_INV 1 2 VDD VSS\nE2 2 0 VALUE = { IF( V(1)> (V(VDD)+V(VSS))/2, V(VSS), V(VDD) ) }\nC1 2 0 1e-12\n.ENDS\n.SUBCKT INVERTER 1 2 VDD VSS\nE2 2 0 VALUE = { IF( V(1)> (V(VDD)+V(VSS))/2, V(VSS), V(VDD) ) }\nC1 1 0 1e-12\n.ENDS\n.SUBCKT MID_SUPPLY OUT VDD VSS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT 0 VALUE = {V(VMID)}\n.ENDS\n.SUBCKT ORGATE 1 2 3 VDD VSS\nE1 4 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(VSS), V(VDD) ) }\nR1 4 3 1\nC1 3 0 1e-12\n.ENDS\n.SUBCKT NOR_GATE 1 2 OUT VDD VSS\nEOUT OUT 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 OUT 2 1\nC1 OUT 0 1e-12\n.ENDS\n.SUBCKT ORGATE1701 1 2 3 4 OUT VDD VSS\nEOUT OUT 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(3), V(4) ) }\n.ENDS\n.SUBCKT PORCHECK 1 2 OUT VDD VSS\nEOUT OUT 0 VALUE = { IF( ( V(2) < V(1) ), V(VSS), V(VDD) ) }\nR1 OUT 2 1\nC1 2 0 1e-12\n.ENDS\n.SUBCKT Difference 1 2 OUT VDD VSS\nEOUT OUT1 0 VALUE = { V(1)- V(2)}\nR1 OUT1 OUT 1\n.ENDS\n.SUBCKT SUPPLY_BUFFER1 1 2 VDD_NEW VSS_NEW\nEVDD_NEW VDD_NEW 0 VALUE = {V(1)}\nEVSS_NEW VSS_NEW 0 VALUE = {V(2)}\n.ENDS\n.SUBCKT VCC_Range 1 2 OUT VDD VSS\nEOUT OUT2 0 VALUE = { IF( ( V(1) >= V(2) ), V(VDD), V(VSS) ) }\nR1 OUT OUT2 1\nC1 OUT 0 1e-12\n.ENDS\n.SUBCKT VINRANGE_393 1 2 OUT VDD VSS\nEOUT OUT2 0 VALUE = { IF( ( V(1) >= V(2) ), V(VSS), V(VDD) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n.subckt SHUTDOWNCURRENT SHUTDOWN 2 3 OUT VDD VSS\nEOUT OUT2 0 VALUE = {IF ((V(SHUTDOWN) > (V(VSS) + 0.4)), V(2), V(3))}\nR1 OUT OUT2 1\nC1 OUT 0 1e-12\n.ENDS\n.subckt SHUTDOWNOUTPUT DISABLE ENABLE SHUTDOWN VSS OUT\nEOUT OUT 0 VALUE = {IF ((V(SHUTDOWN) <= (V(VSS) + 0.4)), V(DISABLE), V(ENABLE))}\nC1 OUT 0 1e-12\n.ENDS\n.SUBCKT NORGATE 1 2 OUT VDD VSS\nEOUT OUT2 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n.MODEL NPN1 NPN LEVEL=1 IS=1E-16 RB=850 RC=1 TF=5n\n.MODEL PNP1 PNP LEVEL=1 IS=1E-16 RB=850 RC=1 TF=5n\n.SUBCKT LE_HYST LEHYST V- V-_BUF V+_BUF LATCH_OUT HYST_OUT\nV_VLATCH N00729 V- 1.25\nR_RPU N00729 LEHYST 40k TC=0,0\nE_EIN VLE V-_BUF LEHYST V- 1\nR_R1 V-_BUF LATCH_OUT 1k TC=0,0\nR_R2 V-_BUF VLE 1k TC=0,0\nR_R3 V-_BUF HYST_OUT 1k TC=0,0\nE_ELATCH LATCH_OUT V-_BUF VALUE = { IF( V(VLE)<= 0.4, 0, 5 ) }\nE_EHYST HYST_OUT V-_BUF TABLE {V(VLE)} = (0.4,0) (0.5,0.0636) (0.55,0.0636) (0.6,0.0636) (0.65,0.0636) (0.7,0.0635) (0.71,0.0636) (0.72,0.0635) (0.73,0.0636) (0.74,0.0634) (0.75,0.0635) (0.76,0.0638) (0.77,0.0637) (0.78,0.0637) (0.79,0.0637) (0.8,0.0636) (0.81,0.0636) (0.82,0.0636) (0.83,0.0636) (0.84,0.0425) (0.85,0.0411) (0.86,0.0398) (0.87,0.0386) (0.88,0.0371) (0.89,0.0359) (0.9,0.0347) (0.91,0.0334) (0.92,0.032) (0.93,0.0309) (0.94,0.0296) (1,0.0223) (1.05,0.0164) (1.1,0.0108) (1.15,0.0056) (1.2,0.0007) (1.25,0)\n.ENDS\n.SUBCKT IS_SET VCC VEE DISABLE VIEN VIDIS PBAD\nGIS VCC1 VEE VALUE = { IF ( (V(PBAD) > 2.5V) , 1u , IF ( V(DISABLE) > 2.5, V(VIEN), V(VIDIS) ) ) }\nRIS VCC1 VCC 1\n.ENDS\n.SUBCKT 4ORGATE 1 2 3 4 5 VDD VSS\nE1 6 0 VALUE = { IF( ((V(1)> (V(VDD)+V(VSS))/2 ) | (V(2)> (V(VDD)+V(VSS))/2 ) | (V(3)> (V(VDD)+V(VSS))/2 ) | (V(4)> (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 5 6 1\n.ENDS»
  «shorted pins: false»
  «line (-150,-200) (-50,-200) 0 0 0x1000000 -1 -1»
  «line (-150,200) (-50,200) 0 0 0x1000000 -1 -1»
  «line (-100,250) (-100,150) 0 0 0x1000000 -1 -1»
  «line (-200,-450) (-200,450) 0 0 0x1000000 -1 -1»
  «line (-200,450) (400,0) 0 0 0x1000000 -1 -1»
  «line (400,0) (-200,-450) 0 0 0x1000000 -1 -1»
  «line (50,300) (110,300) 0 0 0x1000000 -1 -1»
  «line (80,330) (80,270) 0 0 0x1000000 -1 -1»
  «line (50,-300) (110,-300) 0 0 0x1000000 -1 -1»
  «text (300,-250) 1 15 0 0x1000000 -1 -1 "X1"»
  «text (200,-400) 1 7 0 0x1000000 -1 -1 "TLV3201"»
  «pin (-200,200) (20,0) 1 15 0 0x0 -1 "IN+"»
  «pin (-200,-200) (20,0) 1 15 0 0x0 -1 "IN-"»
  «pin (0,300) (20,0) 1 15 0 0x0 -1 "Vcc"»
  «pin (0,-300) (-20,0) 1 15 0 0x0 -1 "GND"»
  «pin (400,0) (-20,0) 1 15 0 0x0 -1 "OUT"»
»
