|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 5.0.00.47.15.05                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|



*** Source file is verilog_m4a3.tt4 . Device is M4A3-64/32-7VC .

<Note>  F40016:  0 pins have been reserved out of 34 .
<Note>  F40021:  34 pins are available after reservation, 6 are required by
                 the design.
<Note>  F35065:  For outputs, implicit output enables will be set to VCC.
<Note>  F35068:  Since SET/RESET DON'T CARE is turned off, any unspecified
                 SET/RESET will be defaulted to GND.

*** End of Pla2db. 
Check preplaced pins/nodes
Check preplaced blocks
Check unreferenced pins/nodes
Check clock rules

List of global clocks:
   clk:
...... Is preplaced at a global clock pin.

List of non-global clocks:
   None.

*** End of Normalization.

*** End of DRC. 

*** Start Partitioning
 
*** Partitioning successful.


*** Starting Place&Route

*** Place&Route Successful
...... Zero Hold Time For Input Registers? N
*** The JEDEC file generated is verilog_m4a3.jed .
*** Report Generator invoked.
*** Report Generator end.

// Fitting successful.
// ERROR count 0 WARNING count 0 .
