
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003591                       # Number of seconds simulated
sim_ticks                                  3590539500                       # Number of ticks simulated
final_tick                                 3590539500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95668                       # Simulator instruction rate (inst/s)
host_op_rate                                   147494                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23854976                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   150.52                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5368                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          14313169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81369388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95682557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     14313169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14313169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         14313169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81369388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95682557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001120250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10940                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3590461000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    492.661871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.232623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   378.477459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          164     23.60%     23.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           96     13.81%     37.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38      5.47%     42.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      6.91%     49.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115     16.55%     66.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.16%     68.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      3.31%     71.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      3.60%     75.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          171     24.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          695                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 14313169.371900796890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 81369387.525189459324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26008750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    219488750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32389.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48080.78                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    144847500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               245497500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26840000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26983.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45733.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        95.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4664                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     668863.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2613240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21876960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         113093760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63459240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9255360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       300877920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       241703520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        547362780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1301956335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            362.607440                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3426407750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     20198000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      47840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2137265500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    629439750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      95957750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    659838500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2413320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1259940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16450560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             48455130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3458400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       145852740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        78172320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        721144620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1066992870                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.167841                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3475271000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6779500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2951842750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    203569500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      87386750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    319901000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325719                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325719                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2931                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290013                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1381                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                335                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290013                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270808                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19205                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1728                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4916378                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110421                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           476                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            87                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625753                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           112                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7181080                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1651568                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14498718                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325719                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             272189                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5468330                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6234                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           319                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625712                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1132                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7123530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.141100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.571756                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3578733     50.24%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   358730      5.04%     55.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    69035      0.97%     56.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   146635      2.06%     58.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   226442      3.18%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   112811      1.58%     63.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   285299      4.01%     67.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   509361      7.15%     74.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1836484     25.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7123530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.045358                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.019016                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   576482                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3599974                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1787568                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1156389                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3117                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22349009                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3117                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1047093                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  147018                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2910                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2472714                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3450678                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22335440                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   795                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 367329                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2947583                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  23890                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21666813                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48515461                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24901196                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701244                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   153673                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5602353                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526688                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2113914                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098420                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2084052                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22310557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22407195                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               751                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          110547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       152251                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7123530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.145518                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.121279                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              987148     13.86%     13.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              713632     10.02%     23.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1217043     17.08%     40.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1142385     16.04%     57.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1161765     16.31%     73.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              996881     13.99%     87.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              406170      5.70%     93.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              224211      3.15%     96.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              274295      3.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7123530                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38890     54.57%     54.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3999      5.61%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.02%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     14      0.02%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 1      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            27174     38.13%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    659      0.92%     99.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   420      0.59%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                70      0.10%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35501      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209431     32.17%     32.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1148      0.01%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196956     18.73%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  373      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  766      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  923      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 592      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                184      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097266      9.36%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097370      9.36%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62871      0.28%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13274      0.06%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4592858     20.50%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097652      9.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22407195                       # Type of FU issued
system.cpu.iq.rate                           3.120310                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       71270                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003181                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21808528                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7454581                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313423                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30201413                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14966790                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949293                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7326653                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15116311                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2402                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16617                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6966                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       132906                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3117                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   78098                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 57462                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22310632                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                88                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526688                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2113914                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    682                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 54352                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            195                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            962                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2689                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3651                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22400671                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4654140                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6524                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6764558                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313789                       # Number of branches executed
system.cpu.iew.exec_stores                    2110418                       # Number of stores executed
system.cpu.iew.exec_rate                     3.119401                       # Inst execution rate
system.cpu.iew.wb_sent                       22264195                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262716                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13846810                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19852115                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.100191                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.697498                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          110614                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2948                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7107199                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.123605                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.464182                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2270177     31.94%     31.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2084844     29.33%     61.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        23638      0.33%     61.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11856      0.17%     61.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       288395      4.06%     65.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        36803      0.52%     66.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       157681      2.22%     68.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       121725      1.71%     70.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2112080     29.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7107199                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2112080                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27305817                       # The number of ROB reads
system.cpu.rob.rob_writes                    44637889                       # The number of ROB writes
system.cpu.timesIdled                             506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           57550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.498705                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.498705                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.005193                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.005193                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25052743                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955695                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688065                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851412                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577660                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774485                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7396762                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.680760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6846926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40816                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.751029                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.680760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         110223584                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        110223584                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4699745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4699745                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106365                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6806110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6806110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6806110                       # number of overall hits
system.cpu.dcache.overall_hits::total         6806110                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79730                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        80313                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80313                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80313                       # number of overall misses
system.cpu.dcache.overall_misses::total         80313                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1540965500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1540965500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35076500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35076500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1576042000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1576042000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1576042000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1576042000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886423                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016682                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016682                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000277                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011663                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011663                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19327.298382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19327.298382                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60165.523156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60165.523156                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19623.747090                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19623.747090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19623.747090                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19623.747090                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28205                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               519                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.344894                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16633                       # number of writebacks
system.cpu.dcache.writebacks::total             16633                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39368                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39368                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        39497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39497                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40362                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          454                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40816                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40816                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40816                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    838064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    838064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32776500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32776500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    870840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    870840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    870840500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    870840500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000215                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005927                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20763.688618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20763.688618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72194.933921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72194.933921                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21335.762936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21335.762936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21335.762936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21335.762936                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39792                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.252578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625413                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1994.371779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.252578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          727                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252239                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252239                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624598                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624598                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624598                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624598                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624598                       # number of overall hits
system.cpu.icache.overall_hits::total         1624598                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1114                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1114                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1114                       # number of overall misses
system.cpu.icache.overall_misses::total          1114                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82400999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82400999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82400999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82400999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82400999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82400999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625712                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000685                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000685                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000685                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000685                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73968.580790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73968.580790                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73968.580790                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73968.580790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73968.580790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73968.580790                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.icache.writebacks::total                88                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64078999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64078999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64078999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64078999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64078999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64078999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78624.538650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78624.538650                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78624.538650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78624.538650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78624.538650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78624.538650                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4441.369107                       # Cycle average of tags in use
system.l2.tags.total_refs                       81505                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.183495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       744.273604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3697.095503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.112826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.135540                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163818                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    657408                       # Number of tag accesses
system.l2.tags.data_accesses                   657408                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        16633                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16633                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   103                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36148                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36251                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36263                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               36251                       # number of overall hits
system.l2.overall_hits::total                   36263                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4153                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4565                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data              4565                       # number of overall misses
system.l2.overall_misses::total                  5368                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     31614000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31614000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62722000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62722000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    396609500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    396609500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     62722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    428223500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        490945500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62722000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    428223500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       490945500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        16633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40816                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40816                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41631                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103050                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128942                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128942                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76733.009709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76733.009709                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78109.589041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78109.589041                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95499.518420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95499.518420                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 78109.589041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93805.805038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91457.805514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78109.589041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93805.805038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91457.805514                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            412                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4153                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5368                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54692000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54692000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    355079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    355079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     54692000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    382573500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    437265500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54692000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    382573500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    437265500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103050                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128942                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128942                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66733.009709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66733.009709                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68109.589041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68109.589041                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85499.518420                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85499.518420                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68109.589041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83805.805038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81457.805514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68109.589041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83805.805038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81457.805514                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4956                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4956                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5368                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2684000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14624000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        39880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3590539500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           88                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              515                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             515                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       121424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3676736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3734528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000144                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41625     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41631                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           57476500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1222500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
