# Vending_Machine_Verilog

This project implements a simple **Finite State Machine (FSM)** model for a vending machine using Verilog HDL.  
The vending machine sells a chocolate worth **‚Çπ15**. A customer can insert coins worth either **‚Çπ5** or **‚Çπ10** only.

- If the total inserted amount reaches ‚Çπ15, the machine **dispenses the chocolate**.
- If the total exceeds ‚Çπ15, the machine returns the **extra amount as change**.
- If the customer cancels mid-way (by not inserting more coins), the machine returns **all deposited coins**.

The FSM uses 3 states:
- `s0` ‚Üí ‚Çπ0 inserted
- `s1` ‚Üí ‚Çπ5 inserted
- `s2` ‚Üí ‚Çπ10 inserted

---

## üõ†Ô∏è Files

- `vending_machine.v`  
  Main FSM module: implements state transitions and output logic.
- `tb_vending_machine.v`  
  Testbench: generates clock, applies coin inputs, and monitors outputs.

---

## ‚úÖ Features

- **Synchronous FSM**: driven by a single clock.
- Supports valid coin inputs: `2'b01` (‚Çπ5) or `2'b10` (‚Çπ10).
- Handles **intermediate cancellation**: returns inserted coins if no input.
- Outputs:
  - `done`: chocolate dispensed flag
  - `change`: amount of change returned (‚Çπ0, ‚Çπ5, or ‚Çπ10)

---
