# BENCH FILE 
# circuit:s27_orig_dff.bench

INPUT(blif_clk_net)
INPUT(blif_reset_net)
INPUT(G0)
INPUT(G1)
INPUT(G2)
INPUT(G3)
INPUT(keyinput0)
OUTPUT(G17)
q_in_1 = dff( d_out_1 )
q_in_2 = dff( d_out_2 )
q_in_3 = dff( d_out_3 )
n14 = not( q_in_3 )
n15 = not( G0 )
n16 = not( G1 )
n17 = not( G2 )
n18 = not( G3 )
n19 = not( q_in_1 )
n20 = and( n14, n16 )
n21 = not( n20 )
d_out_3 = and( n17, n21 )
n23 = and( q_in_2, xenc0 )
n24 = not( n23 )
n25 = and( n18, n24 )
n26 = not( n25 )
n27 = and( n19, n26 )
n28 = and( n21, n24 )
n29 = not( n28 )
d_out_2 = and( n27, n29 )
G17 = not( d_out_2 )
d_out_1 = and( G0, G17 )
xenc0 = xor( n15, keyinput0 )
