#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 16:41:33 2025
# Process ID: 117002
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2448.414 ; gain = 115.992 ; free physical = 622753 ; free virtual = 704897
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 117028
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2886.832 ; gain = 414.508 ; free physical = 623886 ; free virtual = 706282
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in2500/reduction-in2500-out25/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 4302.434 ; gain = 1830.109 ; free physical = 620856 ; free virtual = 703312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 4302.434 ; gain = 1830.109 ; free physical = 623322 ; free virtual = 705786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 4322.359 ; gain = 1850.035 ; free physical = 622631 ; free virtual = 705122
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 4625.836 ; gain = 2153.512 ; free physical = 609990 ; free virtual = 696294
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 50    
+---XORs : 
	   2 Input      1 Bit         XORs := 50    
+---Registers : 
	               16 Bit    Registers := 3192  
	               12 Bit    Registers := 592   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4180  
	   2 Input   15 Bit        Muxes := 3074  
	   2 Input   12 Bit        Muxes := 4679  
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 26    
	   2 Input    1 Bit        Muxes := 560   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_reg_135818_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i_i701_i_i_i_i_reg_134798_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139208_reg[15]' (FDE) to 'agg_tmp3_i_i627_i627_i_i3181_i_i_reg_138908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i261_i261_i_i_i_reg_136088_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i259_i_i_i_reg_136078_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49300_reg[15]' (FDE) to 'reg_49372_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i2201_i_i_i_reg_135238_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i2363_i_i_i_reg_135178_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_135168_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_135118_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i945_i945_i_i_reg_138998_reg[15]' (FDE) to 'agg_tmp3_i_i627_i627_i_i3181_i_i_reg_138908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i105_i_i_i_i_i_reg_134498_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i_i_i_i_reg_134528_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i65_i65_i_i_i_i_i_reg_134518_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i627_i_i3181_i_i_reg_138908_reg[15]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138708_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_i_i_i_reg_134358_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i4141_i_i_reg_138868_reg[15]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138708_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i501_i_i_i_i_i_reg_134338_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_134318_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_48988_reg[15]' (FDE) to 'reg_49372_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i_i_i_i_i_reg_134228_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i_i_i_reg_134218_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i_i_i_i_i_reg_134208_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134088_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i_i_i_i_i_reg_134148_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134088_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i_i_i_reg_138718_reg[15]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138708_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i_i_i_i_i_reg_134138_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134088_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49378_reg[2]' (FDE) to 'reg_49372_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49378_reg[3]' (FDE) to 'reg_49372_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49378_reg[4]' (FDE) to 'reg_49372_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49378_reg[5]' (FDE) to 'reg_49378_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_49378_reg[7]' (FDE) to 'reg_49378_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_49378_reg[8]' (FDE) to 'reg_49378_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_49378_reg[9]' (FDE) to 'reg_49372_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49372_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i_i_i_i_reg_138708_reg[15] )
INFO: [Synth 8-3886] merging instance 'reg_49468_reg[15]' (FDE) to 'reg_49458_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_134108_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134088_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48928_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_i_i_reg_134098_reg[15]' (FDE) to 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134088_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49458_reg[15]' (FDE) to 'reg_49438_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i_i_i_i_i_i_reg_134088_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_i_i_reg_134038_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49438_reg[15]' (FDE) to 'reg_49428_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_134058_reg[15]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i_i_i_reg_134038_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49428_reg[15]' (FDE) to 'reg_49418_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49418_reg[15]' (FDE) to 'reg_49408_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_i_i_reg_134038_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_134028_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49408_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_134028_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_134018_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_134018_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48892_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i2533_i2533_i_i_reg_138928_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49478_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i_i981_i981_i_i_i_reg_135778_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_16_copy_fu_25114_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49384_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i_i_i_i_reg_133998_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i615_i_i_i_reg_139148_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48940_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49448_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49360_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i_i_i4647_i_i_reg_136388_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49120_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i1261_i1261_i1261_i_i_reg_138988_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i_i855_i855_i_i_i_reg_135828_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i_i1847_i_i_i_reg_135388_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_reg_135628_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_reg_135628_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[4]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[8]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_1_reg_135333_reg[10]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i_i_i1941_i_i_i_reg_135368_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i_i_i2015_i_i_i_reg_135328_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_reg_139068_reg[15]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i_i_i_reg_138738_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_reg_134558_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_reg_139038_reg[15]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i_i_i_reg_138738_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49156_reg[15]' (FDE) to 'reg_49348_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i625_i625_i_i_i_reg_138798_reg[15]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i_i_i_reg_138738_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i347_i_i_i_i_i_reg_134408_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i_i_i_i_i_reg_134398_reg[15]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i_i665_i665_i_i_i_reg_135908_reg[15]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i_i_i4961_i_i_reg_136248_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i4963_i_i_reg_136258_reg[15]' (FDE) to 'agg_tmp_i31_i31_i_i_i_i_i_i4961_i_i_reg_136248_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i_i_i4961_i_i_reg_136248_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135668_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i4809_i_i_reg_136328_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135668_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i4807_i_i_reg_136318_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135668_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i_i_i4843_i_i_reg_136308_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135668_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i4841_i_i_reg_136298_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135668_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_reg_135668_reg[15]' (FDE) to 'agg_tmp_i_i65_i65_i_i379_i_i_i_i_i_reg_134378_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48916_reg[15] )
INFO: [Synth 8-3886] merging instance 'reg_48964_reg[15]' (FDE) to 'reg_49348_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i379_i_i_i_i_i_reg_134378_reg[15]' (FDE) to 'agg_tmp3_i_i67_i67_i_i381_i_i_i_i_i_reg_134388_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i_i_i_i_i_reg_134388_reg[15]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i_i_i_i_i_reg_134158_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i313_i313_i_i_reg_139028_reg[15]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i_i_i_reg_138738_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i_i_i_reg_134158_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_134168_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i_i2221_i_i_i_reg_138738_reg[15]' (FDE) to 'agg_tmp3_i313_i_i947_i947_i_i_i_reg_138788_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_134168_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135948_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i947_i947_i_i_i_reg_138788_reg[15]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_reg_139358_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49264_reg[15]' (FDE) to 'reg_49348_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_49216_reg[15]' (FDE) to 'reg_49348_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i2095_i_i_i_reg_135298_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135948_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i2093_i_i_i_reg_135288_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135948_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i2129_i_i_i_reg_135278_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135948_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135948_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_reg_139358_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_reg_139258_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49348_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_reg_138308_reg[15]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[2]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[3]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[4]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[8]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[9]' (FDE) to 'agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i773_i773_i_i_1_reg_138313_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i228_i_i_i_reg_139378_reg[15]' (FDE) to 'agg_tmp3_i_i_i_i_i616_i_i_reg_139258_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i616_i_i_reg_139258_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[2]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[3]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[5]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[6]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_reg_134648_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[8]' (FDE) to 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i4995_i_i_1_reg_136233_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_reg_134648_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49012_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i_i_i_reg_139108_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i_i4757_i_i_reg_136338_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i_i1773_i_i_i_reg_135428_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49168_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i1087_i_i3641_i_i_reg_136868_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49192_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i_i_i_reg_139058_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i_i_i_i_reg_134568_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i_i_reg_139178_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i1087_i1087_i_i_i_reg_135718_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49000_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i311_i_i2865_i_i_reg_138918_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i1881_i1881_i_i_reg_137748_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i_i_i_reg_135048_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135918_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_138248_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i4281_i_i_reg_136548_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i_i819_i_i_i_i_reg_134738_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i_i_i4455_i_i_reg_138858_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49036_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i_i_i4527_i_i_reg_136428_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_i_i_reg_135068_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i_i1055_i_i3609_i_i_reg_136898_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i1619_i1619_i_i_reg_137888_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i_i_i2253_i_i_i_reg_135218_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i_i1167_i1167_i1167_i_i_reg_138108_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_135248_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i107_i_i_i3935_i_i_reg_136738_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i187_i187_i187_i187_i_i_1_reg_138623_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i_i4435_i_i_reg_136468_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i533_i_i3087_i_i_reg_137148_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:39 . Memory (MB): peak = 4641.848 ; gain = 2169.523 ; free physical = 596287 ; free virtual = 684525
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:03:52 . Memory (MB): peak = 4641.848 ; gain = 2169.523 ; free physical = 595666 ; free virtual = 684046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/reg_49306_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i33_i_i_i261_i261_i261_i261_i_i_i_1_reg_136093_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_1_reg_135653_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_1_reg_136183_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i_i_i_i_i_i26_i_1_reg_139043_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i33_i33_i_i187_i_i_i2095_i_i_i_1_reg_135303_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_i1055_i_i_i_i_1_reg_134653_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_1_reg_135763_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp_i_i65_i_i_i_i1167_i_i_i_i_1_reg_134593_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0/agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_1_reg_135113_reg[8] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:01 ; elapsed = 00:04:08 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 605663 ; free virtual = 694059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:48 ; elapsed = 00:04:56 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 618135 ; free virtual = 706088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:50 ; elapsed = 00:04:58 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 608878 ; free virtual = 696832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:02 ; elapsed = 00:05:10 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 583281 ; free virtual = 671234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:03 ; elapsed = 00:05:12 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 583273 ; free virtual = 671227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:30 ; elapsed = 00:05:39 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 638748 ; free virtual = 726701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:31 ; elapsed = 00:05:40 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 646073 ; free virtual = 734027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3074|
|3     |LUT1   |   322|
|4     |LUT2   | 19985|
|5     |LUT3   |  4527|
|6     |LUT4   | 24448|
|7     |LUT5   | 25279|
|8     |LUT6   | 74935|
|9     |MUXF7  |   458|
|10    |FDRE   | 54214|
|11    |FDSE   |    76|
|12    |IBUF   | 40004|
|13    |OBUF   |   428|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 247751|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    375|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     54|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_72                                       |     45|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     55|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_71                                       |     45|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     56|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_70                                       |     45|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     56|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_69                                       |     45|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     54|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_68                                       |     45|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     58|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_67                                       |     45|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     54|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_66                                       |     45|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     56|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_65                                       |     45|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     56|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_64                                       |     45|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     54|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_63                                       |     45|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     62|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_62                                       |     45|
|25    |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w16_d2_S_10                                                |     56|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_61                                       |     45|
|27    |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w16_d2_S_11                                                |     55|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_60                                       |     45|
|29    |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w16_d2_S_12                                                |     55|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_59                                       |     45|
|31    |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w16_d2_S_13                                                |     55|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_58                                       |     45|
|33    |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w16_d2_S_14                                                |     55|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_57                                       |     45|
|35    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |     54|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_56                                       |     45|
|37    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |     55|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_55                                       |     45|
|39    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |     55|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_54                                       |     45|
|41    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_18                                                |     56|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_53                                       |     45|
|43    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_19                                                |     55|
|44    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_52                                       |     45|
|45    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_20                                                |     55|
|46    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_51                                       |     45|
|47    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_21                                                |     54|
|48    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_50                                       |     45|
|49    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_22                                                |     55|
|50    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_49                                       |     45|
|51    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_23                                                |     55|
|52    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     45|
|53    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4 | 205529|
|54    |    call_ret1232_operator_s_fu_33840                                 |hls_dummy_operator_s                                                      |      2|
|55    |    call_ret1233_operator_s_fu_33850                                 |hls_dummy_operator_s_24                                                   |      2|
|56    |    call_ret1234_operator_s_fu_33860                                 |hls_dummy_operator_s_25                                                   |      2|
|57    |    call_ret1472_operator_s_fu_35520                                 |hls_dummy_operator_s_26                                                   |      2|
|58    |    call_ret1473_operator_s_fu_35530                                 |hls_dummy_operator_s_27                                                   |      2|
|59    |    call_ret1474_operator_s_fu_35540                                 |hls_dummy_operator_s_28                                                   |      2|
|60    |    call_ret1479_operator_s_fu_35576                                 |hls_dummy_operator_s_29                                                   |      2|
|61    |    call_ret1480_operator_s_fu_35586                                 |hls_dummy_operator_s_30                                                   |      2|
|62    |    call_ret1481_operator_s_fu_35596                                 |hls_dummy_operator_s_31                                                   |      2|
|63    |    call_ret1491_operator_s_fu_35660                                 |hls_dummy_operator_s_32                                                   |      2|
|64    |    call_ret1492_operator_s_fu_35670                                 |hls_dummy_operator_s_33                                                   |      2|
|65    |    call_ret1493_operator_s_fu_35680                                 |hls_dummy_operator_s_34                                                   |      2|
|66    |    call_ret1684_operator_s_fu_37004                                 |hls_dummy_operator_s_35                                                   |      2|
|67    |    call_ret1685_operator_s_fu_37014                                 |hls_dummy_operator_s_36                                                   |      2|
|68    |    call_ret1686_operator_s_fu_37024                                 |hls_dummy_operator_s_37                                                   |      2|
|69    |    call_ret1693_operator_s_fu_37060                                 |hls_dummy_operator_s_38                                                   |      2|
|70    |    call_ret1694_operator_s_fu_37070                                 |hls_dummy_operator_s_39                                                   |      2|
|71    |    call_ret1695_operator_s_fu_37080                                 |hls_dummy_operator_s_40                                                   |      2|
|72    |    call_ret1853_operator_s_fu_38180                                 |hls_dummy_operator_s_41                                                   |      2|
|73    |    call_ret1854_operator_s_fu_38190                                 |hls_dummy_operator_s_42                                                   |      2|
|74    |    call_ret1855_operator_s_fu_38200                                 |hls_dummy_operator_s_43                                                   |      2|
|75    |    grp_operator_s_fu_28502                                          |hls_dummy_operator_s_44                                                   |      2|
|76    |    grp_operator_s_fu_28512                                          |hls_dummy_operator_s_45                                                   |      2|
|77    |    grp_operator_s_fu_31488                                          |hls_dummy_operator_s_46                                                   |      2|
|78    |    grp_operator_s_fu_31498                                          |hls_dummy_operator_s_47                                                   |      2|
|79    |    grp_operator_s_fu_31508                                          |hls_dummy_operator_s_48                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:32 ; elapsed = 00:05:40 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 649527 ; free virtual = 737481
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:35 ; elapsed = 00:05:44 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 652005 ; free virtual = 739959
Synthesis Optimization Complete : Time (s): cpu = 00:05:35 ; elapsed = 00:05:44 . Memory (MB): peak = 4649.852 ; gain = 2177.527 ; free physical = 652030 ; free virtual = 739959
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4649.852 ; gain = 0.000 ; free physical = 650903 ; free virtual = 738872
INFO: [Netlist 29-17] Analyzing 43537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_50_1_25_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4978.727 ; gain = 0.000 ; free physical = 682032 ; free virtual = 770193
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 40004 instances

Synth Design complete | Checksum: 68c0d800
INFO: [Common 17-83] Releasing license: Synthesis
200 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:41 ; elapsed = 00:06:52 . Memory (MB): peak = 4978.727 ; gain = 2530.312 ; free physical = 677301 ; free virtual = 765461
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17707.540; main = 4221.540; forked = 13981.262
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22794.113; main = 4978.730; forked = 18148.180
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5042.758 ; gain = 64.031 ; free physical = 659300 ; free virtual = 747585

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a57ad15f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5215.148 ; gain = 172.391 ; free physical = 651559 ; free virtual = 740400

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 160 inverters resulting in an inversion of 331 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17a726287

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 630328 ; free virtual = 719177
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 189 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1381a43fd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 627884 ; free virtual = 716732
INFO: [Opt 31-389] Phase Constant propagation created 47 cells and removed 97 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 177dcf78d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 616638 ; free virtual = 705487
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 19f4c5f76

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 629620 ; free virtual = 718469
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 19cf11d3a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 615240 ; free virtual = 704089
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |             189  |                                              0  |
|  Constant propagation         |              47  |              97  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 179ba075e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 615076 ; free virtual = 703925

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 179ba075e

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 619870 ; free virtual = 708731

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 179ba075e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 620183 ; free virtual = 709044

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 620004 ; free virtual = 708866
Ending Netlist Obfuscation Task | Checksum: 179ba075e

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5276.102 ; gain = 0.000 ; free physical = 619874 ; free virtual = 708736
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 5276.102 ; gain = 297.375 ; free physical = 619864 ; free virtual = 708725
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 16:50:34 2025...
