Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Mar 21 16:15:45 2020
| Host         : DESKTOP-BBJD4E6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 121 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 6403 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16718 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.352        0.000                      0                14827        0.052        0.000                      0                14623        3.000        0.000                       0                  6281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0                              {0.000 5.000}      10.000          100.000         
  clk_25_design_1_clk_wiz_0_0                               {0.000 20.000}     40.000          25.000          
  clk_50_design_1_clk_wiz_0_0                               {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0                                    1.352        0.000                      0                10259        0.052        0.000                      0                10259        3.750        0.000                       0                  5647  
  clk_25_design_1_clk_wiz_0_0                                    31.166        0.000                      0                  379        0.164        0.000                      0                  379       19.500        0.000                       0                   167  
  clk_50_design_1_clk_wiz_0_0                                    11.832        0.000                      0                  338        0.158        0.000                      0                  338        9.500        0.000                       0                   190  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                               7.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.182        0.000                      0                  222        0.118        0.000                      0                  222       15.686        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.907        0.000                      0                   47        0.275        0.000                      0                   47       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                              clk_100_design_1_clk_wiz_0_0       28.059        0.000                      0                   64                                                                        
clk_25_design_1_clk_wiz_0_0   clk_100_design_1_clk_wiz_0_0        5.354        0.000                      0                  127        0.153        0.000                      0                  127  
clk_50_design_1_clk_wiz_0_0   clk_25_design_1_clk_wiz_0_0         9.838        0.000                      0                   16        0.156        0.000                      0                   16  
clk_25_design_1_clk_wiz_0_0   clk_50_design_1_clk_wiz_0_0         8.751        0.000                      0                  766        0.237        0.000                      0                  766  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_100_design_1_clk_wiz_0_0  clk_100_design_1_clk_wiz_0_0        2.470        0.000                      0                 2602        0.918        0.000                      0                 2602  
**default**                                                                                     2.097        0.000                      0                   14                                                                        
**default**                   clk_100_design_1_clk_wiz_0_0                                   3001.468        0.000                      0                  126                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 4.794ns (55.457%)  route 3.850ns (44.543%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/Q
                         net (fo=11, routed)          1.037     3.181    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg_n_0_[1]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.818 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.935 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.052 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.169 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     4.169    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     4.286    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2/CO[3]
                         net (fo=1, routed)           0.000     4.403    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2/CO[3]
                         net (fo=1, routed)           0.000     4.520    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1/O[1]
                         net (fo=1, routed)           0.802     5.645    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_add_temp[29]
    SLICE_X68Y83         LUT2 (Prop_lut2_I0_O)        0.306     5.951 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2/O
                         net (fo=1, routed)           0.000     5.951    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.352 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          0.983     7.335    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.459 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000     7.459    design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.009 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.123    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.237    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.465    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.579 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.579    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]_i_2__1_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.913 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[31]_i_4__2/O[1]
                         net (fo=1, routed)           1.028     9.941    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_th0[29]
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.329    10.270 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[31]_i_1__2/O
                         net (fo=1, routed)           0.000    10.270    design_1_i/audio_core_0/inst/u_Sin/z0[31]
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[31]/C
                         clock pessimism              0.079    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.118    11.622    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[31]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 4.568ns (52.918%)  route 4.064ns (47.082%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/Q
                         net (fo=11, routed)          1.037     3.181    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg_n_0_[1]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.818 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.935 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.052 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.169 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     4.169    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     4.286    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2/CO[3]
                         net (fo=1, routed)           0.000     4.403    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2/CO[3]
                         net (fo=1, routed)           0.000     4.520    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1/O[1]
                         net (fo=1, routed)           0.802     5.645    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_add_temp[29]
    SLICE_X68Y83         LUT2 (Prop_lut2_I0_O)        0.306     5.951 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2/O
                         net (fo=1, routed)           0.000     5.951    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.352 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          0.983     7.335    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.459 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000     7.459    design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.009 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.123    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.237    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.685 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1/O[1]
                         net (fo=1, routed)           1.241     9.927    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_th0[21]
    SLICE_X54Y85         LUT3 (Prop_lut3_I2_O)        0.331    10.258 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[23]_i_1__2/O
                         net (fo=1, routed)           0.000    10.258    design_1_i/audio_core_0/inst/u_Sin/z0[23]
    SLICE_X54Y85         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y85         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[23]/C
                         clock pessimism              0.079    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X54Y85         FDCE (Setup_fdce_C_D)        0.118    11.622    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[23]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 4.680ns (54.268%)  route 3.944ns (45.732%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/Q
                         net (fo=11, routed)          1.037     3.181    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg_n_0_[1]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.818 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.935 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.052 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.169 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     4.169    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     4.286    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2/CO[3]
                         net (fo=1, routed)           0.000     4.403    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2/CO[3]
                         net (fo=1, routed)           0.000     4.520    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1/O[1]
                         net (fo=1, routed)           0.802     5.645    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_add_temp[29]
    SLICE_X68Y83         LUT2 (Prop_lut2_I0_O)        0.306     5.951 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2/O
                         net (fo=1, routed)           0.000     5.951    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.352 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          0.983     7.335    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.459 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000     7.459    design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.009 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.123    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.237    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.465    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.799 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]_i_2__1/O[1]
                         net (fo=1, routed)           1.121     9.920    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_th0[25]
    SLICE_X54Y85         LUT3 (Prop_lut3_I2_O)        0.329    10.249 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[27]_i_1__2/O
                         net (fo=1, routed)           0.000    10.249    design_1_i/audio_core_0/inst/u_Sin/z0[27]
    SLICE_X54Y85         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y85         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[27]/C
                         clock pessimism              0.079    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X54Y85         FDCE (Setup_fdce_C_D)        0.118    11.622    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[27]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 4.551ns (52.832%)  route 4.063ns (47.168%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/Q
                         net (fo=11, routed)          1.037     3.181    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg_n_0_[1]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.818 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.935 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.052 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.169 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     4.169    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     4.286    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2/CO[3]
                         net (fo=1, routed)           0.000     4.403    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2/CO[3]
                         net (fo=1, routed)           0.000     4.520    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1/O[1]
                         net (fo=1, routed)           0.802     5.645    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_add_temp[29]
    SLICE_X68Y83         LUT2 (Prop_lut2_I0_O)        0.306     5.951 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2/O
                         net (fo=1, routed)           0.000     5.951    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.352 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          0.983     7.335    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.459 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000     7.459    design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.009 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.123    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.237    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.664 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1/O[3]
                         net (fo=1, routed)           1.240     9.905    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_th0[23]
    SLICE_X54Y85         LUT3 (Prop_lut3_I2_O)        0.335    10.240 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[25]_i_1__2/O
                         net (fo=1, routed)           0.000    10.240    design_1_i/audio_core_0/inst/u_Sin/z0[25]
    SLICE_X54Y85         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y85         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]/C
                         clock pessimism              0.079    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X54Y85         FDCE (Setup_fdce_C_D)        0.118    11.622    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 4.662ns (54.593%)  route 3.877ns (45.407%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/Q
                         net (fo=11, routed)          1.037     3.181    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg_n_0_[1]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.818 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.935 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.052 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.169 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     4.169    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     4.286    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2/CO[3]
                         net (fo=1, routed)           0.000     4.403    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2/CO[3]
                         net (fo=1, routed)           0.000     4.520    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1/O[1]
                         net (fo=1, routed)           0.802     5.645    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_add_temp[29]
    SLICE_X68Y83         LUT2 (Prop_lut2_I0_O)        0.306     5.951 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2/O
                         net (fo=1, routed)           0.000     5.951    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.352 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          0.983     7.335    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.459 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000     7.459    design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.009 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.123    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.237    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.465    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[25]_i_2__1_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.778 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]_i_2__1/O[3]
                         net (fo=1, routed)           1.055     9.833    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_th0[27]
    SLICE_X54Y86         LUT3 (Prop_lut3_I2_O)        0.332    10.165 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[29]_i_1__2/O
                         net (fo=1, routed)           0.000    10.165    design_1_i/audio_core_0/inst/u_Sin/z0[29]
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]/C
                         clock pessimism              0.079    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.118    11.622    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[29]
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.434ns (52.129%)  route 4.072ns (47.871%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.518     2.143 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/Q
                         net (fo=11, routed)          1.037     3.181    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg_n_0_[1]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.818 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1/CO[3]
                         net (fo=1, routed)           0.000     3.818    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_134__1_n_0
    SLICE_X66Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.935 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1/CO[3]
                         net (fo=1, routed)           0.000     3.935    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_122__1_n_0
    SLICE_X66Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.052 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_86__1_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.169 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1/CO[3]
                         net (fo=1, routed)           0.000     4.169    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_94__1_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.286 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1/CO[3]
                         net (fo=1, routed)           0.000     4.286    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_92__1_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.403 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2/CO[3]
                         net (fo=1, routed)           0.000     4.403    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_51__2_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.520 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2/CO[3]
                         net (fo=1, routed)           0.000     4.520    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_24__2_n_0
    SLICE_X66Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.843 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_57__1/O[1]
                         net (fo=1, routed)           0.802     5.645    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_add_temp[29]
    SLICE_X68Y83         LUT2 (Prop_lut2_I0_O)        0.306     5.951 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2/O
                         net (fo=1, routed)           0.000     5.951    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_26__2_n_0
    SLICE_X68Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.352 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2/CO[3]
                         net (fo=25, routed)          0.983     7.335    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_4__2_n_0
    SLICE_X64Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.459 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1/O
                         net (fo=1, routed)           0.000     7.459    design_1_i/audio_core_0/inst/u_Sin/z0_p[9]_i_5__1_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.009 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[9]_i_2__2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.123    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[13]_i_2__2_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.237    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[17]_i_2__2_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.550 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]_i_2__1/O[3]
                         net (fo=1, routed)           1.249     9.799    design_1_i/audio_core_0/inst/u_Sin/quad_correction_before_th0[19]
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.332    10.131 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[21]_i_1__2/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/audio_core_0/inst/u_Sin/z0[21]
    SLICE_X54Y84         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.495    11.498    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y84         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]/C
                         clock pessimism              0.079    11.577    
                         clock uncertainty           -0.074    11.503    
    SLICE_X54Y84         FDCE (Setup_fdce_C_D)        0.118    11.621    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[21]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 4.681ns (55.338%)  route 3.778ns (44.662%))
  Logic Levels:           18  (CARRY4=14 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDPE (Prop_fdpe_C_Q)         0.518     2.143 f  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.952     3.096    design_1_i/audio_core_0/inst/u_Sin/Q[2]
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[3]_i_4__1/O
                         net (fo=1, routed)           0.000     3.220    design_1_i/audio_core_0/inst/u_Sin/z0_p[3]_i_4__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.770    design_1_i/audio_core_0/inst/u_Sin_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1/CO[3]
                         net (fo=1, routed)           0.000     3.884    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1/CO[3]
                         net (fo=1, routed)           0.000     4.112    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1/CO[3]
                         net (fo=1, routed)           0.000     4.226    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.674 f  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2/O[1]
                         net (fo=1, routed)           0.573     5.247    design_1_i/audio_core_0/inst/u_Sin/HDL_Counter3_out1_reg[30][21]
    SLICE_X62Y84         LUT2 (Prop_lut2_I1_O)        0.303     5.550 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2/O
                         net (fo=1, routed)           0.000     5.550    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.083 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2/CO[3]
                         net (fo=23, routed)          1.247     7.329    design_1_i/audio_core_0/inst/u_Sin_n_1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.453 r  design_1_i/audio_core_0/inst/z0_p[10]_i_6__1/O
                         net (fo=1, routed)           0.000     7.453    design_1_i/audio_core_0/inst/z0_p[10]_i_6__1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.985 r  design_1_i/audio_core_0/inst/z0_p_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/audio_core_0/inst/z0_p_reg[10]_i_2__1_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/audio_core_0/inst/z0_p_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/audio_core_0/inst/z0_p_reg[14]_i_2__1_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  design_1_i/audio_core_0/inst/z0_p_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/audio_core_0/inst/z0_p_reg[18]_i_2__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  design_1_i/audio_core_0/inst/z0_p_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/audio_core_0/inst/z0_p_reg[22]_i_2__1_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  design_1_i/audio_core_0/inst/z0_p_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.441    design_1_i/audio_core_0/inst/z0_p_reg[26]_i_2__1_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.775 r  design_1_i/audio_core_0/inst/z0_p_reg[30]_i_2__1/O[1]
                         net (fo=1, routed)           1.006     9.781    design_1_i/audio_core_0/inst/u_Sin/HDL_Counter3_out1_reg[29][24]
    SLICE_X54Y86         LUT3 (Prop_lut3_I0_O)        0.303    10.084 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[28]_i_1__2/O
                         net (fo=1, routed)           0.000    10.084    design_1_i/audio_core_0/inst/u_Sin/z0[28]
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[28]/C
                         clock pessimism              0.079    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.077    11.581    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[28]
  -------------------------------------------------------------------
                         required time                         11.581    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.479ns  (logic 4.759ns (56.124%)  route 3.720ns (43.876%))
  Logic Levels:           18  (CARRY4=14 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y64         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[2]/Q
                         net (fo=12, routed)          0.755     2.898    design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg_n_0_[2]
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.022 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0/O
                         net (fo=1, routed)           0.000     3.022    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.554 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     3.554    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     3.668    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0/CO[3]
                         net (fo=1, routed)           0.000     3.782    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.209 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0/O[3]
                         net (fo=2, routed)           0.839     5.049    design_1_i/audio_core_0/inst/quad_correction_before_sub_temp_1[21]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.306     5.355 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0/O
                         net (fo=1, routed)           0.000     5.355    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.905 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.905    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.133 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0/CO[2]
                         net (fo=23, routed)          0.953     7.086    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.313     7.399 r  design_1_i/audio_core_0/inst/z0_p[7]_i_3/O
                         net (fo=1, routed)           0.000     7.399    design_1_i/audio_core_0/inst/z0_p[7]_i_3_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.775 r  design_1_i/audio_core_0/inst/z0_p_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.775    design_1_i/audio_core_0/inst/z0_p_reg[7]_i_2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 r  design_1_i/audio_core_0/inst/z0_p_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.892    design_1_i/audio_core_0/inst/z0_p_reg[11]_i_2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.009 r  design_1_i/audio_core_0/inst/z0_p_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/z0_p_reg[15]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  design_1_i/audio_core_0/inst/z0_p_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.126    design_1_i/audio_core_0/inst/z0_p_reg[19]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 r  design_1_i/audio_core_0/inst/z0_p_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/audio_core_0/inst/z0_p_reg[23]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.360 r  design_1_i/audio_core_0/inst/z0_p_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/audio_core_0/inst/z0_p_reg[27]_i_2_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.599 r  design_1_i/audio_core_0/inst/z0_p_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           1.173     9.772    design_1_i/audio_core_0/inst/u_Sin2/quad_correction_before_th00_in[25]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.333    10.105 r  design_1_i/audio_core_0/inst/u_Sin2/z0_p[30]_i_1__0/O
                         net (fo=1, routed)           0.000    10.105    design_1_i/audio_core_0/inst/u_Sin2/z0[30]
    SLICE_X54Y73         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.486    11.489    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X54Y73         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[30]/C
                         clock pessimism              0.079    11.568    
                         clock uncertainty           -0.074    11.494    
    SLICE_X54Y73         FDCE (Setup_fdce_C_D)        0.118    11.612    design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[30]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 4.663ns (55.647%)  route 3.717ns (44.353%))
  Logic Levels:           18  (CARRY4=14 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDPE (Prop_fdpe_C_Q)         0.518     2.143 f  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/Q
                         net (fo=11, routed)          0.952     3.096    design_1_i/audio_core_0/inst/u_Sin/Q[2]
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.220 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[3]_i_4__1/O
                         net (fo=1, routed)           0.000     3.220    design_1_i/audio_core_0/inst/u_Sin/z0_p[3]_i_4__1_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.770 r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.770    design_1_i/audio_core_0/inst/u_Sin_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.884 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1/CO[3]
                         net (fo=1, routed)           0.000     3.884    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_104__1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.998 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1/CO[3]
                         net (fo=1, routed)           0.000     3.998    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_103__1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.112 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1/CO[3]
                         net (fo=1, routed)           0.000     4.112    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_69__1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.226 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1/CO[3]
                         net (fo=1, routed)           0.000     4.226    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_70__1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.340 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     4.340    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_40__1_n_0
    SLICE_X63Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.674 f  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_37__2/O[1]
                         net (fo=1, routed)           0.573     5.247    design_1_i/audio_core_0/inst/u_Sin/HDL_Counter3_out1_reg[30][21]
    SLICE_X62Y84         LUT2 (Prop_lut2_I1_O)        0.303     5.550 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2/O
                         net (fo=1, routed)           0.000     5.550    design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_12__2_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.083 r  design_1_i/audio_core_0/inst/u_Sin/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__2/CO[3]
                         net (fo=23, routed)          1.247     7.329    design_1_i/audio_core_0/inst/u_Sin_n_1
    SLICE_X53Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.453 r  design_1_i/audio_core_0/inst/z0_p[10]_i_6__1/O
                         net (fo=1, routed)           0.000     7.453    design_1_i/audio_core_0/inst/z0_p[10]_i_6__1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.985 r  design_1_i/audio_core_0/inst/z0_p_reg[10]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.985    design_1_i/audio_core_0/inst/z0_p_reg[10]_i_2__1_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  design_1_i/audio_core_0/inst/z0_p_reg[14]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.099    design_1_i/audio_core_0/inst/z0_p_reg[14]_i_2__1_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  design_1_i/audio_core_0/inst/z0_p_reg[18]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/audio_core_0/inst/z0_p_reg[18]_i_2__1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  design_1_i/audio_core_0/inst/z0_p_reg[22]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/audio_core_0/inst/z0_p_reg[22]_i_2__1_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  design_1_i/audio_core_0/inst/z0_p_reg[26]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.441    design_1_i/audio_core_0/inst/z0_p_reg[26]_i_2__1_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.754 r  design_1_i/audio_core_0/inst/z0_p_reg[30]_i_2__1/O[3]
                         net (fo=1, routed)           0.945     9.699    design_1_i/audio_core_0/inst/u_Sin/HDL_Counter3_out1_reg[29][26]
    SLICE_X54Y86         LUT3 (Prop_lut3_I0_O)        0.306    10.005 r  design_1_i/audio_core_0/inst/u_Sin/z0_p[30]_i_1__2/O
                         net (fo=1, routed)           0.000    10.005    design_1_i/audio_core_0/inst/u_Sin/z0[30]
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[30]/C
                         clock pessimism              0.079    11.578    
                         clock uncertainty           -0.074    11.504    
    SLICE_X54Y86         FDCE (Setup_fdce_C_D)        0.081    11.585    design_1_i/audio_core_0/inst/u_Sin/z0_p_reg[30]
  -------------------------------------------------------------------
                         required time                         11.585    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 4.639ns (55.219%)  route 3.762ns (44.781%))
  Logic Levels:           17  (CARRY4=13 LUT1=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11.489 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.623     1.625    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y64         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.518     2.143 f  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[2]/Q
                         net (fo=12, routed)          0.755     2.898    design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg_n_0_[2]
    SLICE_X57Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.022 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0/O
                         net (fo=1, routed)           0.000     3.022    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_55__0_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.554 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     3.554    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_50__0_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0/CO[3]
                         net (fo=1, routed)           0.000     3.668    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_49__0_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.782 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0/CO[3]
                         net (fo=1, routed)           0.000     3.782    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_42__0_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.896 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0/CO[3]
                         net (fo=1, routed)           0.000     3.896    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_41__0_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.209 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_30__0/O[3]
                         net (fo=2, routed)           0.839     5.049    design_1_i/audio_core_0/inst/quad_correction_before_sub_temp_1[21]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.306     5.355 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0/O
                         net (fo=1, routed)           0.000     5.355    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_15__0_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.905 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     5.905    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_3__0_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.133 r  design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0/CO[2]
                         net (fo=23, routed)          0.953     7.086    design_1_i/audio_core_0/inst/negate_reg_reg_reg[3]_srl4_HwModeRegister1_reg_reg_c_2_i_2__0_n_1
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.313     7.399 r  design_1_i/audio_core_0/inst/z0_p[7]_i_3/O
                         net (fo=1, routed)           0.000     7.399    design_1_i/audio_core_0/inst/z0_p[7]_i_3_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.775 r  design_1_i/audio_core_0/inst/z0_p_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.775    design_1_i/audio_core_0/inst/z0_p_reg[7]_i_2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.892 r  design_1_i/audio_core_0/inst/z0_p_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.892    design_1_i/audio_core_0/inst/z0_p_reg[11]_i_2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.009 r  design_1_i/audio_core_0/inst/z0_p_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    design_1_i/audio_core_0/inst/z0_p_reg[15]_i_2_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.126 r  design_1_i/audio_core_0/inst/z0_p_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.126    design_1_i/audio_core_0/inst/z0_p_reg[19]_i_2_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.243 r  design_1_i/audio_core_0/inst/z0_p_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.243    design_1_i/audio_core_0/inst/z0_p_reg[23]_i_2_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.482 r  design_1_i/audio_core_0/inst/z0_p_reg[27]_i_2/O[2]
                         net (fo=1, routed)           1.215     9.697    design_1_i/audio_core_0/inst/u_Sin2/quad_correction_before_th00_in[21]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.330    10.027 r  design_1_i/audio_core_0/inst/u_Sin2/z0_p[26]_i_1__0/O
                         net (fo=1, routed)           0.000    10.027    design_1_i/audio_core_0/inst/u_Sin2/z0[26]
    SLICE_X54Y73         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.486    11.489    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X54Y73         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[26]/C
                         clock pessimism              0.079    11.568    
                         clock uncertainty           -0.074    11.494    
    SLICE_X54Y73         FDCE (Setup_fdce_C_D)        0.118    11.612    design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[26]
  -------------------------------------------------------------------
                         required time                         11.612    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  1.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.266%)  route 0.166ns (39.734%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.556     0.558    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X51Y81         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[20]/Q
                         net (fo=3, routed)           0.166     0.865    design_1_i/audio_core_0/inst/u_Sin/x3_p[20]
    SLICE_X52Y80         LUT3 (Prop_lut3_I1_O)        0.045     0.910 r  design_1_i/audio_core_0/inst/u_Sin/y4_p[18]_i_3__2/O
                         net (fo=1, routed)           0.000     0.910    design_1_i/audio_core_0/inst/u_Sin/y4_p[18]_i_3__2_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.976 r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[18]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.976    design_1_i/audio_core_0/inst/u_Sin/y4[17]
    SLICE_X52Y80         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.822     0.824    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X52Y80         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[17]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X52Y80         FDCE (Hold_fdce_C_D)         0.105     0.924    design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.266%)  route 0.166ns (39.734%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.557     0.559    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X51Y82         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[24]/Q
                         net (fo=3, routed)           0.166     0.866    design_1_i/audio_core_0/inst/u_Sin/x3_p[24]
    SLICE_X52Y81         LUT3 (Prop_lut3_I1_O)        0.045     0.911 r  design_1_i/audio_core_0/inst/u_Sin/y4_p[22]_i_3__2/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/audio_core_0/inst/u_Sin/y4_p[22]_i_3__2_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.977 r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[22]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.977    design_1_i/audio_core_0/inst/u_Sin/y4[21]
    SLICE_X52Y81         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.823     0.825    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X52Y81         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[21]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X52Y81         FDCE (Hold_fdce_C_D)         0.105     0.925    design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.266%)  route 0.166ns (39.734%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.558     0.560    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X51Y83         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[28]/Q
                         net (fo=3, routed)           0.166     0.867    design_1_i/audio_core_0/inst/u_Sin/x3_p[28]
    SLICE_X52Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.912 r  design_1_i/audio_core_0/inst/u_Sin/y4_p[26]_i_3__2/O
                         net (fo=1, routed)           0.000     0.912    design_1_i/audio_core_0/inst/u_Sin/y4_p[26]_i_3__2_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.978 r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[26]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.978    design_1_i/audio_core_0/inst/u_Sin/y4[25]
    SLICE_X52Y82         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.824     0.826    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X52Y82         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[25]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X52Y82         FDCE (Hold_fdce_C_D)         0.105     0.926    design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.266%)  route 0.166ns (39.734%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.553     0.555    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X51Y78         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[8]/Q
                         net (fo=3, routed)           0.166     0.862    design_1_i/audio_core_0/inst/u_Sin/x3_p[8]
    SLICE_X52Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.907 r  design_1_i/audio_core_0/inst/u_Sin/y4_p[6]_i_3__2/O
                         net (fo=1, routed)           0.000     0.907    design_1_i/audio_core_0/inst/u_Sin/y4_p[6]_i_3__2_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.973 r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[6]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.973    design_1_i/audio_core_0/inst/u_Sin/y4[5]
    SLICE_X52Y77         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.819     0.821    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X52Y77         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[5]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y77         FDCE (Hold_fdce_C_D)         0.105     0.921    design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.266%)  route 0.166ns (39.734%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.554     0.556    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X51Y79         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[12]/Q
                         net (fo=3, routed)           0.166     0.863    design_1_i/audio_core_0/inst/u_Sin/x3_p[12]
    SLICE_X52Y78         LUT3 (Prop_lut3_I1_O)        0.045     0.908 r  design_1_i/audio_core_0/inst/u_Sin/y4_p[10]_i_3__2/O
                         net (fo=1, routed)           0.000     0.908    design_1_i/audio_core_0/inst/u_Sin/y4_p[10]_i_3__2_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.974 r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[10]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.974    design_1_i/audio_core_0/inst/u_Sin/y4[9]
    SLICE_X52Y78         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.820     0.822    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X52Y78         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[9]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y78         FDCE (Hold_fdce_C_D)         0.105     0.922    design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.266%)  route 0.166ns (39.734%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.555     0.557    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X51Y80         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[16]/Q
                         net (fo=3, routed)           0.166     0.864    design_1_i/audio_core_0/inst/u_Sin/x3_p[16]
    SLICE_X52Y79         LUT3 (Prop_lut3_I1_O)        0.045     0.909 r  design_1_i/audio_core_0/inst/u_Sin/y4_p[14]_i_3__2/O
                         net (fo=1, routed)           0.000     0.909    design_1_i/audio_core_0/inst/u_Sin/y4_p[14]_i_3__2_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.975 r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[14]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.975    design_1_i/audio_core_0/inst/u_Sin/y4[13]
    SLICE_X52Y79         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.821     0.823    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X52Y79         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[13]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X52Y79         FDCE (Hold_fdce_C_D)         0.105     0.923    design_1_i/audio_core_0/inst/u_Sin/y4_p_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.252ns (59.167%)  route 0.174ns (40.833%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.553     0.555    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X51Y72         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[19]/Q
                         net (fo=3, routed)           0.174     0.870    design_1_i/audio_core_0/inst/u_Sin2/z0_p[19]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.915 r  design_1_i/audio_core_0/inst/u_Sin2/z1_p[20]_i_4__1/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/audio_core_0/inst/u_Sin2/z1_p[20]_i_4__1_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.981 r  design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.981    design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]_i_1__1_n_5
    SLICE_X55Y71         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.820     0.822    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X55Y71         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[19]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X55Y71         FDCE (Hold_fdce_C_D)         0.105     0.922    design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.249ns (58.463%)  route 0.177ns (41.537%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.553     0.555    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X51Y72         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_1_i/audio_core_0/inst/u_Sin2/z0_p_reg[19]/Q
                         net (fo=3, routed)           0.177     0.873    design_1_i/audio_core_0/inst/u_Sin2/z0_p[19]
    SLICE_X55Y71         LUT2 (Prop_lut2_I0_O)        0.045     0.918 r  design_1_i/audio_core_0/inst/u_Sin2/z1_p[20]_i_3__0/O
                         net (fo=1, routed)           0.000     0.918    design_1_i/audio_core_0/inst/u_Sin2/z1_p[20]_i_3__0_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.981 r  design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.981    design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]_i_1__1_n_4
    SLICE_X55Y71         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.820     0.822    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X55Y71         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X55Y71         FDCE (Hold_fdce_C_D)         0.105     0.922    design_1_i/audio_core_0/inst/u_Sin2/z1_p_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/y1_p_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/y2_p_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.251ns (54.612%)  route 0.209ns (45.388%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.558     0.560    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X52Y85         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y1_p_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  design_1_i/audio_core_0/inst/u_Sin/y1_p_reg[29]/Q
                         net (fo=47, routed)          0.209     0.909    design_1_i/audio_core_0/inst/u_Sin/y1_p[29]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.954 r  design_1_i/audio_core_0/inst/u_Sin/y2_p[30]_i_3__2/O
                         net (fo=1, routed)           0.000     0.954    design_1_i/audio_core_0/inst/u_Sin/y2_p[30]_i_3__2_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.019 r  design_1_i/audio_core_0/inst/u_Sin/y2_p_reg[30]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.019    design_1_i/audio_core_0/inst/u_Sin/y2[29]
    SLICE_X50Y83         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y2_p_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.826     0.828    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X50Y83         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/y2_p_reg[29]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X50Y83         FDCE (Hold_fdce_C_D)         0.134     0.957    design_1_i/audio_core_0/inst/u_Sin/y2_p_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin/x4_p_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.251ns (54.682%)  route 0.208ns (45.318%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.553     0.555    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X51Y78         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141     0.696 r  design_1_i/audio_core_0/inst/u_Sin/x3_p_reg[10]/Q
                         net (fo=3, routed)           0.208     0.904    design_1_i/audio_core_0/inst/u_Sin/x3_p[10]
    SLICE_X54Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.949 r  design_1_i/audio_core_0/inst/u_Sin/x4_p[11]_i_3__3/O
                         net (fo=1, routed)           0.000     0.949    design_1_i/audio_core_0/inst/u_Sin/x4_p[11]_i_3__3_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.014 r  design_1_i/audio_core_0/inst/u_Sin/x4_p_reg[11]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.014    design_1_i/audio_core_0/inst/u_Sin/x4_p_reg[11]_i_1__3_n_5
    SLICE_X54Y78         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x4_p_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.820     0.822    design_1_i/audio_core_0/inst/u_Sin/clk
    SLICE_X54Y78         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin/x4_p_reg[10]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X54Y78         FDCE (Hold_fdce_C_D)         0.134     0.951    design_1_i/audio_core_0/inst/u_Sin/x4_p_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y23     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y29     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y22     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_1_clk_wiz_0_0
  To Clock:  clk_25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.166ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/detected_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.890ns (10.543%)  route 7.552ns (89.457%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.030     8.817    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/finger_detection_0/inst/detected[0]_i_1/O
                         net (fo=8, routed)           1.105    10.046    design_1_i/finger_detection_0/inst/detected
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.503    41.506    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]/C
                         clock pessimism              0.006    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205    41.212    design_1_i/finger_detection_0/inst/detected_reg[1]
  -------------------------------------------------------------------
                         required time                         41.212    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 31.166    

Slack (MET) :             31.166ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/detected_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.890ns (10.543%)  route 7.552ns (89.457%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.030     8.817    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/finger_detection_0/inst/detected[0]_i_1/O
                         net (fo=8, routed)           1.105    10.046    design_1_i/finger_detection_0/inst/detected
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.503    41.506    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[2]/C
                         clock pessimism              0.006    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205    41.212    design_1_i/finger_detection_0/inst/detected_reg[2]
  -------------------------------------------------------------------
                         required time                         41.212    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 31.166    

Slack (MET) :             31.166ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/detected_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 0.890ns (10.543%)  route 7.552ns (89.457%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.030     8.817    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/finger_detection_0/inst/detected[0]_i_1/O
                         net (fo=8, routed)           1.105    10.046    design_1_i/finger_detection_0/inst/detected
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.503    41.506    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
                         clock pessimism              0.006    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X43Y101        FDRE (Setup_fdre_C_CE)      -0.205    41.212    design_1_i/finger_detection_0/inst/detected_reg[3]
  -------------------------------------------------------------------
                         required time                         41.212    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 31.166    

Slack (MET) :             31.211ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/detected_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 0.890ns (10.595%)  route 7.510ns (89.405%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.030     8.817    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/finger_detection_0/inst/detected[0]_i_1/O
                         net (fo=8, routed)           1.063    10.004    design_1_i/finger_detection_0/inst/detected
    SLICE_X40Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.506    41.509    design_1_i/finger_detection_0/inst/clk
    SLICE_X40Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[0]/C
                         clock pessimism              0.006    41.515    
                         clock uncertainty           -0.095    41.420    
    SLICE_X40Y101        FDRE (Setup_fdre_C_CE)      -0.205    41.215    design_1_i/finger_detection_0/inst/detected_reg[0]
  -------------------------------------------------------------------
                         required time                         41.215    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 31.211    

Slack (MET) :             31.391ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/detected_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 0.890ns (10.784%)  route 7.363ns (89.216%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.030     8.817    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/finger_detection_0/inst/detected[0]_i_1/O
                         net (fo=8, routed)           0.915     9.857    design_1_i/finger_detection_0/inst/detected
    SLICE_X42Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.503    41.506    design_1_i/finger_detection_0/inst/clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]_lopt_replica/C
                         clock pessimism              0.006    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X42Y101        FDRE (Setup_fdre_C_CE)      -0.169    41.248    design_1_i/finger_detection_0/inst/detected_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                 31.391    

Slack (MET) :             31.391ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/detected_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 0.890ns (10.784%)  route 7.363ns (89.216%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 41.506 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.030     8.817    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X43Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.941 r  design_1_i/finger_detection_0/inst/detected[0]_i_1/O
                         net (fo=8, routed)           0.915     9.857    design_1_i/finger_detection_0/inst/detected
    SLICE_X42Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.503    41.506    design_1_i/finger_detection_0/inst/clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]_lopt_replica/C
                         clock pessimism              0.006    41.512    
                         clock uncertainty           -0.095    41.417    
    SLICE_X42Y101        FDRE (Setup_fdre_C_CE)      -0.169    41.248    design_1_i/finger_detection_0/inst/detected_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                 31.391    

Slack (MET) :             31.635ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/x_coord_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.766ns (9.896%)  route 6.975ns (90.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.558     9.345    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.495    41.498    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[3]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X44Y116        FDRE (Setup_fdre_C_R)       -0.429    40.980    design_1_i/finger_detection_0/inst/x_coord_reg[3]
  -------------------------------------------------------------------
                         required time                         40.980    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 31.635    

Slack (MET) :             31.635ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/x_coord_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.766ns (9.896%)  route 6.975ns (90.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.558     9.345    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.495    41.498    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[4]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X44Y116        FDRE (Setup_fdre_C_R)       -0.429    40.980    design_1_i/finger_detection_0/inst/x_coord_reg[4]
  -------------------------------------------------------------------
                         required time                         40.980    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 31.635    

Slack (MET) :             31.635ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/x_coord_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.766ns (9.896%)  route 6.975ns (90.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.558     9.345    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.495    41.498    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[5]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X44Y116        FDRE (Setup_fdre_C_R)       -0.429    40.980    design_1_i/finger_detection_0/inst/x_coord_reg[5]
  -------------------------------------------------------------------
                         required time                         40.980    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 31.635    

Slack (MET) :             31.635ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/x_coord_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 0.766ns (9.896%)  route 6.975ns (90.104%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          5.265     7.387    design_1_i/finger_detection_0/inst/addr[12]
    SLICE_X47Y109        LUT4 (Prop_lut4_I2_O)        0.124     7.511 f  design_1_i/finger_detection_0/inst/x_coord[8]_i_5/O
                         net (fo=1, routed)           0.151     7.663    design_1_i/finger_detection_0/inst/x_coord[8]_i_5_n_0
    SLICE_X47Y109        LUT4 (Prop_lut4_I1_O)        0.124     7.787 r  design_1_i/finger_detection_0/inst/x_coord[8]_i_1/O
                         net (fo=82, routed)          1.558     9.345    design_1_i/finger_detection_0/inst/x_coord_0
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.495    41.498    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[6]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X44Y116        FDRE (Setup_fdre_C_R)       -0.429    40.980    design_1_i/finger_detection_0/inst/x_coord_reg[6]
  -------------------------------------------------------------------
                         required time                         40.980    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 31.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/hCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.555     0.557    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/ov7670_vga_0/U0/hCounter_reg[5]/Q
                         net (fo=7, routed)           0.060     0.781    design_1_i/ov7670_vga_0/U0/hCounter[5]
    SLICE_X59Y131        LUT6 (Prop_lut6_I2_O)        0.045     0.826 r  design_1_i/ov7670_vga_0/U0/hCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.826    design_1_i/ov7670_vga_0/U0/hCounter_0[8]
    SLICE_X59Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.823     0.825    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X59Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X59Y131        FDRE (Hold_fdre_C_D)         0.092     0.662    design_1_i/ov7670_vga_0/U0/hCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/hCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.681%)  route 0.121ns (39.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.555     0.557    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X59Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.141     0.698 f  design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/Q
                         net (fo=7, routed)           0.121     0.818    design_1_i/ov7670_vga_0/U0/hCounter[8]
    SLICE_X58Y131        LUT6 (Prop_lut6_I1_O)        0.045     0.863 r  design_1_i/ov7670_vga_0/U0/hCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.863    design_1_i/ov7670_vga_0/U0/hCounter_0[5]
    SLICE_X58Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.823     0.825    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[5]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.121     0.691    design_1_i/ov7670_vga_0/U0/hCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/hCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.287%)  route 0.123ns (39.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.555     0.557    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X59Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/ov7670_vga_0/U0/hCounter_reg[8]/Q
                         net (fo=7, routed)           0.123     0.820    design_1_i/ov7670_vga_0/U0/hCounter[8]
    SLICE_X58Y131        LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  design_1_i/ov7670_vga_0/U0/hCounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.865    design_1_i/ov7670_vga_0/U0/hCounter_0[9]
    SLICE_X58Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.823     0.825    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y131        FDRE                                         r  design_1_i/ov7670_vga_0/U0/hCounter_reg[9]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.120     0.690    design_1_i/ov7670_vga_0/U0/hCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/vCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.550     0.552    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X55Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/ov7670_vga_0/U0/vCounter_reg[2]/Q
                         net (fo=8, routed)           0.133     0.825    design_1_i/ov7670_vga_0/U0/vCounter[2]
    SLICE_X54Y127        LUT5 (Prop_lut5_I0_O)        0.048     0.873 r  design_1_i/ov7670_vga_0/U0/vCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.873    design_1_i/ov7670_vga_0/U0/vCounter[3]_i_1_n_0
    SLICE_X54Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.816     0.818    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X54Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[3]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X54Y127        FDRE (Hold_fdre_C_D)         0.131     0.696    design_1_i/ov7670_vga_0/U0/vCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/vCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.550     0.552    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X55Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.141     0.693 f  design_1_i/ov7670_vga_0/U0/vCounter_reg[2]/Q
                         net (fo=8, routed)           0.133     0.825    design_1_i/ov7670_vga_0/U0/vCounter[2]
    SLICE_X54Y127        LUT5 (Prop_lut5_I2_O)        0.045     0.870 r  design_1_i/ov7670_vga_0/U0/vCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.870    design_1_i/ov7670_vga_0/U0/vCounter[0]_i_1_n_0
    SLICE_X54Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.816     0.818    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X54Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[0]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X54Y127        FDRE (Hold_fdre_C_D)         0.120     0.685    design_1_i/ov7670_vga_0/U0/vCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/x_coord_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/x_coord_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.099%)  route 0.109ns (36.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.560     0.562    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y115        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/finger_detection_0/inst/x_coord_reg[0]/Q
                         net (fo=8, routed)           0.109     0.811    design_1_i/finger_detection_0/inst/x_coord[0]
    SLICE_X45Y115        LUT2 (Prop_lut2_I0_O)        0.045     0.856 r  design_1_i/finger_detection_0/inst/x_coord[1]_i_1/O
                         net (fo=1, routed)           0.000     0.856    design_1_i/finger_detection_0/inst/x_coord[1]_i_1_n_0
    SLICE_X45Y115        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.827     0.829    design_1_i/finger_detection_0/inst/clk
    SLICE_X45Y115        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[1]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X45Y115        FDRE (Hold_fdre_C_D)         0.091     0.666    design_1_i/finger_detection_0/inst/x_coord_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/vCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.548     0.550    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X54Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y126        FDRE (Prop_fdre_C_Q)         0.148     0.698 r  design_1_i/ov7670_vga_0/U0/vCounter_reg[7]/Q
                         net (fo=7, routed)           0.073     0.771    design_1_i/ov7670_vga_0/U0/vCounter[7]
    SLICE_X54Y126        LUT6 (Prop_lut6_I4_O)        0.098     0.869 r  design_1_i/ov7670_vga_0/U0/vCounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.869    design_1_i/ov7670_vga_0/U0/vCounter[8]_i_1_n_0
    SLICE_X54Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.814     0.816    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X54Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[8]/C
                         clock pessimism             -0.267     0.550    
    SLICE_X54Y126        FDRE (Hold_fdre_C_D)         0.121     0.671    design_1_i/ov7670_vga_0/U0/vCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/x_coord_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/x_coord_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.560     0.562    design_1_i/finger_detection_0/inst/clk
    SLICE_X45Y115        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/finger_detection_0/inst/x_coord_reg[1]/Q
                         net (fo=7, routed)           0.121     0.824    design_1_i/finger_detection_0/inst/x_coord[1]
    SLICE_X44Y115        LUT3 (Prop_lut3_I2_O)        0.045     0.869 r  design_1_i/finger_detection_0/inst/x_coord[2]_i_1/O
                         net (fo=1, routed)           0.000     0.869    design_1_i/finger_detection_0/inst/x_coord[2]_i_1_n_0
    SLICE_X44Y115        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.827     0.829    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y115        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[2]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.092     0.667    design_1_i/finger_detection_0/inst/x_coord_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/x_coord_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/finger_detection_0/inst/x_coord_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.559     0.561    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.128     0.689 r  design_1_i/finger_detection_0/inst/x_coord_reg[4]/Q
                         net (fo=10, routed)          0.091     0.780    design_1_i/finger_detection_0/inst/x_coord[4]
    SLICE_X44Y116        LUT6 (Prop_lut6_I5_O)        0.099     0.879 r  design_1_i/finger_detection_0/inst/x_coord[5]_i_1/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/finger_detection_0/inst/x_coord[5]_i_1_n_0
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.826     0.828    design_1_i/finger_detection_0/inst/clk
    SLICE_X44Y116        FDRE                                         r  design_1_i/finger_detection_0/inst/x_coord_reg[5]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X44Y116        FDRE (Hold_fdre_C_D)         0.092     0.653    design_1_i/finger_detection_0/inst/x_coord_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/vCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.550     0.552    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X54Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/ov7670_vga_0/U0/vCounter_reg[5]/Q
                         net (fo=9, routed)           0.149     0.865    design_1_i/ov7670_vga_0/U0/vCounter[5]
    SLICE_X54Y127        LUT6 (Prop_lut6_I5_O)        0.045     0.910 r  design_1_i/ov7670_vga_0/U0/vCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.910    design_1_i/ov7670_vga_0/U0/vCounter[5]_i_1_n_0
    SLICE_X54Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.816     0.818    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X54Y127        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vCounter_reg[5]/C
                         clock pessimism             -0.267     0.552    
    SLICE_X54Y127        FDRE (Hold_fdre_C_D)         0.121     0.673    design_1_i/ov7670_vga_0/U0/vCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y114    design_1_i/finger_detection_0/inst/blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y114    design_1_i/finger_detection_0/inst/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y101    design_1_i/finger_detection_0/inst/detected_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y109    design_1_i/finger_detection_0/inst/detected_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y101    design_1_i/finger_detection_0/inst/detected_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y101    design_1_i/finger_detection_0/inst/detected_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y101    design_1_i/finger_detection_0/inst/detected_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y109    design_1_i/finger_detection_0/inst/detected_reg[2]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y110    design_1_i/finger_detection_0/inst/nw1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y110    design_1_i/finger_detection_0/inst/nw1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y111    design_1_i/finger_detection_0/inst/nw1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y111    design_1_i/finger_detection_0/inst/nw1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y111    design_1_i/finger_detection_0/inst/nw1_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y111    design_1_i/finger_detection_0/inst/nw1_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y110    design_1_i/finger_detection_0/inst/nw1_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y110    design_1_i/finger_detection_0/inst/nw1_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y105    design_1_i/finger_detection_0/inst/nw2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y105    design_1_i/finger_detection_0/inst/nw2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y114    design_1_i/finger_detection_0/inst/blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y114    design_1_i/finger_detection_0/inst/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y109    design_1_i/finger_detection_0/inst/detected_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y101    design_1_i/finger_detection_0/inst/detected_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y101    design_1_i/finger_detection_0/inst/detected_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y101    design_1_i/finger_detection_0/inst/detected_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y109    design_1_i/finger_detection_0/inst/detected_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y101    design_1_i/finger_detection_0/inst/detected_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y101    design_1_i/finger_detection_0/inst/detected_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y114    design_1_i/finger_detection_0/inst/green_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_design_1_clk_wiz_0_0
  To Clock:  clk_50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.826ns (35.855%)  route 5.056ns (64.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.875     7.386    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          2.046     9.557    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.595    21.598    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
                         clock pessimism              0.079    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X7Y86          FDSE (Setup_fdse_C_CE)      -0.205    21.389    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         21.389    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.826ns (35.855%)  route 5.056ns (64.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.875     7.386    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          2.046     9.557    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.595    21.598    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
                         clock pessimism              0.079    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X7Y86          FDSE (Setup_fdse_C_CE)      -0.205    21.389    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         21.389    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.826ns (35.855%)  route 5.056ns (64.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.875     7.386    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          2.046     9.557    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.595    21.598    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
                         clock pessimism              0.079    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X7Y86          FDSE (Setup_fdse_C_CE)      -0.205    21.389    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         21.389    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.826ns (35.855%)  route 5.056ns (64.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.875     7.386    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          2.046     9.557    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.595    21.598    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X7Y86          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C
                         clock pessimism              0.079    21.677    
                         clock uncertainty           -0.084    21.594    
    SLICE_X7Y86          FDSE (Setup_fdse_C_CE)      -0.205    21.389    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         21.389    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.826ns (37.801%)  route 4.650ns (62.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.880     7.391    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.636     9.151    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.597    21.600    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
                         clock pessimism              0.079    21.679    
                         clock uncertainty           -0.084    21.596    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.524    21.072    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.826ns (37.801%)  route 4.650ns (62.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.880     7.391    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.636     9.151    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.597    21.600    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]/C
                         clock pessimism              0.079    21.679    
                         clock uncertainty           -0.084    21.596    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.524    21.072    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.826ns (37.801%)  route 4.650ns (62.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.880     7.391    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.636     9.151    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.597    21.600    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[21]/C
                         clock pessimism              0.079    21.679    
                         clock uncertainty           -0.084    21.596    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.524    21.072    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.826ns (37.801%)  route 4.650ns (62.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.880     7.391    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.636     9.151    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.597    21.600    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/C
                         clock pessimism              0.079    21.679    
                         clock uncertainty           -0.084    21.596    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.524    21.072    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.826ns (37.801%)  route 4.650ns (62.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.880     7.391    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.636     9.151    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.597    21.600    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/C
                         clock pessimism              0.079    21.679    
                         clock uncertainty           -0.084    21.596    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.524    21.072    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 11.921    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.826ns (37.801%)  route 4.650ns (62.199%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 21.600 - 20.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.673     1.675    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X0Y30         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.129 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           1.289     5.418    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[9]
    SLICE_X5Y73          LUT4 (Prop_lut4_I0_O)        0.124     5.542 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.846     6.387    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_4_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.124     6.511 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.880     7.391    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.515 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          1.636     9.151    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.597    21.600    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.079    21.679    
                         clock uncertainty           -0.084    21.596    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.524    21.072    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 11.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.589     0.591    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X3Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.100     0.832    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X1Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.859     0.861    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X1Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.070     0.674    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.592     0.594    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X3Y72          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[0]/Q
                         net (fo=7, routed)           0.110     0.845    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg__0[0]
    SLICE_X2Y72          LUT2 (Prop_lut2_I0_O)        0.045     0.890 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[1]_i_1/O
                         net (fo=2, routed)           0.000     0.890    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_rep[1]_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.862     0.864    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X2Y72          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.120     0.727    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.589     0.591    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X4Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/Q
                         net (fo=1, routed)           0.086     0.817    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[12]
    SLICE_X5Y73          LUT3 (Prop_lut3_I0_O)        0.045     0.862 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.862    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[13]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.857     0.859    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X5Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[13]/C
                         clock pessimism             -0.255     0.604    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.091     0.695    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.590     0.592    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X0Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.109     0.842    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg__1[0]
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.048     0.890 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000     0.890    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_0_in__0[3]
    SLICE_X1Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.860     0.862    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X1Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.105     0.710    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.588     0.590    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.164     0.754 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.101     0.855    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X4Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.856     0.858    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X4Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.066     0.669    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/debounce_0/inst/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_191_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.408%)  route 0.156ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.589     0.591    design_1_i/debounce_0/inst/clk
    SLICE_X3Y75          FDRE                                         r  design_1_i/debounce_0/inst/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  design_1_i/debounce_0/inst/o_reg/Q
                         net (fo=17, routed)          0.156     0.888    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/resend
    SLICE_X5Y74          FDCE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_191_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.856     0.858    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X5Y74          FDCE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_191_cooolDelFlop/C
                         clock pessimism             -0.234     0.624    
    SLICE_X5Y74          FDCE (Hold_fdce_C_D)         0.070     0.694    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_191_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.590     0.592    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X1Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[3]/Q
                         net (fo=5, routed)           0.131     0.864    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg__1[3]
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.049     0.913 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000     0.913    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/p_0_in__0[4]
    SLICE_X0Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.860     0.862    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X0Y73          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.107     0.712    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.589     0.591    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X3Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.128     0.719 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/Q
                         net (fo=1, routed)           0.086     0.804    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[7]
    SLICE_X3Y74          LUT3 (Prop_lut3_I0_O)        0.102     0.906 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.906    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr[8]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.859     0.861    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X3Y74          FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.107     0.698    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.599     0.601    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDSE (Prop_fdse_C_Q)         0.148     0.749 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.094     0.843    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[27]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.101     0.944 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000     0.944    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[28]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.870     0.872    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X6Y88          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.271     0.601    
    SLICE_X6Y88          FDSE (Hold_fdse_C_D)         0.131     0.732    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.598     0.600    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X7Y87          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDSE (Prop_fdse_C_Q)         0.141     0.741 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/Q
                         net (fo=1, routed)           0.156     0.897    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[13]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.042     0.939 r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[14]_i_1/O
                         net (fo=1, routed)           0.000     0.939    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr[14]_i_1_n_0
    SLICE_X7Y87          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.868     0.870    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X7Y87          FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
                         clock pessimism             -0.270     0.600    
    SLICE_X7Y87          FDSE (Hold_fdse_C_D)         0.107     0.707    design_1_i/ov7670_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y22     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y19     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y20     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y17     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y18     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y73      design_1_i/debounce_0/inst/c_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y75      design_1_i/debounce_0/inst/c_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y75      design_1_i/debounce_0/inst/c_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y76      design_1_i/debounce_0/inst/c_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y76      design_1_i/debounce_0/inst/c_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y76      design_1_i/debounce_0/inst/c_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y76      design_1_i/debounce_0/inst/c_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y77      design_1_i/debounce_0/inst/c_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y77      design_1_i/debounce_0/inst/c_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y77      design_1_i/debounce_0/inst/c_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y75      design_1_i/debounce_0/inst/c_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y75      design_1_i/debounce_0/inst/c_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y78      design_1_i/debounce_0/inst/c_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y78      design_1_i/debounce_0/inst/c_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y78      design_1_i/debounce_0/inst/c_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y78      design_1_i/debounce_0/inst/c_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y74      design_1_i/debounce_0/inst/c_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y74      design_1_i/debounce_0/inst/c_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y74      design_1_i/debounce_0/inst/c_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y74      design_1_i/debounce_0/inst/c_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.182ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.527ns  (logic 0.772ns (21.889%)  route 2.755ns (78.111%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 36.895 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.898    23.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    24.020 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.020    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[4]
    SLICE_X40Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.679    36.895    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.313    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X40Y41         FDCE (Setup_fdce_C_D)        0.029    37.202    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.202    
                         arrival time                         -24.020    
  -------------------------------------------------------------------
                         slack                                 13.182    

Slack (MET) :             13.531ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.179ns  (logic 0.772ns (24.286%)  route 2.407ns (75.714%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.550    23.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y40         LUT4 (Prop_lut4_I0_O)        0.124    23.672 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.672    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[2]
    SLICE_X40Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.313    37.207    
                         clock uncertainty           -0.035    37.172    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.031    37.203    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                         -23.672    
  -------------------------------------------------------------------
                         slack                                 13.531    

Slack (MET) :             13.547ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.207ns  (logic 0.800ns (24.947%)  route 2.407ns (75.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.550    23.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.152    23.700 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.700    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[3]
    SLICE_X40Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.313    37.207    
                         clock uncertainty           -0.035    37.172    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.075    37.247    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -23.700    
  -------------------------------------------------------------------
                         slack                                 13.547    

Slack (MET) :             13.608ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.103ns  (logic 0.772ns (24.881%)  route 2.331ns (75.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.562ns = ( 36.895 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.474    23.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y41         LUT4 (Prop_lut4_I0_O)        0.124    23.596 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.596    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[7]
    SLICE_X40Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.679    36.895    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y41         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.313    37.208    
                         clock uncertainty           -0.035    37.173    
    SLICE_X40Y41         FDCE (Setup_fdce_C_D)        0.031    37.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.204    
                         arrival time                         -23.596    
  -------------------------------------------------------------------
                         slack                                 13.608    

Slack (MET) :             13.683ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.077ns  (logic 0.772ns (25.092%)  route 2.305ns (74.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.447    23.446    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y40         LUT2 (Prop_lut2_I0_O)        0.124    23.570 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.570    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[0]
    SLICE_X38Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.313    37.207    
                         clock uncertainty           -0.035    37.172    
    SLICE_X38Y40         FDCE (Setup_fdce_C_D)        0.081    37.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.253    
                         arrival time                         -23.570    
  -------------------------------------------------------------------
                         slack                                 13.683    

Slack (MET) :             13.694ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.103ns  (logic 0.798ns (25.720%)  route 2.305ns (74.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.447    23.446    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y40         LUT5 (Prop_lut5_I0_O)        0.150    23.596 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.596    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[5]
    SLICE_X38Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.313    37.207    
                         clock uncertainty           -0.035    37.172    
    SLICE_X38Y40         FDCE (Setup_fdce_C_D)        0.118    37.290    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.290    
                         arrival time                         -23.596    
  -------------------------------------------------------------------
                         slack                                 13.694    

Slack (MET) :             13.736ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.990ns  (logic 0.798ns (26.687%)  route 2.192ns (73.313%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.335    23.333    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y40         LUT3 (Prop_lut3_I0_O)        0.150    23.483 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.483    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[1]
    SLICE_X40Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.313    37.207    
                         clock uncertainty           -0.035    37.172    
    SLICE_X40Y40         FDCE (Setup_fdce_C_D)        0.047    37.219    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.219    
                         arrival time                         -23.483    
  -------------------------------------------------------------------
                         slack                                 13.736    

Slack (MET) :             13.941ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.817ns  (logic 0.772ns (27.403%)  route 2.045ns (72.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.857    21.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.188    23.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    23.310 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.310    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[6]
    SLICE_X38Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.678    36.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.313    37.207    
                         clock uncertainty           -0.035    37.172    
    SLICE_X38Y40         FDCE (Setup_fdce_C_D)        0.079    37.251    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                         -23.310    
  -------------------------------------------------------------------
                         slack                                 13.941    

Slack (MET) :             14.150ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.704ns (30.972%)  route 1.569ns (69.028%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 20.066 - 16.667 ) 
    Source Clock Delay      (SCD):    3.829ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092     2.092    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.188 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.640     3.829    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X29Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.456     4.285 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.840     5.125    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124     5.249 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.394     5.643    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X33Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.767 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.335     6.102    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    18.459    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.550 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516    20.066    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.385    20.451    
                         clock uncertainty           -0.035    20.416    
    SLICE_X34Y54         FDRE (Setup_fdre_C_CE)      -0.164    20.252    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.252    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 14.150    

Slack (MET) :             14.709ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.978ns  (logic 0.772ns (39.028%)  route 1.206ns (60.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns = ( 36.733 - 33.333 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 20.493 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.638    20.493    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y54         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.524    21.017 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.323    21.340    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X33Y54         LUT6 (Prop_lut6_I4_O)        0.124    21.464 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.883    22.347    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    22.471 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.471    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X34Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516    36.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X34Y55         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.402    37.135    
                         clock uncertainty           -0.035    37.099    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.081    37.180    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.180    
                         arrival time                         -22.471    
  -------------------------------------------------------------------
                         slack                                 14.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.423    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X31Y59         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.564 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.110     1.674    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y58         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.839     1.828    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y58         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.389     1.439    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.556    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.423    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X31Y59         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.564 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.110     1.674    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y58         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.839     1.828    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y58         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.389     1.439    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.554    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.568     1.423    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X31Y59         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.564 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.674    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X30Y58         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.839     1.828    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y58         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.389     1.439    
    SLICE_X30Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.548    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.774%)  route 0.131ns (48.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.628     1.484    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.131     1.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[9]
    SLICE_X42Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.902     1.891    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                         clock pessimism             -0.371     1.520    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.075     1.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.569     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y58         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.112     1.677    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X29Y57         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.839     1.828    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y57         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.388     1.440    
    SLICE_X29Y57         FDPE (Hold_fdpe_C_D)         0.070     1.510    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.622     1.478    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y27         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.118     1.737    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[21]
    SLICE_X65Y27         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.895     1.884    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y27         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.393     1.491    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.070     1.561    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.569     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/Q
                         net (fo=1, routed)           0.116     1.681    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6_n_0
    SLICE_X28Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.839     1.828    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                         clock pessimism             -0.391     1.437    
    SLICE_X28Y59         FDCE (Hold_fdce_C_D)         0.066     1.503    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.590%)  route 0.098ns (34.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.569     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X32Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.098     1.662    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][5]
    SLICE_X33Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.707 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.707    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X33Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.829    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X33Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.392     1.437    
    SLICE_X33Y56         FDCE (Hold_fdce_C_D)         0.092     1.529    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.569     1.424    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDCE (Prop_fdce_C_Q)         0.141     1.565 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.122     1.687    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X28Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.839     1.828    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y59         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.391     1.437    
    SLICE_X28Y59         FDCE (Hold_fdce_C_D)         0.070     1.507    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.080%)  route 0.128ns (43.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.628     1.484    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.128     1.776    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X47Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.900     1.889    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.371     1.518    
    SLICE_X47Y36         FDCE (Hold_fdce_C_D)         0.072     1.590    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X34Y54   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y55   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y55   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X29Y56   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y23   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y23   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y23   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y23   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y30   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y32   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y57   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y58   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y29   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y30   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y31   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.253ns  (logic 1.080ns (20.561%)  route 4.173ns (79.439%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 35.729 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.255    23.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.396    35.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.196    35.925    
                         clock uncertainty           -0.035    35.890    
    SLICE_X41Y36         FDCE (Setup_fdce_C_CE)      -0.298    35.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                 11.907    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.253ns  (logic 1.080ns (20.561%)  route 4.173ns (79.439%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 35.729 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.255    23.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.396    35.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.196    35.925    
                         clock uncertainty           -0.035    35.890    
    SLICE_X41Y36         FDCE (Setup_fdce_C_CE)      -0.298    35.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                 11.907    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.253ns  (logic 1.080ns (20.561%)  route 4.173ns (79.439%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 35.729 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.255    23.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.396    35.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.196    35.925    
                         clock uncertainty           -0.035    35.890    
    SLICE_X41Y36         FDCE (Setup_fdce_C_CE)      -0.298    35.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                 11.907    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.253ns  (logic 1.080ns (20.561%)  route 4.173ns (79.439%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 35.729 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.255    23.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.396    35.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.196    35.925    
                         clock uncertainty           -0.035    35.890    
    SLICE_X41Y36         FDCE (Setup_fdce_C_CE)      -0.298    35.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.592    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                 11.907    

Slack (MET) :             11.995ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.936ns  (logic 1.080ns (21.879%)  route 3.856ns (78.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.169ns = ( 35.502 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.938    23.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.169    35.502    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.196    35.698    
                         clock uncertainty           -0.035    35.662    
    SLICE_X36Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.364    
                         arrival time                         -23.369    
  -------------------------------------------------------------------
                         slack                                 11.995    

Slack (MET) :             11.995ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.936ns  (logic 1.080ns (21.879%)  route 3.856ns (78.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.169ns = ( 35.502 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.938    23.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X37Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.169    35.502    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X37Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.196    35.698    
                         clock uncertainty           -0.035    35.662    
    SLICE_X37Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.364    
                         arrival time                         -23.369    
  -------------------------------------------------------------------
                         slack                                 11.995    

Slack (MET) :             12.075ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.963ns  (logic 1.080ns (21.759%)  route 3.883ns (78.241%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 35.608 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.966    23.396    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.275    35.608    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.196    35.804    
                         clock uncertainty           -0.035    35.769    
    SLICE_X41Y38         FDCE (Setup_fdce_C_CE)      -0.298    35.471    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.471    
                         arrival time                         -23.396    
  -------------------------------------------------------------------
                         slack                                 12.075    

Slack (MET) :             12.276ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.644ns  (logic 1.080ns (23.257%)  route 3.564ns (76.743%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns = ( 35.490 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.646    23.076    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.157    35.490    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.196    35.686    
                         clock uncertainty           -0.035    35.651    
    SLICE_X40Y39         FDCE (Setup_fdce_C_CE)      -0.298    35.353    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.353    
                         arrival time                         -23.076    
  -------------------------------------------------------------------
                         slack                                 12.276    

Slack (MET) :             12.453ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.777ns  (logic 1.080ns (22.607%)  route 3.697ns (77.393%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns = ( 35.798 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.191    22.105    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.326    22.431 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.780    23.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X38Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.465    35.798    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.196    35.994    
                         clock uncertainty           -0.035    35.959    
    SLICE_X38Y37         FDCE (Setup_fdce_C_CE)      -0.295    35.664    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.664    
                         arrival time                         -23.210    
  -------------------------------------------------------------------
                         slack                                 12.453    

Slack (MET) :             12.797ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.493ns  (logic 1.080ns (24.037%)  route 3.413ns (75.963%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.524ns = ( 35.857 - 33.333 ) 
    Source Clock Delay      (SCD):    1.766ns = ( 18.433 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.766    18.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.303    18.736 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.906    19.641    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.299    19.940 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.822    20.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X35Y54         LUT4 (Prop_lut4_I2_O)        0.152    20.914 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           1.188    22.102    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.326    22.428 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.498    22.926    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X42Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.524    35.857    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y40         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.196    36.053    
                         clock uncertainty           -0.035    36.018    
    SLICE_X42Y40         FDCE (Setup_fdce_C_CE)      -0.295    35.723    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.723    
                         arrival time                         -22.926    
  -------------------------------------------------------------------
                         slack                                 12.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.191%)  route 0.175ns (51.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.728     0.728    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.118     0.846 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.022    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.067 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.067    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.844     0.844    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.116     0.728    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.063     0.791    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.163ns (41.130%)  route 0.233ns (58.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.728     0.728    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.118     0.846 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.125 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.125    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.844     0.844    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.116     0.728    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.064     0.792    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.201ns (45.170%)  route 0.244ns (54.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.728     0.728    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.102     0.830 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.099     1.173 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.173    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.844     0.844    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.116     0.728    
    SLICE_X30Y54         FDCE (Hold_fdce_C_D)         0.074     0.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.656ns  (logic 0.163ns (24.854%)  route 0.493ns (75.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 17.577 - 16.667 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 17.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.653    17.319    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.118    17.437 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.297    17.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.045    17.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.196    17.975    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X28Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.911    17.577    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X28Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.075    17.502    
    SLICE_X28Y54         FDCE (Hold_fdce_C_CE)       -0.075    17.427    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.427    
                         arrival time                          17.975    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.163ns (24.697%)  route 0.497ns (75.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 17.522 - 16.667 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 17.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.653    17.319    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.118    17.437 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.297    17.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.045    17.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.200    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.855    17.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.075    17.447    
    SLICE_X32Y54         FDCE (Hold_fdce_C_CE)       -0.075    17.372    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.372    
                         arrival time                          17.979    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.163ns (24.697%)  route 0.497ns (75.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 17.522 - 16.667 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 17.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.653    17.319    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.118    17.437 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.297    17.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.045    17.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.200    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.855    17.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.075    17.447    
    SLICE_X32Y54         FDCE (Hold_fdce_C_CE)       -0.075    17.372    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.372    
                         arrival time                          17.979    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.163ns (24.697%)  route 0.497ns (75.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 17.522 - 16.667 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 17.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.653    17.319    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.118    17.437 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.297    17.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.045    17.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.200    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.855    17.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.075    17.447    
    SLICE_X32Y54         FDCE (Hold_fdce_C_CE)       -0.075    17.372    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.372    
                         arrival time                          17.979    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.163ns (24.697%)  route 0.497ns (75.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 17.522 - 16.667 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 17.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.653    17.319    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.118    17.437 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.297    17.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.045    17.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.200    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.855    17.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.075    17.447    
    SLICE_X32Y54         FDCE (Hold_fdce_C_CE)       -0.075    17.372    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.372    
                         arrival time                          17.979    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.163ns (24.697%)  route 0.497ns (75.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 17.522 - 16.667 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 17.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.653    17.319    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.118    17.437 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.297    17.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.045    17.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.200    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.855    17.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.075    17.447    
    SLICE_X32Y54         FDCE (Hold_fdce_C_CE)       -0.075    17.372    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.372    
                         arrival time                          17.979    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.660ns  (logic 0.163ns (24.697%)  route 0.497ns (75.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 17.522 - 16.667 ) 
    Source Clock Delay      (SCD):    0.653ns = ( 17.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.653    17.319    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X30Y56         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.118    17.437 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.297    17.734    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I4_O)        0.045    17.779 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.200    17.979    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.855    17.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y54         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.075    17.447    
    SLICE_X32Y54         FDCE (Hold_fdce_C_CE)       -0.075    17.372    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.372    
                         arrival time                          17.979    
  -------------------------------------------------------------------
                         slack                                  0.607    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y40  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y40  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y36  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y36  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y36  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y36  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y39  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y37  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y37  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X30Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X33Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X32Y54  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       28.059ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.059ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[56]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.836ns  (logic 0.456ns (24.838%)  route 1.380ns (75.162%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[56]/C
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[56]/Q
                         net (fo=1, routed)           1.380     1.836    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[56]
    SLICE_X61Y53         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X61Y53         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.836    
  -------------------------------------------------------------------
                         slack                                 28.059    

Slack (MET) :             28.112ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.783ns  (logic 0.456ns (25.572%)  route 1.327ns (74.428%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[60]/C
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[60]/Q
                         net (fo=1, routed)           1.327     1.783    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[60]
    SLICE_X59Y52         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 28.112    

Slack (MET) :             28.154ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.190%)  route 1.285ns (73.810%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[40]/C
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           1.285     1.741    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[40]
    SLICE_X61Y52         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X61Y52         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.741    
  -------------------------------------------------------------------
                         slack                                 28.154    

Slack (MET) :             28.211ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.680ns  (logic 0.518ns (30.838%)  route 1.162ns (69.162%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[41]/C
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           1.162     1.680    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[41]
    SLICE_X59Y53         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)       -0.109    29.891    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         required time                         29.891    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                 28.211    

Slack (MET) :             28.244ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.700ns  (logic 0.456ns (26.824%)  route 1.244ns (73.176%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           1.244     1.700    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[27]
    SLICE_X62Y53         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X62Y53         FDRE (Setup_fdre_C_D)       -0.056    29.944    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         29.944    
                         arrival time                          -1.700    
  -------------------------------------------------------------------
                         slack                                 28.244    

Slack (MET) :             28.353ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.542ns  (logic 0.518ns (33.594%)  route 1.024ns (66.406%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.024     1.542    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X59Y52         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                 28.353    

Slack (MET) :             28.414ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.483ns  (logic 0.518ns (34.924%)  route 0.965ns (65.076%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.965     1.483    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[24]
    SLICE_X59Y53         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)       -0.103    29.897    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         29.897    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                 28.414    

Slack (MET) :             28.491ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.462ns  (logic 0.456ns (31.182%)  route 1.006ns (68.818%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           1.006     1.462    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[15]
    SLICE_X62Y49         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X62Y49         FDRE (Setup_fdre_C_D)       -0.047    29.953    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         29.953    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 28.491    

Slack (MET) :             28.531ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.376ns  (logic 0.518ns (37.644%)  route 0.858ns (62.356%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.858     1.376    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X55Y48         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y48         FDRE (Setup_fdre_C_D)       -0.093    29.907    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                 28.531    

Slack (MET) :             28.554ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.415ns  (logic 0.518ns (36.616%)  route 0.897ns (63.384%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE                         0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[47]/C
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.897     1.415    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[47]
    SLICE_X56Y48         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X56Y48         FDRE (Setup_fdre_C_D)       -0.031    29.969    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                 28.554    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.580ns (13.697%)  route 3.654ns (86.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 f  design_1_i/finger_detection_0/inst/detected_reg[1]/Q
                         net (fo=31, routed)          3.654     5.734    design_1_i/audio_core_0/inst/note_d6
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.124     5.858 r  design_1_i/audio_core_0/inst/HDL_Counter1_out1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.858    design_1_i/audio_core_0/inst/HDL_Counter1_out1[1]_i_1_n_0
    SLICE_X52Y64         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/clk
    SLICE_X52Y64         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[1]/C
                         clock pessimism             -0.101    11.398    
                         clock uncertainty           -0.215    11.184    
    SLICE_X52Y64         FDPE (Setup_fdpe_C_D)        0.029    11.213    design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.580ns (13.772%)  route 3.631ns (86.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 r  design_1_i/finger_detection_0/inst/detected_reg[1]/Q
                         net (fo=31, routed)          3.631     5.711    design_1_i/audio_core_0/inst/note_d6
    SLICE_X53Y63         LUT5 (Prop_lut5_I4_O)        0.124     5.835 r  design_1_i/audio_core_0/inst/HDL_Counter1_out1[15]_i_1/O
                         net (fo=1, routed)           0.000     5.835    design_1_i/audio_core_0/inst/HDL_Counter1_out1[15]_i_1_n_0
    SLICE_X53Y63         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/clk
    SLICE_X53Y63         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[15]/C
                         clock pessimism             -0.101    11.398    
                         clock uncertainty           -0.215    11.184    
    SLICE_X53Y63         FDCE (Setup_fdce_C_D)        0.029    11.213    design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[15]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.580ns (14.768%)  route 3.347ns (85.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 r  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          3.347     5.427    design_1_i/audio_core_0/inst/note_f6
    SLICE_X60Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.551 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[4]_i_1/O
                         net (fo=1, routed)           0.000     5.551    design_1_i/audio_core_0/inst/HDL_Counter3_out1[4]_i_1_n_0
    SLICE_X60Y81         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.496    11.499    design_1_i/audio_core_0/inst/clk
    SLICE_X60Y81         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[4]/C
                         clock pessimism             -0.101    11.398    
                         clock uncertainty           -0.215    11.184    
    SLICE_X60Y81         FDCE (Setup_fdce_C_D)        0.077    11.261    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.580ns (15.249%)  route 3.224ns (84.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 r  design_1_i/finger_detection_0/inst/detected_reg[1]/Q
                         net (fo=31, routed)          3.224     5.304    design_1_i/audio_core_0/inst/note_d6
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     5.428 r  design_1_i/audio_core_0/inst/HDL_Counter1_out1[5]_i_1/O
                         net (fo=1, routed)           0.000     5.428    design_1_i/audio_core_0/inst/HDL_Counter1_out1[5]_i_1_n_0
    SLICE_X61Y66         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.499    11.502    design_1_i/audio_core_0/inst/clk
    SLICE_X61Y66         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[5]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X61Y66         FDCE (Setup_fdce_C_D)        0.031    11.218    design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.218    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.580ns (15.432%)  route 3.178ns (84.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 f  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          3.178     5.258    design_1_i/audio_core_0/inst/note_f6
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124     5.382 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[5]_i_1/O
                         net (fo=1, routed)           0.000     5.382    design_1_i/audio_core_0/inst/HDL_Counter3_out1[5]_i_1_n_0
    SLICE_X57Y86         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.497    11.500    design_1_i/audio_core_0/inst/clk
    SLICE_X57Y86         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[5]/C
                         clock pessimism             -0.101    11.399    
                         clock uncertainty           -0.215    11.185    
    SLICE_X57Y86         FDPE (Setup_fdpe_C_D)        0.031    11.216    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.580ns (15.432%)  route 3.178ns (84.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 f  design_1_i/finger_detection_0/inst/detected_reg[1]/Q
                         net (fo=31, routed)          3.178     5.258    design_1_i/audio_core_0/inst/note_d6
    SLICE_X58Y66         LUT5 (Prop_lut5_I3_O)        0.124     5.382 r  design_1_i/audio_core_0/inst/HDL_Counter1_out1[6]_i_1/O
                         net (fo=1, routed)           0.000     5.382    design_1_i/audio_core_0/inst/HDL_Counter1_out1[6]_i_1_n_0
    SLICE_X58Y66         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.499    11.502    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y66         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[6]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X58Y66         FDPE (Setup_fdpe_C_D)        0.077    11.264    design_1_i/audio_core_0/inst/HDL_Counter1_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.580ns (15.585%)  route 3.141ns (84.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 f  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          3.141     5.221    design_1_i/audio_core_0/inst/note_f6
    SLICE_X58Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.345 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[2]_i_1/O
                         net (fo=1, routed)           0.000     5.345    design_1_i/audio_core_0/inst/HDL_Counter3_out1[2]_i_1_n_0
    SLICE_X58Y85         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.501    11.504    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]/C
                         clock pessimism             -0.101    11.403    
                         clock uncertainty           -0.215    11.189    
    SLICE_X58Y85         FDPE (Setup_fdpe_C_D)        0.081    11.270    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.580ns (15.632%)  route 3.130ns (84.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 r  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          3.130     5.210    design_1_i/audio_core_0/inst/note_f6
    SLICE_X58Y85         LUT6 (Prop_lut6_I5_O)        0.124     5.334 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[1]_i_1/O
                         net (fo=1, routed)           0.000     5.334    design_1_i/audio_core_0/inst/HDL_Counter3_out1[1]_i_1_n_0
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.501    11.504    design_1_i/audio_core_0/inst/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]/C
                         clock pessimism             -0.101    11.403    
                         clock uncertainty           -0.215    11.189    
    SLICE_X58Y85         FDCE (Setup_fdce_C_D)        0.077    11.266    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.580ns (16.059%)  route 3.032ns (83.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 f  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          3.032     5.112    design_1_i/audio_core_0/inst/note_f6
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.124     5.236 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[10]_i_1/O
                         net (fo=1, routed)           0.000     5.236    design_1_i/audio_core_0/inst/HDL_Counter3_out1[10]_i_1_n_0
    SLICE_X55Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.497    11.500    design_1_i/audio_core_0/inst/clk
    SLICE_X55Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[10]/C
                         clock pessimism             -0.101    11.399    
                         clock uncertainty           -0.215    11.185    
    SLICE_X55Y87         FDPE (Setup_fdpe_C_D)        0.029    11.214    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.580ns (16.063%)  route 3.031ns (83.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 11.500 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.622     1.624    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.456     2.080 r  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          3.031     5.111    design_1_i/audio_core_0/inst/note_f6
    SLICE_X55Y87         LUT6 (Prop_lut6_I5_O)        0.124     5.235 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[12]_i_1/O
                         net (fo=1, routed)           0.000     5.235    design_1_i/audio_core_0/inst/HDL_Counter3_out1[12]_i_1_n_0
    SLICE_X55Y87         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.497    11.500    design_1_i/audio_core_0/inst/clk
    SLICE_X55Y87         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[12]/C
                         clock pessimism             -0.101    11.399    
                         clock uncertainty           -0.215    11.185    
    SLICE_X55Y87         FDCE (Setup_fdce_C_D)        0.031    11.216    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  5.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.931%)  route 0.625ns (77.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X40Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  design_1_i/finger_detection_0/inst/detected_reg[0]/Q
                         net (fo=32, routed)          0.625     1.333    design_1_i/audio_core_0/inst/note_c6
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.378 r  design_1_i/audio_core_0/inst/HDL_Counter4_out1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.378    design_1_i/audio_core_0/inst/HDL_Counter4_out1[31]_i_1_n_0
    SLICE_X42Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.832     0.834    design_1_i/audio_core_0/inst/clk
    SLICE_X42Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[31]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X42Y87         FDPE (Hold_fdpe_C_D)         0.121     1.225    design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.684%)  route 0.599ns (76.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          0.599     1.307    design_1_i/audio_core_0/inst/note_f6
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.352 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[13]_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/audio_core_0/inst/HDL_Counter3_out1[13]_i_1_n_0
    SLICE_X55Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.828     0.830    design_1_i/audio_core_0/inst/clk
    SLICE_X55Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[13]/C
                         clock pessimism              0.056     0.885    
                         clock uncertainty            0.215     1.100    
    SLICE_X55Y87         FDPE (Hold_fdpe_C_D)         0.092     1.192    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.087%)  route 0.656ns (77.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X40Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  design_1_i/finger_detection_0/inst/detected_reg[0]/Q
                         net (fo=32, routed)          0.656     1.364    design_1_i/audio_core_0/inst/note_c6
    SLICE_X42Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.409 r  design_1_i/audio_core_0/inst/HDL_Counter4_out1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.409    design_1_i/audio_core_0/inst/HDL_Counter4_out1[30]_i_1_n_0
    SLICE_X42Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.832     0.834    design_1_i/audio_core_0/inst/clk
    SLICE_X42Y87         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[30]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X42Y87         FDPE (Hold_fdpe_C_D)         0.121     1.225    design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.412%)  route 0.644ns (77.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  design_1_i/finger_detection_0/inst/detected_reg[2]/Q
                         net (fo=32, routed)          0.644     1.352    design_1_i/audio_core_0/inst/note_e6
    SLICE_X47Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.397 r  design_1_i/audio_core_0/inst/HDL_Counter2_out1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.397    design_1_i/audio_core_0/inst/HDL_Counter2_out1[23]_i_1_n_0
    SLICE_X47Y94         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/clk
    SLICE_X47Y94         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[23]/C
                         clock pessimism              0.056     0.892    
                         clock uncertainty            0.215     1.107    
    SLICE_X47Y94         FDPE (Hold_fdpe_C_D)         0.092     1.199    design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.385%)  route 0.645ns (77.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/finger_detection_0/inst/detected_reg[2]/Q
                         net (fo=32, routed)          0.645     1.353    design_1_i/audio_core_0/inst/note_e6
    SLICE_X47Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.398 r  design_1_i/audio_core_0/inst/HDL_Counter2_out1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/audio_core_0/inst/HDL_Counter2_out1[22]_i_1_n_0
    SLICE_X47Y94         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/clk
    SLICE_X47Y94         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[22]/C
                         clock pessimism              0.056     0.892    
                         clock uncertainty            0.215     1.107    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.091     1.198    design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.137%)  route 0.654ns (77.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X40Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  design_1_i/finger_detection_0/inst/detected_reg[0]/Q
                         net (fo=32, routed)          0.654     1.362    design_1_i/audio_core_0/inst/note_c6
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.407 r  design_1_i/audio_core_0/inst/HDL_Counter4_out1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.407    design_1_i/audio_core_0/inst/HDL_Counter4_out1[0]_i_1_n_0
    SLICE_X41Y86         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.833     0.835    design_1_i/audio_core_0/inst/clk
    SLICE_X41Y86         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[0]/C
                         clock pessimism              0.056     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X41Y86         FDPE (Hold_fdpe_C_D)         0.091     1.196    design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.424%)  route 0.682ns (78.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          0.682     1.390    design_1_i/audio_core_0/inst/note_f6
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.435 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[15]_i_1/O
                         net (fo=1, routed)           0.000     1.435    design_1_i/audio_core_0/inst/HDL_Counter3_out1[15]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.830     0.832    design_1_i/audio_core_0/inst/clk
    SLICE_X54Y88         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[15]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.215     1.102    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.121     1.223    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.375%)  route 0.684ns (78.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/finger_detection_0/inst/detected_reg[3]/Q
                         net (fo=32, routed)          0.684     1.392    design_1_i/audio_core_0/inst/note_f6
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.437 r  design_1_i/audio_core_0/inst/HDL_Counter3_out1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/audio_core_0/inst/HDL_Counter3_out1[14]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.830     0.832    design_1_i/audio_core_0/inst/clk
    SLICE_X54Y88         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[14]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.215     1.102    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.120     1.222    design_1_i/audio_core_0/inst/HDL_Counter3_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.681%)  route 0.672ns (78.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X40Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/finger_detection_0/inst/detected_reg[0]/Q
                         net (fo=32, routed)          0.672     1.380    design_1_i/audio_core_0/inst/note_c6
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.425 r  design_1_i/audio_core_0/inst/HDL_Counter4_out1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.425    design_1_i/audio_core_0/inst/HDL_Counter4_out1[22]_i_1_n_0
    SLICE_X41Y84         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.832     0.834    design_1_i/audio_core_0/inst/clk
    SLICE_X41Y84         FDCE                                         r  design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[22]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X41Y84         FDCE (Hold_fdce_C_D)         0.092     1.196    design_1_i/audio_core_0/inst/HDL_Counter4_out1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/finger_detection_0/inst/detected_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.455%)  route 0.681ns (78.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.565     0.567    design_1_i/finger_detection_0/inst/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/finger_detection_0/inst/detected_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.708 f  design_1_i/finger_detection_0/inst/detected_reg[2]/Q
                         net (fo=32, routed)          0.681     1.389    design_1_i/audio_core_0/inst/note_e6
    SLICE_X51Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.434 r  design_1_i/audio_core_0/inst/HDL_Counter2_out1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.434    design_1_i/audio_core_0/inst/HDL_Counter2_out1[19]_i_1_n_0
    SLICE_X51Y93         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.833     0.835    design_1_i/audio_core_0/inst/clk
    SLICE_X51Y93         FDPE                                         r  design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[19]/C
                         clock pessimism              0.056     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X51Y93         FDPE (Hold_fdpe_C_D)         0.091     1.196    design_1_i/audio_core_0/inst/HDL_Counter2_out1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_design_1_clk_wiz_0_0
  To Clock:  clk_25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.838ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.657ns  (logic 1.245ns (12.893%)  route 8.412ns (87.107%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          4.208    26.277    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    26.401 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_15_n_0
    SLICE_X64Y65         MUXF7 (Prop_muxf7_I1_O)      0.245    26.646 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.646    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_8_n_0
    SLICE_X64Y65         MUXF8 (Prop_muxf8_I0_O)      0.104    26.750 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.456    29.206    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I5_O)        0.316    29.522 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=2, routed)           1.748    31.270    design_1_i/ov7670_vga_0/U0/frame_pixel[6]
    SLICE_X64Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.488    41.491    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X64Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[4]/C
                         clock pessimism             -0.101    41.389    
                         clock uncertainty           -0.215    41.175    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)       -0.067    41.108    design_1_i/ov7670_vga_0/U0/vga_green_reg[4]
  -------------------------------------------------------------------
                         required time                         41.108    
                         arrival time                         -31.270    
  -------------------------------------------------------------------
                         slack                                  9.838    

Slack (MET) :             10.331ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        9.200ns  (logic 1.245ns (13.533%)  route 7.955ns (86.467%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          4.163    26.232    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X67Y65         LUT6 (Prop_lut6_I4_O)        0.124    26.356 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.356    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15_n_0
    SLICE_X67Y65         MUXF7 (Prop_muxf7_I1_O)      0.245    26.601 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.601    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X67Y65         MUXF8 (Prop_muxf8_I0_O)      0.104    26.705 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.122    28.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.316    29.143 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.670    30.813    design_1_i/ov7670_vga_0/U0/frame_pixel[2]
    SLICE_X66Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.488    41.491    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[3]/C
                         clock pessimism             -0.101    41.389    
                         clock uncertainty           -0.215    41.175    
    SLICE_X66Y129        FDRE (Setup_fdre_C_D)       -0.031    41.144    design_1_i/ov7670_vga_0/U0/vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.144    
                         arrival time                         -30.813    
  -------------------------------------------------------------------
                         slack                                 10.331    

Slack (MET) :             10.554ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/finger_detection_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        8.953ns  (logic 1.245ns (13.906%)  route 7.708ns (86.094%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          4.208    26.277    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.124    26.401 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_15_n_0
    SLICE_X64Y65         MUXF7 (Prop_muxf7_I1_O)      0.245    26.646 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.646    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_8_n_0
    SLICE_X64Y65         MUXF8 (Prop_muxf8_I0_O)      0.104    26.750 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           2.456    29.206    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I5_O)        0.316    29.522 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=2, routed)           1.044    30.566    design_1_i/finger_detection_0/inst/dout[2]
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.494    41.497    design_1_i/finger_detection_0/inst/clk
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/green_reg[2]/C
                         clock pessimism             -0.101    41.395    
                         clock uncertainty           -0.215    41.181    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)       -0.061    41.120    design_1_i/finger_detection_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.120    
                         arrival time                         -30.566    
  -------------------------------------------------------------------
                         slack                                 10.554    

Slack (MET) :             10.850ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/finger_detection_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        8.651ns  (logic 1.245ns (14.392%)  route 7.406ns (85.608%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          4.163    26.232    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X67Y65         LUT6 (Prop_lut6_I4_O)        0.124    26.356 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.356    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_15_n_0
    SLICE_X67Y65         MUXF7 (Prop_muxf7_I1_O)      0.245    26.601 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.601    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X67Y65         MUXF8 (Prop_muxf8_I0_O)      0.104    26.705 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           2.122    28.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.316    29.143 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.121    30.264    design_1_i/finger_detection_0/inst/dout[0]
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.494    41.497    design_1_i/finger_detection_0/inst/clk
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/blue_reg[2]/C
                         clock pessimism             -0.101    41.395    
                         clock uncertainty           -0.215    41.181    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)       -0.067    41.114    design_1_i/finger_detection_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         41.114    
                         arrival time                         -30.264    
  -------------------------------------------------------------------
                         slack                                 10.850    

Slack (MET) :             10.934ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        8.547ns  (logic 1.245ns (14.567%)  route 7.302ns (85.433%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          3.913    25.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X71Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.106 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.106    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15_n_0
    SLICE_X71Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    26.351 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.351    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8_n_0
    SLICE_X71Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    26.455 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.219    28.674    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X65Y114        LUT6 (Prop_lut6_I5_O)        0.316    28.990 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.170    30.160    design_1_i/ov7670_vga_0/U0/frame_pixel[7]
    SLICE_X65Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.488    41.491    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X65Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[5]/C
                         clock pessimism             -0.101    41.389    
                         clock uncertainty           -0.215    41.175    
    SLICE_X65Y129        FDRE (Setup_fdre_C_D)       -0.081    41.094    design_1_i/ov7670_vga_0/U0/vga_green_reg[5]
  -------------------------------------------------------------------
                         required time                         41.094    
                         arrival time                         -30.160    
  -------------------------------------------------------------------
                         slack                                 10.934    

Slack (MET) :             11.159ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        8.341ns  (logic 1.045ns (12.528%)  route 7.296ns (87.472%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 21.608 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.606    21.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456    22.064 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=30, routed)          3.828    25.892    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X69Y67         MUXF8 (Prop_muxf8_S_O)       0.273    26.165 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.902    28.067    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.316    28.383 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           1.567    29.949    design_1_i/ov7670_vga_0/U0/frame_pixel[3]
    SLICE_X65Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.488    41.491    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X65Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[4]/C
                         clock pessimism             -0.101    41.389    
                         clock uncertainty           -0.215    41.175    
    SLICE_X65Y129        FDRE (Setup_fdre_C_D)       -0.067    41.108    design_1_i/ov7670_vga_0/U0/vga_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         41.108    
                         arrival time                         -29.949    
  -------------------------------------------------------------------
                         slack                                 11.159    

Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/finger_detection_0/inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        8.138ns  (logic 1.245ns (15.299%)  route 6.893ns (84.701%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          3.913    25.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X71Y68         LUT6 (Prop_lut6_I4_O)        0.124    26.106 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    26.106    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_15_n_0
    SLICE_X71Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    26.351 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.351    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_8_n_0
    SLICE_X71Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    26.455 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.219    28.674    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X65Y114        LUT6 (Prop_lut6_I5_O)        0.316    28.990 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           0.761    29.751    design_1_i/finger_detection_0/inst/dout[3]
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.494    41.497    design_1_i/finger_detection_0/inst/clk
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/green_reg[3]/C
                         clock pessimism             -0.101    41.395    
                         clock uncertainty           -0.215    41.181    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)       -0.058    41.123    design_1_i/finger_detection_0/inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.123    
                         arrival time                         -29.751    
  -------------------------------------------------------------------
                         slack                                 11.372    

Slack (MET) :             11.523ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/finger_detection_0/inst/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.969ns  (logic 1.045ns (13.113%)  route 6.924ns (86.887%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.608ns = ( 21.608 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.606    21.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y120        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456    22.064 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/Q
                         net (fo=30, routed)          3.828    25.892    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[4]
    SLICE_X69Y67         MUXF8 (Prop_muxf8_S_O)       0.273    26.165 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.902    28.067    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X65Y112        LUT6 (Prop_lut6_I5_O)        0.316    28.383 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           1.195    29.577    design_1_i/finger_detection_0/inst/dout[1]
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.494    41.497    design_1_i/finger_detection_0/inst/clk
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/blue_reg[3]/C
                         clock pessimism             -0.101    41.395    
                         clock uncertainty           -0.215    41.181    
    SLICE_X64Y114        FDRE (Setup_fdre_C_D)       -0.081    41.100    design_1_i/finger_detection_0/inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                         -29.577    
  -------------------------------------------------------------------
                         slack                                 11.523    

Slack (MET) :             11.877ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.769ns  (logic 1.202ns (15.473%)  route 6.567ns (84.527%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          4.373    26.442    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X65Y65         LUT6 (Prop_lut6_I4_O)        0.124    26.566 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    26.566    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16_n_0
    SLICE_X65Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    26.778 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    26.778    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_9_n_0
    SLICE_X65Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    26.872 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           2.193    29.066    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X66Y112        LUT6 (Prop_lut6_I5_O)        0.316    29.382 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000    29.382    design_1_i/ov7670_vga_0/U0/frame_pixel[4]
    SLICE_X66Y112        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.495    41.498    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y112        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[2]/C
                         clock pessimism             -0.101    41.396    
                         clock uncertainty           -0.215    41.182    
    SLICE_X66Y112        FDRE (Setup_fdre_C_D)        0.077    41.259    design_1_i/ov7670_vga_0/U0/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                         -29.382    
  -------------------------------------------------------------------
                         slack                                 11.877    

Slack (MET) :             11.927ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_design_1_clk_wiz_0_0 rise@40.000ns - clk_50_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.720ns  (logic 1.238ns (16.036%)  route 6.482ns (83.964%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 21.613 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809    21.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    20.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.611    21.613    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.456    22.069 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=90, routed)          4.165    26.234    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X65Y66         LUT6 (Prop_lut6_I4_O)        0.124    26.358 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    26.358    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X65Y66         MUXF7 (Prop_muxf7_I0_O)      0.238    26.596 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    26.596    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_8_n_0
    SLICE_X65Y66         MUXF8 (Prop_muxf8_I0_O)      0.104    26.700 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.317    29.017    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_3_n_0
    SLICE_X66Y113        LUT6 (Prop_lut6_I5_O)        0.316    29.333 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    29.333    design_1_i/ov7670_vga_0/U0/frame_pixel[10]
    SLICE_X66Y113        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    41.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.494    41.497    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y113        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[3]/C
                         clock pessimism             -0.101    41.395    
                         clock uncertainty           -0.215    41.181    
    SLICE_X66Y113        FDRE (Setup_fdre_C_D)        0.079    41.260    design_1_i/ov7670_vga_0/U0/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -29.333    
  -------------------------------------------------------------------
                         slack                                 11.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.186ns (22.708%)  route 0.633ns (77.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y112        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.633     1.337    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X62Y107        LUT6 (Prop_lut6_I2_O)        0.045     1.382 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/ov7670_vga_0/U0/frame_pixel[1]
    SLICE_X62Y107        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.833     0.835    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X62Y107        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[2]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.120     1.226    design_1_i/ov7670_vga_0/U0/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.391%)  route 0.684ns (78.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y112        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=12, routed)          0.684     1.387    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X66Y113        LUT6 (Prop_lut6_I4_O)        0.045     1.432 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     1.432    design_1_i/ov7670_vga_0/U0/frame_pixel[10]
    SLICE_X66Y113        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.831     0.832    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y113        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[3]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.215     1.103    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.121     1.224    design_1_i/ov7670_vga_0/U0/vga_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.239%)  route 0.690ns (78.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y112        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=12, routed)          0.690     1.393    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X66Y110        LUT6 (Prop_lut6_I4_O)        0.045     1.438 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/ov7670_vga_0/U0/frame_pixel[8]
    SLICE_X66Y110        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.834     0.836    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y110        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[1]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X66Y110        FDRE (Hold_fdre_C_D)         0.121     1.227    design_1_i/ov7670_vga_0/U0/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.884%)  route 0.705ns (79.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y112        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=12, routed)          0.705     1.408    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.453 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.453    design_1_i/ov7670_vga_0/U0/frame_pixel[4]
    SLICE_X66Y112        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.832     0.834    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y112        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[2]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X66Y112        FDRE (Hold_fdre_C_D)         0.120     1.224    design_1_i/ov7670_vga_0/U0/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.294ns (32.932%)  route 0.599ns (67.068%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.600     0.602    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y42         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.806 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.185     0.991    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram[0]
    SLICE_X62Y105        LUT4 (Prop_lut4_I1_O)        0.045     1.036 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.414     1.450    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X62Y107        LUT6 (Prop_lut6_I1_O)        0.045     1.495 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.495    design_1_i/ov7670_vga_0/U0/frame_pixel[0]
    SLICE_X62Y107        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.833     0.835    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X62Y107        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_blue_reg[1]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X62Y107        FDRE (Hold_fdre_C_D)         0.121     1.227    design_1_i/ov7670_vga_0/U0/vga_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/finger_detection_0/inst/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.186ns (20.791%)  route 0.709ns (79.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y112        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=12, routed)          0.278     0.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[5]
    SLICE_X66Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.027 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.430     1.457    design_1_i/finger_detection_0/inst/dout[0]
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.831     0.832    design_1_i/finger_detection_0/inst/clk
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/blue_reg[2]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.215     1.103    
    SLICE_X64Y114        FDRE (Hold_fdre_C_D)         0.070     1.173    design_1_i/finger_detection_0/inst/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.249ns (28.912%)  route 0.612ns (71.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.629     0.631    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     0.835 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.612     1.447    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_71[0]
    SLICE_X65Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.492 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     1.492    design_1_i/ov7670_vga_0/U0/frame_pixel[11]
    SLICE_X65Y110        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.834     0.836    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X65Y110        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[4]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X65Y110        FDRE (Hold_fdre_C_D)         0.092     1.198    design_1_i/ov7670_vga_0/U0/vga_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.662%)  route 0.811ns (81.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y112        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.811     1.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X66Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.559 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     1.559    design_1_i/ov7670_vga_0/U0/frame_pixel[9]
    SLICE_X66Y113        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.831     0.832    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y113        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_red_reg[2]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.215     1.103    
    SLICE_X66Y113        FDRE (Hold_fdre_C_D)         0.121     1.224    design_1_i/ov7670_vga_0/U0/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ov7670_vga_0/U0/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.422ns (43.954%)  route 0.538ns (56.046%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.600     0.602    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y43         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y43         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     0.806 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           0.272     1.078    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_14_out[3]
    SLICE_X65Y113        LUT5 (Prop_lut5_I3_O)        0.045     1.123 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.123    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X65Y113        MUXF7 (Prop_muxf7_I1_O)      0.065     1.188 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.266     1.454    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X66Y114        LUT6 (Prop_lut6_I1_O)        0.108     1.562 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     1.562    design_1_i/ov7670_vga_0/U0/frame_pixel[5]
    SLICE_X66Y114        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.831     0.832    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X66Y114        FDRE                                         r  design_1_i/ov7670_vga_0/U0/vga_green_reg[3]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.215     1.103    
    SLICE_X66Y114        FDRE (Hold_fdre_C_D)         0.120     1.223    design_1_i/ov7670_vga_0/U0/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/finger_detection_0/inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_1_clk_wiz_0_0 rise@0.000ns - clk_50_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.265%)  route 0.779ns (80.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.561     0.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y112        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y112        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.285     0.989    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X64Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.034 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=2, routed)           0.494     1.528    design_1_i/finger_detection_0/inst/dout[2]
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.831     0.832    design_1_i/finger_detection_0/inst/clk
    SLICE_X64Y114        FDRE                                         r  design_1_i/finger_detection_0/inst/green_reg[2]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.215     1.103    
    SLICE_X64Y114        FDRE (Hold_fdre_C_D)         0.070     1.173    design_1_i/finger_detection_0/inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_1_clk_wiz_0_0
  To Clock:  clk_50_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 0.518ns (5.017%)  route 9.806ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          9.806    11.928    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.558    21.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.101    21.459    
                         clock uncertainty           -0.215    21.245    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    20.679    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.679    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             9.087ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.986ns  (logic 0.518ns (5.187%)  route 9.468ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 21.559 - 20.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          9.468    11.590    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.556    21.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.101    21.457    
                         clock uncertainty           -0.215    21.243    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    20.677    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.677    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  9.087    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 0.518ns (5.369%)  route 9.130ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          9.130    11.252    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.552    21.555    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.101    21.453    
                         clock uncertainty           -0.215    21.239    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    20.673    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.754ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 0.518ns (5.564%)  route 8.792ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[13]/Q
                         net (fo=59, routed)          8.792    10.914    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X0Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.547    21.550    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.101    21.448    
                         clock uncertainty           -0.215    21.234    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    20.668    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.668    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  9.754    

Slack (MET) :             9.806ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 0.642ns (6.837%)  route 8.749ns (93.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.603     1.605    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y129        FDRE (Prop_fdre_C_Q)         0.518     2.123 f  design_1_i/ov7670_vga_0/U0/address_reg[16]/Q
                         net (fo=63, routed)          7.603     9.726    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124     9.850 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_80/O
                         net (fo=1, routed)           1.145    10.996    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_68
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.558    21.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.101    21.459    
                         clock uncertainty           -0.215    21.245    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.802    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.802    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 0.642ns (6.964%)  route 8.577ns (93.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 21.621 - 20.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 r  design_1_i/ov7670_vga_0/U0/address_reg[15]/Q
                         net (fo=57, routed)          8.086    10.208    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X72Y84         LUT6 (Prop_lut6_I1_O)        0.124    10.332 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.491    10.823    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.618    21.621    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.519    
                         clock uncertainty           -0.215    21.305    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.862    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.862    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.043ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 0.642ns (7.027%)  route 8.494ns (92.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 21.543 - 20.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.603     1.605    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y129        FDRE (Prop_fdre_C_Q)         0.518     2.123 f  design_1_i/ov7670_vga_0/U0/address_reg[16]/Q
                         net (fo=63, routed)          6.747     8.870    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X14Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.994 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_91/O
                         net (fo=1, routed)           1.747    10.741    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_74
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.540    21.543    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.101    21.441    
                         clock uncertainty           -0.215    21.227    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.784    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.784    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 10.043    

Slack (MET) :             10.197ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 0.518ns (5.832%)  route 8.364ns (94.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.598     1.600    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.518     2.118 r  design_1_i/ov7670_vga_0/U0/address_reg[6]/Q
                         net (fo=58, routed)          8.364    10.482    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.558    21.561    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.101    21.459    
                         clock uncertainty           -0.215    21.245    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    20.679    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.679    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                 10.197    

Slack (MET) :             10.218ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 0.642ns (7.155%)  route 8.331ns (92.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.603     1.605    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y129        FDRE (Prop_fdre_C_Q)         0.518     2.123 f  design_1_i/ov7670_vga_0/U0/address_reg[16]/Q
                         net (fo=63, routed)          7.593     9.716    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X8Y73          LUT4 (Prop_lut4_I2_O)        0.124     9.840 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_84/O
                         net (fo=1, routed)           0.737    10.578    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_70
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.552    21.555    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.101    21.453    
                         clock uncertainty           -0.215    21.239    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.796    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                         -10.578    
  -------------------------------------------------------------------
                         slack                                 10.218    

Slack (MET) :             10.262ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_1_clk_wiz_0_0 rise@20.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.642ns (7.123%)  route 8.371ns (92.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 21.638 - 20.000 ) 
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.602     1.604    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.518     2.122 f  design_1_i/ov7670_vga_0/U0/address_reg[15]/Q
                         net (fo=57, routed)          7.664     9.786    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X75Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.910 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.707    10.617    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    21.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         1.635    21.638    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.536    
                         clock uncertainty           -0.215    21.322    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.879    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.879    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                 10.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.164ns (16.358%)  route 0.839ns (83.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.550     0.552    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/ov7670_vga_0/U0/address_reg[4]/Q
                         net (fo=58, routed)          0.839     1.554    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.862     0.864    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.919    
                         clock uncertainty            0.215     1.134    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.317    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.164ns (15.647%)  route 0.884ns (84.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.550     0.552    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/ov7670_vga_0/U0/address_reg[5]/Q
                         net (fo=58, routed)          0.884     1.600    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.900     0.902    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.957    
                         clock uncertainty            0.215     1.172    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.355    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.164ns (15.838%)  route 0.871ns (84.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.549     0.551    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y125        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164     0.715 r  design_1_i/ov7670_vga_0/U0/address_reg[2]/Q
                         net (fo=58, routed)          0.871     1.586    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y42         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.877     0.879    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y42         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.056     0.934    
                         clock uncertainty            0.215     1.149    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.332    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.164ns (16.006%)  route 0.861ns (83.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.549     0.551    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y125        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164     0.715 r  design_1_i/ov7670_vga_0/U0/address_reg[3]/Q
                         net (fo=58, routed)          0.861     1.575    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.862     0.864    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.919    
                         clock uncertainty            0.215     1.134    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.317    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.164ns (15.440%)  route 0.898ns (84.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.550     0.552    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/ov7670_vga_0/U0/address_reg[7]/Q
                         net (fo=58, routed)          0.898     1.614    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.900     0.902    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.957    
                         clock uncertainty            0.215     1.172    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.355    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.164ns (15.802%)  route 0.874ns (84.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.550     0.552    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y126        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDRE (Prop_fdre_C_Q)         0.164     0.716 r  design_1_i/ov7670_vga_0/U0/address_reg[6]/Q
                         net (fo=58, routed)          0.874     1.590    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.868     0.870    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.215     1.140    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.323    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.164ns (15.277%)  route 0.910ns (84.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.549     0.551    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y125        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164     0.715 r  design_1_i/ov7670_vga_0/U0/address_reg[3]/Q
                         net (fo=58, routed)          0.910     1.624    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.900     0.902    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.957    
                         clock uncertainty            0.215     1.172    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.355    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.164ns (18.389%)  route 0.728ns (81.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.553     0.555    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y129        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y129        FDRE (Prop_fdre_C_Q)         0.164     0.719 r  design_1_i/ov7670_vga_0/U0/address_reg[17]/Q
                         net (fo=53, routed)          0.728     1.447    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[5]
    SLICE_X65Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.829     0.831    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X65Y116        FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                         clock pessimism              0.056     0.886    
                         clock uncertainty            0.215     1.101    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.072     1.173    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.164ns (15.188%)  route 0.916ns (84.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.549     0.551    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y125        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.164     0.715 r  design_1_i/ov7670_vga_0/U0/address_reg[1]/Q
                         net (fo=58, routed)          0.916     1.631    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.900     0.902    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.957    
                         clock uncertainty            0.215     1.172    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.355    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_vga_0/U0/address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_1_clk_wiz_0_0 rise@0.000ns - clk_25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.164ns (15.585%)  route 0.888ns (84.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.552     0.554    design_1_i/ov7670_vga_0/U0/clk25
    SLICE_X58Y128        FDRE                                         r  design_1_i/ov7670_vga_0/U0/address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y128        FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_1_i/ov7670_vga_0/U0/address_reg[12]/Q
                         net (fo=59, routed)          0.888     1.606    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_50_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=188, routed)         0.868     0.870    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.925    
                         clock uncertainty            0.215     1.140    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.323    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[14]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.223%)  route 6.473ns (91.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.959     8.694    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y87         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.517    11.520    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y87         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[14]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X14Y87         FDCE (Recov_fdce_C_CLR)     -0.361    11.164    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[14]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[16]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.223%)  route 6.473ns (91.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.959     8.694    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y87         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.517    11.520    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y87         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[16]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X14Y87         FDCE (Recov_fdce_C_CLR)     -0.361    11.164    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[16]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[18]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 0.580ns (8.230%)  route 6.468ns (91.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.954     8.689    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y88         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.518    11.521    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y88         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[18]/C
                         clock pessimism              0.079    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X14Y88         FDCE (Recov_fdce_C_CLR)     -0.361    11.165    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[18]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[20]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 0.580ns (8.230%)  route 6.468ns (91.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.954     8.689    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y88         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.518    11.521    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y88         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[20]/C
                         clock pessimism              0.079    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X14Y88         FDCE (Recov_fdce_C_CLR)     -0.361    11.165    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[20]
  -------------------------------------------------------------------
                         required time                         11.165    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.223%)  route 6.473ns (91.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.959     8.694    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y87         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.517    11.520    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y87         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[13]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X14Y87         FDCE (Recov_fdce_C_CLR)     -0.319    11.206    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[13]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[15]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 0.580ns (8.223%)  route 6.473ns (91.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.959     8.694    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y87         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.517    11.520    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y87         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[15]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X14Y87         FDCE (Recov_fdce_C_CLR)     -0.319    11.206    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[15]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[17]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 0.580ns (8.230%)  route 6.468ns (91.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.954     8.689    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y88         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.518    11.521    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y88         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[17]/C
                         clock pessimism              0.079    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X14Y88         FDCE (Recov_fdce_C_CLR)     -0.319    11.207    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[17]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[19]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 0.580ns (8.230%)  route 6.468ns (91.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.954     8.689    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y88         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.518    11.521    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y88         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[19]/C
                         clock pessimism              0.079    11.600    
                         clock uncertainty           -0.074    11.526    
    SLICE_X14Y88         FDCE (Recov_fdce_C_CLR)     -0.319    11.207    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[19]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.580ns (8.388%)  route 6.335ns (91.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.821     8.556    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y86         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.516    11.519    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[12]/C
                         clock pessimism              0.079    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X14Y86         FDCE (Recov_fdce_C_CLR)     -0.361    11.163    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[12]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[9]/CLR
                            (recovery check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.580ns (8.388%)  route 6.335ns (91.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.809     1.809    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.639     1.641    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.514     2.611    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        5.821     8.556    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/reset
    SLICE_X14Y86         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.683    11.683    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694     7.989 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923     9.912    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        1.516    11.519    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/clk
    SLICE_X14Y86         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[9]/C
                         clock pessimism              0.079    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X14Y86         FDCE (Recov_fdce_C_CLR)     -0.361    11.163    design_1_i/audio_core_0/inst/u_Drum/u_370Hz_Sin/u_Sin4/z0_p_reg[9]
  -------------------------------------------------------------------
                         required time                         11.163    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[5]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.885%)  route 0.916ns (83.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.710     1.672    design_1_i/audio_core_0/inst/u_Sin2/reset
    SLICE_X54Y66         FDCE                                         f  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.825     0.827    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X54Y66         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[5]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.755    design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.885%)  route 0.916ns (83.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.710     1.672    design_1_i/audio_core_0/inst/u_Sin2/reset
    SLICE_X54Y66         FDCE                                         f  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.825     0.827    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X54Y66         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[6]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.755    design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.885%)  route 0.916ns (83.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.710     1.672    design_1_i/audio_core_0/inst/u_Sin2/reset
    SLICE_X54Y66         FDCE                                         f  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.825     0.827    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X54Y66         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[7]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.755    design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.885%)  route 0.916ns (83.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.710     1.672    design_1_i/audio_core_0/inst/u_Sin2/reset
    SLICE_X54Y66         FDCE                                         f  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.825     0.827    design_1_i/audio_core_0/inst/u_Sin2/clk
    SLICE_X54Y66         FDCE                                         r  design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[8]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X54Y66         FDCE (Remov_fdce_C_CLR)     -0.067     0.755    design_1_i/audio_core_0/inst/u_Sin2/z2_p_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[1]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.416%)  route 0.725ns (79.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.519     1.482    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/reset
    SLICE_X33Y63         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/clk
    SLICE_X33Y63         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[1]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X33Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.511    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[6]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.416%)  route 0.725ns (79.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.519     1.482    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/reset
    SLICE_X33Y63         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/clk
    SLICE_X33Y63         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[6]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X33Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.511    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[8]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.416%)  route 0.725ns (79.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.519     1.482    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/reset
    SLICE_X33Y63         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/clk
    SLICE_X33Y63         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[8]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X33Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.511    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[10]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.319%)  route 0.729ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.524     1.486    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/reset
    SLICE_X32Y63         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/clk
    SLICE_X32Y63         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[10]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X32Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.511    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[12]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.319%)  route 0.729ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.524     1.486    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/reset
    SLICE_X32Y63         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/clk
    SLICE_X32Y63         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[12]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X32Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.511    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[7]/CLR
                            (removal check against rising-edge clock clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.186ns (20.319%)  route 0.729ns (79.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.624     0.624    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.569     0.571    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=33, routed)          0.206     0.917    design_1_i/util_vector_logic_0/Op1[0]
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.962 f  design_1_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2602, routed)        0.524     1.486    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/reset
    SLICE_X32Y63         FDCE                                         f  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.898     0.898    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=5645, routed)        0.835     0.837    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/clk
    SLICE_X32Y63         FDCE                                         r  design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[7]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X32Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.511    design_1_i/audio_core_0/inst/u_Drum/u_285Hz_Trig1/HDL_Counter6_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.975    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.097ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.903ns  (logic 0.518ns (17.843%)  route 2.385ns (82.157%))
  Logic Levels:           1  (FDPE=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDPE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X66Y90         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=46, routed)          2.385     2.903    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rstdiv0_sync_r1_reg_rep
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             17.950ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.955ns  (logic 0.518ns (26.500%)  route 1.437ns (73.500%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDPE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X66Y90         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=46, routed)          1.437     1.955    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rstdiv0_sync_r1_reg_rep
    SLICE_X55Y99         FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)       -0.095    19.905    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 17.950    

Slack (MET) :             18.556ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.397ns  (logic 0.518ns (37.091%)  route 0.879ns (62.909%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.879     1.397    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X64Y96         FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X64Y96         FDRE (Setup_fdre_C_D)       -0.047    19.953    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                 18.556    

Slack (MET) :             18.696ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.257ns  (logic 0.518ns (41.212%)  route 0.739ns (58.788%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.739     1.257    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X64Y98         FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X64Y98         FDRE (Setup_fdre_C_D)       -0.047    19.953    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.257    
  -------------------------------------------------------------------
                         slack                                 18.696    

Slack (MET) :             18.710ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.274ns  (logic 0.518ns (40.648%)  route 0.756ns (59.352%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.756     1.274    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X62Y96         FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)       -0.016    19.984    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                 18.710    

Slack (MET) :             18.717ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.236ns  (logic 0.518ns (41.919%)  route 0.718ns (58.081%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           0.718     1.236    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X65Y98         FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X65Y98         FDRE (Setup_fdre_C_D)       -0.047    19.953    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 18.717    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.260ns  (logic 0.456ns (36.203%)  route 0.804ns (63.797%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.804     1.260    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X62Y94         FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)       -0.016    19.984    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.260    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             18.726ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.227ns  (logic 0.518ns (42.224%)  route 0.709ns (57.776%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.709     1.227    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X64Y100        FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X64Y100        FDRE (Setup_fdre_C_D)       -0.047    19.953    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                 18.726    

Slack (MET) :             18.738ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.215ns  (logic 0.518ns (42.649%)  route 0.697ns (57.351%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.697     1.215    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X63Y101        FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)       -0.047    19.953    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.215    
  -------------------------------------------------------------------
                         slack                                 18.738    

Slack (MET) :             18.742ns  (required time - arrival time)
  Source:                 design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.644%)  route 0.755ns (62.356%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE                         0.000     0.000 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.755     1.211    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X63Y96         FDRE                                         r  design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)       -0.047    19.953    design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 18.742    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack     3001.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3001.468ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.302ns  (logic 0.478ns (36.711%)  route 0.824ns (63.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.824     1.302    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[9]
    SLICE_X39Y46         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)       -0.230  3002.770    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                       3002.770    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                               3001.468    

Slack (MET) :             3001.486ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.456ns  (logic 0.456ns (31.315%)  route 1.000ns (68.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.000     1.456    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[23]
    SLICE_X41Y50         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)       -0.058  3002.942    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                       3002.942    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                               3001.486    

Slack (MET) :             3001.494ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.248ns  (logic 0.478ns (38.296%)  route 0.770ns (61.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.770     1.248    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[16]
    SLICE_X39Y46         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)       -0.258  3002.742    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                       3002.742    
                         arrival time                          -1.248    
  -------------------------------------------------------------------
                         slack                               3001.494    

Slack (MET) :             3001.505ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.402ns  (logic 0.456ns (32.522%)  route 0.946ns (67.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.946     1.402    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[21]
    SLICE_X41Y50         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)       -0.093  3002.907    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                       3002.907    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                               3001.505    

Slack (MET) :             3001.508ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.254ns  (logic 0.478ns (38.132%)  route 0.776ns (61.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.776     1.254    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[14]
    SLICE_X39Y46         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)       -0.238  3002.762    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                       3002.762    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                               3001.508    

Slack (MET) :             3001.561ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.224ns  (logic 0.419ns (34.227%)  route 0.805ns (65.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.805     1.224    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[9]
    SLICE_X43Y45         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.215  3002.785    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                       3002.785    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                               3001.561    

Slack (MET) :             3001.567ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[54]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.371ns  (logic 0.518ns (37.795%)  route 0.853ns (62.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y33                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[54]/C
    SLICE_X66Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.853     1.371    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[54]
    SLICE_X72Y33         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X72Y33         FDRE (Setup_fdre_C_D)       -0.062  3002.938    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[54]
  -------------------------------------------------------------------
                         required time                       3002.938    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                               3001.567    

Slack (MET) :             3001.573ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.763%)  route 0.786ns (65.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.786     1.205    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[14]
    SLICE_X43Y45         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)       -0.222  3002.778    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                       3002.778    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                               3001.573    

Slack (MET) :             3001.573ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[60]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.379ns  (logic 0.456ns (33.061%)  route 0.923ns (66.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[60]/C
    SLICE_X64Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[60]/Q
                         net (fo=1, routed)           0.923     1.379    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[60]
    SLICE_X64Y45         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)       -0.047  3002.953    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[60]
  -------------------------------------------------------------------
                         required time                       3002.953    
                         arrival time                          -1.379    
  -------------------------------------------------------------------
                         slack                               3001.573    

Slack (MET) :             3001.577ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3003.000ns  (MaxDelay Path 3003.000ns)
  Data Path Delay:        1.376ns  (logic 0.518ns (37.658%)  route 0.858ns (62.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3003.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y33                                      0.000     0.000 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X66Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.858     1.376    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X73Y33         FDRE                                         r  design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 3003.000  3003.000    
    SLICE_X73Y33         FDRE (Setup_fdre_C_D)       -0.047  3002.953    design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                       3002.953    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                               3001.577    





