# WM8731 

## ⚠Warning

#### [1] Please add files in order to avoid the program reporting missing files.

How to do: ``Assignments`` → ``Settings`` → ``Files``

| File Name             | Type                     | Library | Design Entry/Synthesis Tool | HDL Version |
| --------------------- | ------------------------ | ------- | --------------------------- | ----------- |
| src_dsp/config.sv     | SystemVerilog HDL File   | <None>  | <None>                      | Default     |
| src_dsp/fir.sv        | SystemVerilog HDL File   | <None>  | <None>                      | Default     |
| src_top/define.v      | Verilog HDL File         | <None>  | <None>                      | Default     |
| src_top/i2c_control.v | Verilog HDL File         | <None>  | <None>                      | Default     |
| src_top/i2c_config.v  | Verilog HDL File         | <None>  | <None>                      | Default     |
| src_top/codec.v       | Verilog HDL File         | <None>  | <None>                      | Default     |
| src_top/top.v         | Verilog HDL File         | <None>  | <None>                      | Default     |
| wrapper.v             | Verilog HDL File         | <None>  | <None>                      | Default     |
| pll.qip               | IP Variation File (.qip) | <None>  | <None>                      | <None>      |
| pll.sip               | Quartus Prime SIP File   | <None>  | <None>                      | <None>      |

#### [2] Turn off Auto DSP Block Replacement to avoid the case where the program reports insufficient resources

How to do: ``Assignments`` → ``Settings`` → ``Compiler Settings`` → ``Advanced Settings (Synthesis)`` → Set **Logic Element** option for **DSP Block Balancing** settings



---

## &#128221; Other information will be updated later
