Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  6 09:29:51 2018
| Host         : LAPTOP-88VN4TC1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   127 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             308 |          151 |
| Yes          | No                    | No                     |             108 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             194 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------------+---------------------------------------+------------------+----------------+
|       Clock Signal       |              Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------------+---------------------------------------+------------------+----------------+
|  clk1/clk1/inst/clk_out1 |                                        | vga1/ltOp                             |                1 |              1 |
|  clk1/clk1/inst/clk_out1 |                                        | vga1/vsync_i_1_n_0                    |                1 |              1 |
|  clk1/clk1/inst/clk_out1 | image1/geluidmem_i_1_n_0               |                                       |                1 |              1 |
| ~clk1/clk1/inst/clk_out1 |                                        |                                       |                1 |              1 |
| ~clk1/clk1/inst/clk_out1 | vga1/vcount_out[9]                     |                                       |                1 |              4 |
| ~clk1/clk1/inst/clk_out1 | image1/addr_ram[3]_i_1_n_0             |                                       |                1 |              4 |
| ~clk1/clk1/inst/clk_out1 | image1/moeil[1]_i_1_n_0                |                                       |                4 |              8 |
|  clk1/clk1/inst/clk_out1 |                                        | vga1/sel                              |                4 |             10 |
|  clk1/clk1/inst/clk_out1 | vga1/green_reg[2]_17                   | vga1/green_reg[2]_39                  |                7 |             10 |
|  clk1/clk1/inst/clk_out1 | vga1/sel                               | vga1/clear                            |                6 |             10 |
|  clk1/clk1/inst/clk_out1 | image1/tmpadressound[9]_i_2_n_0        | image1/tmpadressound[9]_i_1_n_0       |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/red3_i_1_n_0                    |                                       |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/red3__2_i_1_n_0                 |                                       |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/red4__1_i_1_n_0                 |                                       |                3 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/score1[4]_i_1_n_0               |                                       |                6 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/xb1[9]_i_1_n_0                  |                                       |                5 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/yb2raw[9]_i_1_n_0               |                                       |                4 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/yb1[9]_i_1_n_0                  |                                       |                7 |             10 |
| ~clk1/clk1/inst/clk_out1 | image1/xb2raw[9]_i_1_n_0               |                                       |                5 |             10 |
|  clk1/clk1/inst/clk_out1 | image1/geluid_trigger                  |                                       |                4 |             11 |
|  clk1/clk1/inst/clk_out1 |                                        | vga1/red[3]_i_1__0_n_0                |                4 |             12 |
|  clk1/clk1/inst/clk_out1 |                                        | vga1/place_pong_reg[2]_1              |               12 |             28 |
|  clk1/clk1/inst/clk_out1 |                                        | image1/place_cursor                   |                9 |             32 |
|  clk1/clk1/inst/clk_out1 | image1/place_hoofdmenu_reg[31]_0       | vga1/place_pong_reg[2]_1              |               14 |             36 |
|  clk1/clk1/inst/clk_out1 | image1/place_moeilijkheidmenu_reg[0]_0 | image1/place_moeilijkheid[31]_i_1_n_0 |               24 |             64 |
|  clk1/clk1/inst/clk_out1 | image1/place_pauzemenu_reg[0]_0        | image1/place_cursor                   |               22 |             64 |
|  clk1/clk1/inst/clk_out1 |                                        |                                       |               63 |            150 |
|  clk1/clk1/inst/clk_out1 |                                        | image1/place_score2[31]_i_1_n_0       |              120 |            224 |
+--------------------------+----------------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 4      |                     2 |
| 8      |                     1 |
| 10     |                    12 |
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


