WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 258814 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 258814 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 6932010 cumulative IPC: 0.1443 (Simulation time: 00 hr 00 min 56 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 6932010 cumulative IPC: 0.1443 (Simulation time: 00 hr 00 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1443 instructions: 1000002 cycles: 6932010
CPU 0 Branch Prediction Accuracy: 86.42% MPKI: 37.22 Average ROB Occupancy at Mispredict: 10.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.762
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 36.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      71605 HIT:      35551 MISS:      36054
LLC LOAD         ACCESS:      65067 HIT:      29938 MISS:      35129
LLC RFO          ACCESS:        398 HIT:        191 MISS:        207
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4414 HIT:       4376 MISS:         38
LLC TRANSLATION  ACCESS:       1726 HIT:       1046 MISS:        680
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1100 cycles
cpu0_DTLB TOTAL        ACCESS:     286726 HIT:     162983 MISS:     123743
cpu0_DTLB LOAD         ACCESS:     286726 HIT:     162983 MISS:     123743
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.14 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     332573 HIT:     186414 MISS:     146159
cpu0_L1D LOAD         ACCESS:     279135 HIT:     142941 MISS:     136194
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      51364 HIT:      43423 MISS:       7941
cpu0_L1D TRANSLATION  ACCESS:       2074 HIT:         50 MISS:       2024
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 289.6 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     137812 HIT:      70617 MISS:      67195
cpu0_L2C LOAD         ACCESS:     112944 HIT:      47877 MISS:      65067
cpu0_L2C RFO          ACCESS:       3617 HIT:       3219 MISS:        398
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      19227 HIT:      19223 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:       2024 HIT:        298 MISS:       1726
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 611 cycles
cpu0_STLB TOTAL        ACCESS:     100773 HIT:      99146 MISS:       1627
cpu0_STLB LOAD         ACCESS:     100773 HIT:      99146 MISS:       1627
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 768.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        316
  ROW_BUFFER_MISS:      35693
 AVG DBUS CONGESTED CYCLE: 3.986
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        198
  FULL:        998
Heartbeat CPU 0 instructions: 170000000 cycles: 982422503 heartbeat IPC: 0.06506 cumulative IPC: 0.07314 (Simulation time: 02 hr 22 min 51 sec)
Heartbeat CPU 0 instructions: 180000000 cycles: 1122174942 heartbeat IPC: 0.07156 cumulative IPC: 0.07294 (Simulation time: 02 hr 41 min 11 sec)
Heartbeat CPU 0 instructions: 190000000 cycles: 1269748812 heartbeat IPC: 0.06776 cumulative IPC: 0.07233 (Simulation time: 02 hr 54 min 54 sec)
Heartbeat CPU 0 instructions: 200000000 cycles: 1404329059 heartbeat IPC: 0.07431 cumulative IPC: 0.07252 (Simulation time: 03 hr 07 min 08 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 1378938540 cumulative IPC: 0.07252 (Simulation time: 03 hr 07 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 1378938540 cumulative IPC: 0.07252 (Simulation time: 03 hr 07 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.07252 instructions: 100000000 cycles: 1378938540
CPU 0 Branch Prediction Accuracy: 80.72% MPKI: 52.24 Average ROB Occupancy at Mispredict: 13.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.774
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 51.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:   12584270 HIT:    4493942 MISS:    8090328
LLC LOAD         ACCESS:    9115099 HIT:    2104473 MISS:    7010626
LLC RFO          ACCESS:     196313 HIT:      57440 MISS:     138873
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2141701 HIT:    2140259 MISS:       1442
LLC TRANSLATION  ACCESS:    1131157 HIT:     191770 MISS:     939387
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 663.8 cycles
cpu0_DTLB TOTAL        ACCESS:   29685304 HIT:   18767447 MISS:   10917857
cpu0_DTLB LOAD         ACCESS:   29685304 HIT:   18767447 MISS:   10917857
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 53.28 cycles
cpu0_ITLB TOTAL        ACCESS:         43 HIT:         43 MISS:          0
cpu0_ITLB LOAD         ACCESS:         43 HIT:         43 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   34822541 HIT:   18337993 MISS:   16484548
cpu0_L1D LOAD         ACCESS:   27846391 HIT:   13425237 MISS:   14421154
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5290149 HIT:    4740989 MISS:     549160
cpu0_L1D TRANSLATION  ACCESS:    1686001 HIT:     171767 MISS:    1514234
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 347.6 cycles
cpu0_L1I TOTAL        ACCESS:         43 HIT:         43 MISS:          0
cpu0_L1I LOAD         ACCESS:         43 HIT:         43 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   16687706 HIT:    6245051 MISS:   10442655
cpu0_L2C LOAD         ACCESS:   11927072 HIT:    2811974 MISS:    9115098
cpu0_L2C RFO          ACCESS:     356257 HIT:     159944 MISS:     196313
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    2891069 HIT:    2890982 MISS:         87
cpu0_L2C TRANSLATION  ACCESS:    1513308 HIT:     382151 MISS:    1131157
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 535.1 cycles
cpu0_STLB TOTAL        ACCESS:    9214005 HIT:    7920452 MISS:    1293553
cpu0_STLB LOAD         ACCESS:    9214005 HIT:    7920452 MISS:    1293553
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 395.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     130550
  ROW_BUFFER_MISS:    7956732
 AVG DBUS CONGESTED CYCLE: 3.937
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      40927
  FULL:    1920133
