[
    {
        "name": "_Z3cpuP7ap_uintILi32EEPVS_ILi4EE",
        "df_function": "%F258",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 13,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 273,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 13,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 273,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 cpu) BB 'codeRepl' [Atomic,Loop,Atomic] 'Outline_T3_F258_R2_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 22,
                        "column": 3
                    },
                    "end_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 23,
                        "column": 18
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                    "line": 19,
                                    "column": 10
                                },
                                "id": "VId_122_[?(?,32)]",
                                "name": "reg_file[*]",
                                "display_name": "arch_t reg_file[32]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 128,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 32
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "subregions": [
                    {
                        "id": "%F259_R1",
                        "description": "<function entry>"
                    },
                    {
                        "id": "%F259_R2",
                        "description": "<loop 'for.body'>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                "line": 22,
                                "column": 3
                            },
                            "end_loc": {
                                "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                "line": 23,
                                "column": 18
                            }
                        }
                    },
                    {
                        "id": "%F259_R4",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": []
            },
            "4": {
                "id": "4",
                "name": "Region<OutlineCall(R3 cpu) BB 'codeRepl1' [Atomic] 'Outline_T4_F258_R14_Atomic'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 26,
                        "column": 15
                    },
                    "end_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 26,
                        "column": 15
                    }
                },
                "display_name": "Process 2",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                    "line": 26,
                                    "column": 10
                                },
                                "id": "VId_124_!c?(?,?)",
                                "name": "pc",
                                "display_name": "arch_t pc"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 26,
                                        "column": 15
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "subregions": [
                    {
                        "id": "%F260_R1",
                        "description": "<function entry>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                "line": 26,
                                "column": 15
                            },
                            "end_loc": {
                                "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                "line": 26,
                                "column": 15
                            }
                        }
                    }
                ],
                "subdataflow": []
            },
            "5": {
                "id": "5",
                "name": "Region<OutlineCall(R4 cpu) BB 'codeRepl2' [Atomic,Switch,Atomic] 'Outline_T5_F258_R15_Loop'>",
                "src_range": {
                    "start_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 29,
                        "column": 17
                    },
                    "end_loc": {
                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                        "line": 265,
                        "column": 3
                    }
                },
                "display_name": "Process 3",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                    "line": 26,
                                    "column": 10
                                },
                                "id": "VId_124_!c?(?,?)",
                                "name": "pc",
                                "display_name": "arch_t pc"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 104,
                                        "column": 20
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 34,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                    "line": 13,
                                    "column": 0
                                },
                                "id": "VId_120_[?(?,32)]dc",
                                "name": "mem[*]",
                                "display_name": "arch_t mem[1024]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                    "line": 19,
                                    "column": 10
                                },
                                "id": "VId_122_[?(?,32)]",
                                "name": "reg_file[*]",
                                "display_name": "arch_t reg_file[32]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 5
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                    "line": 13,
                                    "column": 0
                                },
                                "id": "VId_121_*0(0,8)arg",
                                "name": "(*pstrb)",
                                "display_name": "volatile strb_t *pstrb"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 182,
                                        "column": 17
                                    },
                                    "access_type": "i4",
                                    "access_bit_width": 4,
                                    "exec_count": 5
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 185,
                                        "column": 17
                                    },
                                    "access_type": "i4",
                                    "access_bit_width": 4,
                                    "exec_count": 5
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                        "line": 188,
                                        "column": 17
                                    },
                                    "access_type": "i4",
                                    "access_bit_width": 4,
                                    "exec_count": 5
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 1
                        }
                    ]
                },
                "subregions": [
                    {
                        "id": "%F261_R1",
                        "description": "<function entry>"
                    },
                    {
                        "id": "%F261_R2",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                "line": 29,
                                "column": 17
                            },
                            "end_loc": {
                                "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                                "line": 265,
                                "column": 3
                            }
                        }
                    },
                    {
                        "id": "%F261_R780",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": []
            }
        },
        "channels": {
            "mem[*]_RAW_1_5_#0": {
                "name": "mem[*]_RAW_1_5_#0",
                "variable_id": "VId_120_[?(?,32)]dc",
                "variable_name": "mem[*]",
                "declaration": "arch_t mem[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 13,
                    "column": 0
                },
                "source": "1",
                "sink": "5"
            },
            "reg_file[*]_RAW_3_5_#1": {
                "name": "reg_file[*]_RAW_3_5_#1",
                "variable_id": "VId_122_[?(?,32)]",
                "variable_name": "reg_file[*]",
                "declaration": "arch_t reg_file[32]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 19,
                    "column": 10
                },
                "source": "3",
                "sink": "5"
            },
            "pc_RAW_4_5_#2": {
                "name": "pc_RAW_4_5_#2",
                "variable_id": "VId_124_!c?(?,?)",
                "variable_name": "pc",
                "declaration": "arch_t pc",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 26,
                    "column": 10
                },
                "source": "4",
                "sink": "5"
            },
            "mem[*]_WAW_1_5_#3": {
                "name": "mem[*]_WAW_1_5_#3",
                "variable_id": "VId_120_[?(?,32)]dc",
                "variable_name": "mem[*]",
                "declaration": "arch_t mem[1024]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 13,
                    "column": 0
                },
                "source": "1",
                "sink": "5"
            },
            "reg_file[*]_WAW_3_5_#4": {
                "name": "reg_file[*]_WAW_3_5_#4",
                "variable_id": "VId_122_[?(?,32)]",
                "variable_name": "reg_file[*]",
                "declaration": "arch_t reg_file[32]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 19,
                    "column": 10
                },
                "source": "3",
                "sink": "5"
            },
            "pc_WAW_4_5_#5": {
                "name": "pc_WAW_4_5_#5",
                "variable_id": "VId_124_!c?(?,?)",
                "variable_name": "pc",
                "declaration": "arch_t pc",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 26,
                    "column": 10
                },
                "source": "4",
                "sink": "5"
            },
            "mem[*]_RAW_5_2_#6": {
                "name": "mem[*]_RAW_5_2_#6",
                "variable_id": "VId_120_[?(?,32)]dc",
                "variable_name": "mem[*]",
                "declaration": "arch_t mem[1024]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 13,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "(*pstrb)_RAW_5_2_#7": {
                "name": "(*pstrb)_RAW_5_2_#7",
                "variable_id": "VId_121_*0(0,8)arg",
                "variable_name": "(*pstrb)",
                "declaration": "volatile strb_t *pstrb",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 13,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "mem[*]_RAR_5_2_#8": {
                "name": "mem[*]_RAR_5_2_#8",
                "variable_id": "VId_120_[?(?,32)]dc",
                "variable_name": "mem[*]",
                "declaration": "arch_t mem[1024]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 0,
                "src_loc": {
                    "file": "/home/elfo/Documents/ELEC5803/hls_riscv/RISCV-RV32I-H1/riscv32i.cc",
                    "line": 13,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "3",
                "sink": "4"
            },
            {
                "source": "4",
                "sink": "5"
            },
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "5",
                "sink": "2"
            }
        ]
    }
]