ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** /**
  62:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f0xx_hal_msp.c ****   */
  64:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 70 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB41:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI2:
 103              		.cfi_def_cfa_offset 40
 104 0004 0400     		movs	r4, r0
  88:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 88 3 is_stmt 1 view .LVU16
 106              		.loc 1 88 20 is_stmt 0 view .LVU17
 107 0006 1422     		movs	r2, #20
 108 0008 0021     		movs	r1, #0
 109 000a 03A8     		add	r0, sp, #12
 110              	.LVL1:
 111              		.loc 1 88 20 view .LVU18
 112 000c FFF7FEFF 		bl	memset
 113              	.LVL2:
  89:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 114              		.loc 1 89 3 is_stmt 1 view .LVU19
 115              		.loc 1 89 10 is_stmt 0 view .LVU20
 116 0010 2268     		ldr	r2, [r4]
 117              		.loc 1 89 5 view .LVU21
 118 0012 114B     		ldr	r3, .L7
 119 0014 9A42     		cmp	r2, r3
 120 0016 01D0     		beq	.L6
 121              	.L4:
  90:Core/Src/stm32f0xx_hal_msp.c ****   {
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c **** 
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
  99:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 100:Core/Src/stm32f0xx_hal_msp.c ****     */
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Core/Src/stm32f0xx_hal_msp.c **** 
 106:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 108:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 109:Core/Src/stm32f0xx_hal_msp.c ****   }
 110:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 111 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125              	.LVL3:
 126              		.loc 1 111 1 view .LVU23
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL4:
 129              	.L6:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 130              		.loc 1 95 5 is_stmt 1 view .LVU24
 131              	.LBB4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 132              		.loc 1 95 5 view .LVU25
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 133              		.loc 1 95 5 view .LVU26
 134 001c 0F4B     		ldr	r3, .L7+4
 135 001e 9969     		ldr	r1, [r3, #24]
 136 0020 8020     		movs	r0, #128
 137 0022 8000     		lsls	r0, r0, #2
 138 0024 0143     		orrs	r1, r0
 139 0026 9961     		str	r1, [r3, #24]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU27
 141 0028 9A69     		ldr	r2, [r3, #24]
 142 002a 0240     		ands	r2, r0
 143 002c 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 144              		.loc 1 95 5 view .LVU28
 145 002e 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 147              		.loc 1 95 5 view .LVU29
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 148              		.loc 1 97 5 view .LVU30
 149              	.LBB5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 150              		.loc 1 97 5 view .LVU31
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 151              		.loc 1 97 5 view .LVU32
 152 0030 5A69     		ldr	r2, [r3, #20]
 153 0032 8021     		movs	r1, #128
 154 0034 8902     		lsls	r1, r1, #10
 155 0036 0A43     		orrs	r2, r1
 156 0038 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 157              		.loc 1 97 5 view .LVU33
 158 003a 5B69     		ldr	r3, [r3, #20]
 159 003c 0B40     		ands	r3, r1
 160 003e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 161              		.loc 1 97 5 view .LVU34
 162 0040 029B     		ldr	r3, [sp, #8]
 163              	.LBE5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 164              		.loc 1 97 5 view .LVU35
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 6


 165              		.loc 1 101 5 view .LVU36
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 101 25 is_stmt 0 view .LVU37
 167 0042 0123     		movs	r3, #1
 168 0044 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 102 5 is_stmt 1 view .LVU38
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 102 26 is_stmt 0 view .LVU39
 171 0046 0233     		adds	r3, r3, #2
 172 0048 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 103 5 is_stmt 1 view .LVU40
 104:Core/Src/stm32f0xx_hal_msp.c **** 
 174              		.loc 1 104 5 view .LVU41
 175 004a 7138     		subs	r0, r0, #113
 176 004c FF38     		subs	r0, r0, #255
 177 004e 03A9     		add	r1, sp, #12
 178 0050 C005     		lsls	r0, r0, #23
 179 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL5:
 181              		.loc 1 111 1 is_stmt 0 view .LVU42
 182 0056 DFE7     		b	.L4
 183              	.L8:
 184              		.align	2
 185              	.L7:
 186 0058 00240140 		.word	1073816576
 187 005c 00100240 		.word	1073876992
 188              		.cfi_endproc
 189              	.LFE41:
 191              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_ADC_MspDeInit
 194              		.syntax unified
 195              		.code	16
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_ADC_MspDeInit:
 200              	.LVL6:
 201              	.LFB42:
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c **** /**
 114:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 115:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 117:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f0xx_hal_msp.c **** */
 119:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 120:Core/Src/stm32f0xx_hal_msp.c **** {
 202              		.loc 1 120 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 120 1 is_stmt 0 view .LVU44
 207 0000 10B5     		push	{r4, lr}
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 7


 210              		.cfi_offset 4, -8
 211              		.cfi_offset 14, -4
 121:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 212              		.loc 1 121 3 is_stmt 1 view .LVU45
 213              		.loc 1 121 10 is_stmt 0 view .LVU46
 214 0002 0268     		ldr	r2, [r0]
 215              		.loc 1 121 5 view .LVU47
 216 0004 074B     		ldr	r3, .L12
 217 0006 9A42     		cmp	r2, r3
 218 0008 00D0     		beq	.L11
 219              	.LVL7:
 220              	.L9:
 122:Core/Src/stm32f0xx_hal_msp.c ****   {
 123:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 124:Core/Src/stm32f0xx_hal_msp.c **** 
 125:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 126:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 129:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 130:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 131:Core/Src/stm32f0xx_hal_msp.c ****     */
 132:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 134:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 135:Core/Src/stm32f0xx_hal_msp.c **** 
 136:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 137:Core/Src/stm32f0xx_hal_msp.c ****   }
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 139:Core/Src/stm32f0xx_hal_msp.c **** }
 221              		.loc 1 139 1 view .LVU48
 222              		@ sp needed
 223 000a 10BD     		pop	{r4, pc}
 224              	.LVL8:
 225              	.L11:
 127:Core/Src/stm32f0xx_hal_msp.c **** 
 226              		.loc 1 127 5 is_stmt 1 view .LVU49
 227 000c 064A     		ldr	r2, .L12+4
 228 000e 9369     		ldr	r3, [r2, #24]
 229 0010 0649     		ldr	r1, .L12+8
 230 0012 0B40     		ands	r3, r1
 231 0014 9361     		str	r3, [r2, #24]
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 232              		.loc 1 132 5 view .LVU50
 233 0016 9020     		movs	r0, #144
 234              	.LVL9:
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 235              		.loc 1 132 5 is_stmt 0 view .LVU51
 236 0018 0121     		movs	r1, #1
 237 001a C005     		lsls	r0, r0, #23
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL10:
 240              		.loc 1 139 1 view .LVU52
 241 0020 F3E7     		b	.L9
 242              	.L13:
 243 0022 C046     		.align	2
 244              	.L12:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 8


 245 0024 00240140 		.word	1073816576
 246 0028 00100240 		.word	1073876992
 247 002c FFFDFFFF 		.word	-513
 248              		.cfi_endproc
 249              	.LFE42:
 251              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 252              		.align	1
 253              		.global	HAL_I2C_MspInit
 254              		.syntax unified
 255              		.code	16
 256              		.thumb_func
 257              		.fpu softvfp
 259              	HAL_I2C_MspInit:
 260              	.LVL11:
 261              	.LFB43:
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c **** /**
 142:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP Initialization
 143:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 144:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 145:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 146:Core/Src/stm32f0xx_hal_msp.c **** */
 147:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 148:Core/Src/stm32f0xx_hal_msp.c **** {
 262              		.loc 1 148 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 32
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		.loc 1 148 1 is_stmt 0 view .LVU54
 267 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 268              	.LCFI4:
 269              		.cfi_def_cfa_offset 20
 270              		.cfi_offset 4, -20
 271              		.cfi_offset 5, -16
 272              		.cfi_offset 6, -12
 273              		.cfi_offset 7, -8
 274              		.cfi_offset 14, -4
 275 0002 C646     		mov	lr, r8
 276 0004 00B5     		push	{lr}
 277              	.LCFI5:
 278              		.cfi_def_cfa_offset 24
 279              		.cfi_offset 8, -24
 280 0006 88B0     		sub	sp, sp, #32
 281              	.LCFI6:
 282              		.cfi_def_cfa_offset 56
 283 0008 0400     		movs	r4, r0
 149:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 284              		.loc 1 149 3 is_stmt 1 view .LVU55
 285              		.loc 1 149 20 is_stmt 0 view .LVU56
 286 000a 1422     		movs	r2, #20
 287 000c 0021     		movs	r1, #0
 288 000e 03A8     		add	r0, sp, #12
 289              	.LVL12:
 290              		.loc 1 149 20 view .LVU57
 291 0010 FFF7FEFF 		bl	memset
 292              	.LVL13:
 150:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 9


 293              		.loc 1 150 3 is_stmt 1 view .LVU58
 294              		.loc 1 150 10 is_stmt 0 view .LVU59
 295 0014 2268     		ldr	r2, [r4]
 296              		.loc 1 150 5 view .LVU60
 297 0016 1A4B     		ldr	r3, .L17
 298 0018 9A42     		cmp	r2, r3
 299 001a 03D0     		beq	.L16
 300              	.LVL14:
 301              	.L14:
 151:Core/Src/stm32f0xx_hal_msp.c ****   {
 152:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 153:Core/Src/stm32f0xx_hal_msp.c **** 
 154:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 155:Core/Src/stm32f0xx_hal_msp.c **** 
 156:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 157:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 158:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 159:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 160:Core/Src/stm32f0xx_hal_msp.c ****     */
 161:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 162:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 163:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 164:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 165:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 166:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167:Core/Src/stm32f0xx_hal_msp.c **** 
 168:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 169:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 172:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 173:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 174:Core/Src/stm32f0xx_hal_msp.c **** 
 175:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 176:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 177:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 178:Core/Src/stm32f0xx_hal_msp.c **** 
 179:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 180:Core/Src/stm32f0xx_hal_msp.c ****   }
 181:Core/Src/stm32f0xx_hal_msp.c **** 
 182:Core/Src/stm32f0xx_hal_msp.c **** }
 302              		.loc 1 182 1 view .LVU61
 303 001c 08B0     		add	sp, sp, #32
 304              		@ sp needed
 305 001e 80BC     		pop	{r7}
 306 0020 B846     		mov	r8, r7
 307 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 308              	.LVL15:
 309              	.L16:
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 310              		.loc 1 156 5 is_stmt 1 view .LVU62
 311              	.LBB6:
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 312              		.loc 1 156 5 view .LVU63
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 313              		.loc 1 156 5 view .LVU64
 314 0024 174C     		ldr	r4, .L17+4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 10


 315              	.LVL16:
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 316              		.loc 1 156 5 is_stmt 0 view .LVU65
 317 0026 6269     		ldr	r2, [r4, #20]
 318 0028 8021     		movs	r1, #128
 319 002a C902     		lsls	r1, r1, #11
 320 002c 0A43     		orrs	r2, r1
 321 002e 6261     		str	r2, [r4, #20]
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 322              		.loc 1 156 5 is_stmt 1 view .LVU66
 323 0030 6369     		ldr	r3, [r4, #20]
 324 0032 0B40     		ands	r3, r1
 325 0034 0193     		str	r3, [sp, #4]
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 326              		.loc 1 156 5 view .LVU67
 327 0036 019B     		ldr	r3, [sp, #4]
 328              	.LBE6:
 156:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 329              		.loc 1 156 5 view .LVU68
 161:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 330              		.loc 1 161 5 view .LVU69
 161:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 331              		.loc 1 161 25 is_stmt 0 view .LVU70
 332 0038 4023     		movs	r3, #64
 333 003a 0393     		str	r3, [sp, #12]
 162:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 334              		.loc 1 162 5 is_stmt 1 view .LVU71
 162:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 335              		.loc 1 162 26 is_stmt 0 view .LVU72
 336 003c 2E3B     		subs	r3, r3, #46
 337 003e 9846     		mov	r8, r3
 338 0040 0493     		str	r3, [sp, #16]
 163:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 339              		.loc 1 163 5 is_stmt 1 view .LVU73
 163:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 340              		.loc 1 163 26 is_stmt 0 view .LVU74
 341 0042 0125     		movs	r5, #1
 342 0044 0595     		str	r5, [sp, #20]
 164:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 343              		.loc 1 164 5 is_stmt 1 view .LVU75
 164:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 344              		.loc 1 164 27 is_stmt 0 view .LVU76
 345 0046 0327     		movs	r7, #3
 346 0048 0697     		str	r7, [sp, #24]
 165:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 347              		.loc 1 165 5 is_stmt 1 view .LVU77
 165:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 348              		.loc 1 165 31 is_stmt 0 view .LVU78
 349 004a 0795     		str	r5, [sp, #28]
 166:Core/Src/stm32f0xx_hal_msp.c **** 
 350              		.loc 1 166 5 is_stmt 1 view .LVU79
 351 004c 0E4E     		ldr	r6, .L17+8
 352 004e 03A9     		add	r1, sp, #12
 353 0050 3000     		movs	r0, r6
 354 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 355              	.LVL17:
 168:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 11


 356              		.loc 1 168 5 view .LVU80
 168:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 357              		.loc 1 168 25 is_stmt 0 view .LVU81
 358 0056 8023     		movs	r3, #128
 359 0058 0393     		str	r3, [sp, #12]
 169:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 360              		.loc 1 169 5 is_stmt 1 view .LVU82
 169:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 361              		.loc 1 169 26 is_stmt 0 view .LVU83
 362 005a 4346     		mov	r3, r8
 363 005c 0493     		str	r3, [sp, #16]
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 364              		.loc 1 170 5 is_stmt 1 view .LVU84
 170:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 365              		.loc 1 170 26 is_stmt 0 view .LVU85
 366 005e 0595     		str	r5, [sp, #20]
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 367              		.loc 1 171 5 is_stmt 1 view .LVU86
 171:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 368              		.loc 1 171 27 is_stmt 0 view .LVU87
 369 0060 0697     		str	r7, [sp, #24]
 172:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 370              		.loc 1 172 5 is_stmt 1 view .LVU88
 172:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 371              		.loc 1 172 31 is_stmt 0 view .LVU89
 372 0062 0795     		str	r5, [sp, #28]
 173:Core/Src/stm32f0xx_hal_msp.c **** 
 373              		.loc 1 173 5 is_stmt 1 view .LVU90
 374 0064 03A9     		add	r1, sp, #12
 375 0066 3000     		movs	r0, r6
 376 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 377              	.LVL18:
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 378              		.loc 1 176 5 view .LVU91
 379              	.LBB7:
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 380              		.loc 1 176 5 view .LVU92
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 381              		.loc 1 176 5 view .LVU93
 382 006c E269     		ldr	r2, [r4, #28]
 383 006e 8021     		movs	r1, #128
 384 0070 8903     		lsls	r1, r1, #14
 385 0072 0A43     		orrs	r2, r1
 386 0074 E261     		str	r2, [r4, #28]
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 387              		.loc 1 176 5 view .LVU94
 388 0076 E369     		ldr	r3, [r4, #28]
 389 0078 0B40     		ands	r3, r1
 390 007a 0293     		str	r3, [sp, #8]
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 391              		.loc 1 176 5 view .LVU95
 392 007c 029B     		ldr	r3, [sp, #8]
 393              	.LBE7:
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 394              		.loc 1 176 5 view .LVU96
 395              		.loc 1 182 1 is_stmt 0 view .LVU97
 396 007e CDE7     		b	.L14
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 12


 397              	.L18:
 398              		.align	2
 399              	.L17:
 400 0080 00540040 		.word	1073763328
 401 0084 00100240 		.word	1073876992
 402 0088 00040048 		.word	1207960576
 403              		.cfi_endproc
 404              	.LFE43:
 406              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 407              		.align	1
 408              		.global	HAL_I2C_MspDeInit
 409              		.syntax unified
 410              		.code	16
 411              		.thumb_func
 412              		.fpu softvfp
 414              	HAL_I2C_MspDeInit:
 415              	.LVL19:
 416              	.LFB44:
 183:Core/Src/stm32f0xx_hal_msp.c **** 
 184:Core/Src/stm32f0xx_hal_msp.c **** /**
 185:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 186:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 187:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 188:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 189:Core/Src/stm32f0xx_hal_msp.c **** */
 190:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 191:Core/Src/stm32f0xx_hal_msp.c **** {
 417              		.loc 1 191 1 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		.loc 1 191 1 is_stmt 0 view .LVU99
 422 0000 10B5     		push	{r4, lr}
 423              	.LCFI7:
 424              		.cfi_def_cfa_offset 8
 425              		.cfi_offset 4, -8
 426              		.cfi_offset 14, -4
 192:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 427              		.loc 1 192 3 is_stmt 1 view .LVU100
 428              		.loc 1 192 10 is_stmt 0 view .LVU101
 429 0002 0268     		ldr	r2, [r0]
 430              		.loc 1 192 5 view .LVU102
 431 0004 094B     		ldr	r3, .L22
 432 0006 9A42     		cmp	r2, r3
 433 0008 00D0     		beq	.L21
 434              	.LVL20:
 435              	.L19:
 193:Core/Src/stm32f0xx_hal_msp.c ****   {
 194:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 195:Core/Src/stm32f0xx_hal_msp.c **** 
 196:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 197:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 198:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 199:Core/Src/stm32f0xx_hal_msp.c **** 
 200:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 201:Core/Src/stm32f0xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 202:Core/Src/stm32f0xx_hal_msp.c ****     PB7     ------> I2C1_SDA
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 13


 203:Core/Src/stm32f0xx_hal_msp.c ****     */
 204:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 205:Core/Src/stm32f0xx_hal_msp.c **** 
 206:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 207:Core/Src/stm32f0xx_hal_msp.c **** 
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 209:Core/Src/stm32f0xx_hal_msp.c **** 
 210:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 211:Core/Src/stm32f0xx_hal_msp.c ****   }
 212:Core/Src/stm32f0xx_hal_msp.c **** 
 213:Core/Src/stm32f0xx_hal_msp.c **** }
 436              		.loc 1 213 1 view .LVU103
 437              		@ sp needed
 438 000a 10BD     		pop	{r4, pc}
 439              	.LVL21:
 440              	.L21:
 198:Core/Src/stm32f0xx_hal_msp.c **** 
 441              		.loc 1 198 5 is_stmt 1 view .LVU104
 442 000c 084A     		ldr	r2, .L22+4
 443 000e D369     		ldr	r3, [r2, #28]
 444 0010 0849     		ldr	r1, .L22+8
 445 0012 0B40     		ands	r3, r1
 446 0014 D361     		str	r3, [r2, #28]
 204:Core/Src/stm32f0xx_hal_msp.c **** 
 447              		.loc 1 204 5 view .LVU105
 448 0016 084C     		ldr	r4, .L22+12
 449 0018 4021     		movs	r1, #64
 450 001a 2000     		movs	r0, r4
 451              	.LVL22:
 204:Core/Src/stm32f0xx_hal_msp.c **** 
 452              		.loc 1 204 5 is_stmt 0 view .LVU106
 453 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 454              	.LVL23:
 206:Core/Src/stm32f0xx_hal_msp.c **** 
 455              		.loc 1 206 5 is_stmt 1 view .LVU107
 456 0020 8021     		movs	r1, #128
 457 0022 2000     		movs	r0, r4
 458 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 459              	.LVL24:
 460              		.loc 1 213 1 is_stmt 0 view .LVU108
 461 0028 EFE7     		b	.L19
 462              	.L23:
 463 002a C046     		.align	2
 464              	.L22:
 465 002c 00540040 		.word	1073763328
 466 0030 00100240 		.word	1073876992
 467 0034 FFFFDFFF 		.word	-2097153
 468 0038 00040048 		.word	1207960576
 469              		.cfi_endproc
 470              	.LFE44:
 472              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 473              		.align	1
 474              		.global	HAL_TIM_Base_MspInit
 475              		.syntax unified
 476              		.code	16
 477              		.thumb_func
 478              		.fpu softvfp
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 14


 480              	HAL_TIM_Base_MspInit:
 481              	.LVL25:
 482              	.LFB45:
 214:Core/Src/stm32f0xx_hal_msp.c **** 
 215:Core/Src/stm32f0xx_hal_msp.c **** /**
 216:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 217:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 218:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 219:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 220:Core/Src/stm32f0xx_hal_msp.c **** */
 221:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 222:Core/Src/stm32f0xx_hal_msp.c **** {
 483              		.loc 1 222 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 8
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		.loc 1 222 1 is_stmt 0 view .LVU110
 488 0000 00B5     		push	{lr}
 489              	.LCFI8:
 490              		.cfi_def_cfa_offset 4
 491              		.cfi_offset 14, -4
 492 0002 83B0     		sub	sp, sp, #12
 493              	.LCFI9:
 494              		.cfi_def_cfa_offset 16
 223:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 495              		.loc 1 223 3 is_stmt 1 view .LVU111
 496              		.loc 1 223 15 is_stmt 0 view .LVU112
 497 0004 0268     		ldr	r2, [r0]
 498              		.loc 1 223 5 view .LVU113
 499 0006 0C4B     		ldr	r3, .L27
 500 0008 9A42     		cmp	r2, r3
 501 000a 01D0     		beq	.L26
 502              	.LVL26:
 503              	.L24:
 224:Core/Src/stm32f0xx_hal_msp.c ****   {
 225:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 226:Core/Src/stm32f0xx_hal_msp.c **** 
 227:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 228:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 229:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 230:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 231:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 232:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 233:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 234:Core/Src/stm32f0xx_hal_msp.c **** 
 235:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 236:Core/Src/stm32f0xx_hal_msp.c ****   }
 237:Core/Src/stm32f0xx_hal_msp.c **** 
 238:Core/Src/stm32f0xx_hal_msp.c **** }
 504              		.loc 1 238 1 view .LVU114
 505 000c 03B0     		add	sp, sp, #12
 506              		@ sp needed
 507 000e 00BD     		pop	{pc}
 508              	.LVL27:
 509              	.L26:
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 510              		.loc 1 229 5 is_stmt 1 view .LVU115
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 15


 511              	.LBB8:
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 512              		.loc 1 229 5 view .LVU116
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 513              		.loc 1 229 5 view .LVU117
 514 0010 0A4A     		ldr	r2, .L27+4
 515 0012 9169     		ldr	r1, [r2, #24]
 516 0014 8020     		movs	r0, #128
 517              	.LVL28:
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 518              		.loc 1 229 5 is_stmt 0 view .LVU118
 519 0016 8002     		lsls	r0, r0, #10
 520 0018 0143     		orrs	r1, r0
 521 001a 9161     		str	r1, [r2, #24]
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 522              		.loc 1 229 5 is_stmt 1 view .LVU119
 523 001c 9369     		ldr	r3, [r2, #24]
 524 001e 0340     		ands	r3, r0
 525 0020 0193     		str	r3, [sp, #4]
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 526              		.loc 1 229 5 view .LVU120
 527 0022 019B     		ldr	r3, [sp, #4]
 528              	.LBE8:
 229:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 529              		.loc 1 229 5 view .LVU121
 231:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 530              		.loc 1 231 5 view .LVU122
 531 0024 0022     		movs	r2, #0
 532 0026 0021     		movs	r1, #0
 533 0028 1520     		movs	r0, #21
 534 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 535              	.LVL29:
 232:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 536              		.loc 1 232 5 view .LVU123
 537 002e 1520     		movs	r0, #21
 538 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 539              	.LVL30:
 540              		.loc 1 238 1 is_stmt 0 view .LVU124
 541 0034 EAE7     		b	.L24
 542              	.L28:
 543 0036 C046     		.align	2
 544              	.L27:
 545 0038 00440140 		.word	1073824768
 546 003c 00100240 		.word	1073876992
 547              		.cfi_endproc
 548              	.LFE45:
 550              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 551              		.align	1
 552              		.global	HAL_TIM_Base_MspDeInit
 553              		.syntax unified
 554              		.code	16
 555              		.thumb_func
 556              		.fpu softvfp
 558              	HAL_TIM_Base_MspDeInit:
 559              	.LVL31:
 560              	.LFB46:
 239:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 16


 240:Core/Src/stm32f0xx_hal_msp.c **** /**
 241:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 242:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 243:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 244:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 245:Core/Src/stm32f0xx_hal_msp.c **** */
 246:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 247:Core/Src/stm32f0xx_hal_msp.c **** {
 561              		.loc 1 247 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565              		.loc 1 247 1 is_stmt 0 view .LVU126
 566 0000 10B5     		push	{r4, lr}
 567              	.LCFI10:
 568              		.cfi_def_cfa_offset 8
 569              		.cfi_offset 4, -8
 570              		.cfi_offset 14, -4
 248:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 571              		.loc 1 248 3 is_stmt 1 view .LVU127
 572              		.loc 1 248 15 is_stmt 0 view .LVU128
 573 0002 0268     		ldr	r2, [r0]
 574              		.loc 1 248 5 view .LVU129
 575 0004 064B     		ldr	r3, .L32
 576 0006 9A42     		cmp	r2, r3
 577 0008 00D0     		beq	.L31
 578              	.LVL32:
 579              	.L29:
 249:Core/Src/stm32f0xx_hal_msp.c ****   {
 250:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 253:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 254:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 255:Core/Src/stm32f0xx_hal_msp.c **** 
 256:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 257:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 258:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 259:Core/Src/stm32f0xx_hal_msp.c **** 
 260:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 261:Core/Src/stm32f0xx_hal_msp.c ****   }
 262:Core/Src/stm32f0xx_hal_msp.c **** 
 263:Core/Src/stm32f0xx_hal_msp.c **** }
 580              		.loc 1 263 1 view .LVU130
 581              		@ sp needed
 582 000a 10BD     		pop	{r4, pc}
 583              	.LVL33:
 584              	.L31:
 254:Core/Src/stm32f0xx_hal_msp.c **** 
 585              		.loc 1 254 5 is_stmt 1 view .LVU131
 586 000c 054A     		ldr	r2, .L32+4
 587 000e 9369     		ldr	r3, [r2, #24]
 588 0010 0549     		ldr	r1, .L32+8
 589 0012 0B40     		ands	r3, r1
 590 0014 9361     		str	r3, [r2, #24]
 257:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 591              		.loc 1 257 5 view .LVU132
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 17


 592 0016 1520     		movs	r0, #21
 593              	.LVL34:
 257:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 594              		.loc 1 257 5 is_stmt 0 view .LVU133
 595 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 596              	.LVL35:
 597              		.loc 1 263 1 view .LVU134
 598 001c F5E7     		b	.L29
 599              	.L33:
 600 001e C046     		.align	2
 601              	.L32:
 602 0020 00440140 		.word	1073824768
 603 0024 00100240 		.word	1073876992
 604 0028 FFFFFDFF 		.word	-131073
 605              		.cfi_endproc
 606              	.LFE46:
 608              		.text
 609              	.Letext0:
 610              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 611              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 612              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 613              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 614              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 615              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 616              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 617              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 618              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 619              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 620              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 621              		.file 13 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:76     .text.HAL_MspInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:81     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:88     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:186    .text.HAL_ADC_MspInit:00000058 $d
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:192    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:199    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:245    .text.HAL_ADC_MspDeInit:00000024 $d
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:252    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:259    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:400    .text.HAL_I2C_MspInit:00000080 $d
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:407    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:414    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:465    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:473    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:480    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:545    .text.HAL_TIM_Base_MspInit:00000038 $d
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:551    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:558    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccd2gI7b.s:602    .text.HAL_TIM_Base_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
