<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64CallingConvention.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64CallingConvention.cpp.html'>AArch64CallingConvention.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=== AArch64CallingConvention.cpp - AArch64 CC impl ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the table-generated and custom routines for the AArch64</i></td></tr>
<tr><th id="10">10</th><td><i>// Calling Convention.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64CallingConvention.h.html">"AArch64CallingConvention.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="21">21</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="XRegList" title='XRegList' data-type='const llvm::MCPhysReg [8]' data-ref="XRegList" data-ref-filename="XRegList">XRegList</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X1" title='llvm::AArch64::X1' data-ref="llvm::AArch64::X1" data-ref-filename="llvm..AArch64..X1">X1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X2" title='llvm::AArch64::X2' data-ref="llvm::AArch64::X2" data-ref-filename="llvm..AArch64..X2">X2</a>,</td></tr>
<tr><th id="24">24</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X3" title='llvm::AArch64::X3' data-ref="llvm::AArch64::X3" data-ref-filename="llvm..AArch64..X3">X3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X4" title='llvm::AArch64::X4' data-ref="llvm::AArch64::X4" data-ref-filename="llvm..AArch64..X4">X4</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X5" title='llvm::AArch64::X5' data-ref="llvm::AArch64::X5" data-ref-filename="llvm..AArch64..X5">X5</a>,</td></tr>
<tr><th id="25">25</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X6" title='llvm::AArch64::X6' data-ref="llvm::AArch64::X6" data-ref-filename="llvm..AArch64..X6">X6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X7" title='llvm::AArch64::X7' data-ref="llvm::AArch64::X7" data-ref-filename="llvm..AArch64..X7">X7</a>};</td></tr>
<tr><th id="26">26</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="HRegList" title='HRegList' data-type='const llvm::MCPhysReg [8]' data-ref="HRegList" data-ref-filename="HRegList">HRegList</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H0" title='llvm::AArch64::H0' data-ref="llvm::AArch64::H0" data-ref-filename="llvm..AArch64..H0">H0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H1" title='llvm::AArch64::H1' data-ref="llvm::AArch64::H1" data-ref-filename="llvm..AArch64..H1">H1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H2" title='llvm::AArch64::H2' data-ref="llvm::AArch64::H2" data-ref-filename="llvm..AArch64..H2">H2</a>,</td></tr>
<tr><th id="27">27</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H3" title='llvm::AArch64::H3' data-ref="llvm::AArch64::H3" data-ref-filename="llvm..AArch64..H3">H3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H4" title='llvm::AArch64::H4' data-ref="llvm::AArch64::H4" data-ref-filename="llvm..AArch64..H4">H4</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H5" title='llvm::AArch64::H5' data-ref="llvm::AArch64::H5" data-ref-filename="llvm..AArch64..H5">H5</a>,</td></tr>
<tr><th id="28">28</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H6" title='llvm::AArch64::H6' data-ref="llvm::AArch64::H6" data-ref-filename="llvm..AArch64..H6">H6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H7" title='llvm::AArch64::H7' data-ref="llvm::AArch64::H7" data-ref-filename="llvm..AArch64..H7">H7</a>};</td></tr>
<tr><th id="29">29</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="SRegList" title='SRegList' data-type='const llvm::MCPhysReg [8]' data-ref="SRegList" data-ref-filename="SRegList">SRegList</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S0" title='llvm::AArch64::S0' data-ref="llvm::AArch64::S0" data-ref-filename="llvm..AArch64..S0">S0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S1" title='llvm::AArch64::S1' data-ref="llvm::AArch64::S1" data-ref-filename="llvm..AArch64..S1">S1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S2" title='llvm::AArch64::S2' data-ref="llvm::AArch64::S2" data-ref-filename="llvm..AArch64..S2">S2</a>,</td></tr>
<tr><th id="30">30</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S3" title='llvm::AArch64::S3' data-ref="llvm::AArch64::S3" data-ref-filename="llvm..AArch64..S3">S3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S4" title='llvm::AArch64::S4' data-ref="llvm::AArch64::S4" data-ref-filename="llvm..AArch64..S4">S4</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S5" title='llvm::AArch64::S5' data-ref="llvm::AArch64::S5" data-ref-filename="llvm..AArch64..S5">S5</a>,</td></tr>
<tr><th id="31">31</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S6" title='llvm::AArch64::S6' data-ref="llvm::AArch64::S6" data-ref-filename="llvm..AArch64..S6">S6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S7" title='llvm::AArch64::S7' data-ref="llvm::AArch64::S7" data-ref-filename="llvm..AArch64..S7">S7</a>};</td></tr>
<tr><th id="32">32</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="DRegList" title='DRegList' data-type='const llvm::MCPhysReg [8]' data-ref="DRegList" data-ref-filename="DRegList">DRegList</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D0" title='llvm::AArch64::D0' data-ref="llvm::AArch64::D0" data-ref-filename="llvm..AArch64..D0">D0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D1" title='llvm::AArch64::D1' data-ref="llvm::AArch64::D1" data-ref-filename="llvm..AArch64..D1">D1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D2" title='llvm::AArch64::D2' data-ref="llvm::AArch64::D2" data-ref-filename="llvm..AArch64..D2">D2</a>,</td></tr>
<tr><th id="33">33</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D3" title='llvm::AArch64::D3' data-ref="llvm::AArch64::D3" data-ref-filename="llvm..AArch64..D3">D3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D4" title='llvm::AArch64::D4' data-ref="llvm::AArch64::D4" data-ref-filename="llvm..AArch64..D4">D4</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D5" title='llvm::AArch64::D5' data-ref="llvm::AArch64::D5" data-ref-filename="llvm..AArch64..D5">D5</a>,</td></tr>
<tr><th id="34">34</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D6" title='llvm::AArch64::D6' data-ref="llvm::AArch64::D6" data-ref-filename="llvm..AArch64..D6">D6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D7" title='llvm::AArch64::D7' data-ref="llvm::AArch64::D7" data-ref-filename="llvm..AArch64..D7">D7</a>};</td></tr>
<tr><th id="35">35</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="QRegList" title='QRegList' data-type='const llvm::MCPhysReg [8]' data-ref="QRegList" data-ref-filename="QRegList">QRegList</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q0" title='llvm::AArch64::Q0' data-ref="llvm::AArch64::Q0" data-ref-filename="llvm..AArch64..Q0">Q0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q1" title='llvm::AArch64::Q1' data-ref="llvm::AArch64::Q1" data-ref-filename="llvm..AArch64..Q1">Q1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q2" title='llvm::AArch64::Q2' data-ref="llvm::AArch64::Q2" data-ref-filename="llvm..AArch64..Q2">Q2</a>,</td></tr>
<tr><th id="36">36</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q3" title='llvm::AArch64::Q3' data-ref="llvm::AArch64::Q3" data-ref-filename="llvm..AArch64..Q3">Q3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q4" title='llvm::AArch64::Q4' data-ref="llvm::AArch64::Q4" data-ref-filename="llvm..AArch64..Q4">Q4</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q5" title='llvm::AArch64::Q5' data-ref="llvm::AArch64::Q5" data-ref-filename="llvm..AArch64..Q5">Q5</a>,</td></tr>
<tr><th id="37">37</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q6" title='llvm::AArch64::Q6' data-ref="llvm::AArch64::Q6" data-ref-filename="llvm..AArch64..Q6">Q6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q7" title='llvm::AArch64::Q7' data-ref="llvm::AArch64::Q7" data-ref-filename="llvm..AArch64..Q7">Q7</a>};</td></tr>
<tr><th id="38">38</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="ZRegList" title='ZRegList' data-type='const llvm::MCPhysReg [8]' data-ref="ZRegList" data-ref-filename="ZRegList">ZRegList</dfn>[] = {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z0" title='llvm::AArch64::Z0' data-ref="llvm::AArch64::Z0" data-ref-filename="llvm..AArch64..Z0">Z0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z1" title='llvm::AArch64::Z1' data-ref="llvm::AArch64::Z1" data-ref-filename="llvm..AArch64..Z1">Z1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z2" title='llvm::AArch64::Z2' data-ref="llvm::AArch64::Z2" data-ref-filename="llvm..AArch64..Z2">Z2</a>,</td></tr>
<tr><th id="39">39</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z3" title='llvm::AArch64::Z3' data-ref="llvm::AArch64::Z3" data-ref-filename="llvm..AArch64..Z3">Z3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z4" title='llvm::AArch64::Z4' data-ref="llvm::AArch64::Z4" data-ref-filename="llvm..AArch64..Z4">Z4</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z5" title='llvm::AArch64::Z5' data-ref="llvm::AArch64::Z5" data-ref-filename="llvm..AArch64..Z5">Z5</a>,</td></tr>
<tr><th id="40">40</th><td>                                     <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z6" title='llvm::AArch64::Z6' data-ref="llvm::AArch64::Z6" data-ref-filename="llvm..AArch64..Z6">Z6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Z7" title='llvm::AArch64::Z7' data-ref="llvm::AArch64::Z7" data-ref-filename="llvm..AArch64..Z7">Z7</a>};</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE" title='finishStackBlock' data-type='bool finishStackBlock(SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp; PendingMembers, llvm::MVT LocVT, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State, llvm::Align SlotAlign)' data-ref="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE" data-ref-filename="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE">finishStackBlock</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>&gt; &amp;<dfn class="local col1 decl" id="61PendingMembers" title='PendingMembers' data-type='SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp;' data-ref="61PendingMembers" data-ref-filename="61PendingMembers">PendingMembers</dfn>,</td></tr>
<tr><th id="43">43</th><td>                             <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="62LocVT" title='LocVT' data-type='llvm::MVT' data-ref="62LocVT" data-ref-filename="62LocVT">LocVT</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy" data-ref-filename="llvm..ISD..ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col3 decl" id="63ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="63ArgFlags" data-ref-filename="63ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="44">44</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col4 decl" id="64State" title='State' data-type='llvm::CCState &amp;' data-ref="64State" data-ref-filename="64State">State</dfn>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col5 decl" id="65SlotAlign" title='SlotAlign' data-type='llvm::Align' data-ref="65SlotAlign" data-ref-filename="65SlotAlign">SlotAlign</dfn>) {</td></tr>
<tr><th id="45">45</th><td>  <b>if</b> (<a class="local col2 ref" href="#62LocVT" title='LocVT' data-ref="62LocVT" data-ref-filename="62LocVT">LocVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT16isScalableVectorEv" title='llvm::MVT::isScalableVector' data-ref="_ZNK4llvm3MVT16isScalableVectorEv" data-ref-filename="_ZNK4llvm3MVT16isScalableVectorEv">isScalableVector</a>()) {</td></tr>
<tr><th id="46">46</th><td>    <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col6 decl" id="66Subtarget" title='Subtarget' data-type='const llvm::AArch64Subtarget &amp;' data-ref="66Subtarget" data-ref-filename="66Subtarget">Subtarget</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;&gt;(</td></tr>
<tr><th id="47">47</th><td>        <a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv" data-ref-filename="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="48">48</th><td>    <em>const</em> <a class="type" href="AArch64ISelLowering.h.html#llvm::AArch64TargetLowering" title='llvm::AArch64TargetLowering' data-ref="llvm::AArch64TargetLowering" data-ref-filename="llvm..AArch64TargetLowering">AArch64TargetLowering</a> *<dfn class="local col7 decl" id="67TLI" title='TLI' data-type='const llvm::AArch64TargetLowering *' data-ref="67TLI" data-ref-filename="67TLI">TLI</dfn> = <a class="local col6 ref" href="#66Subtarget" title='Subtarget' data-ref="66Subtarget" data-ref-filename="66Subtarget">Subtarget</a>.<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" title='llvm::AArch64Subtarget::getTargetLowering' data-ref="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>    <i>// We are about to reinvoke the CCAssignFn auto-generated handler. If we</i></td></tr>
<tr><th id="51">51</th><td><i>    // don't unset these flags we will get stuck in an infinite loop forever</i></td></tr>
<tr><th id="52">52</th><td><i>    // invoking the custom handler.</i></td></tr>
<tr><th id="53">53</th><td>    <a class="local col3 ref" href="#63ArgFlags" title='ArgFlags' data-ref="63ArgFlags" data-ref-filename="63ArgFlags">ArgFlags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegs' data-ref="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb">setInConsecutiveRegs</a>(<b>false</b>);</td></tr>
<tr><th id="54">54</th><td>    <a class="local col3 ref" href="#63ArgFlags" title='ArgFlags' data-ref="63ArgFlags" data-ref-filename="63ArgFlags">ArgFlags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegsLast' data-ref="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb">setInConsecutiveRegsLast</a>(<b>false</b>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <i>// The calling convention for passing SVE tuples states that in the event</i></td></tr>
<tr><th id="57">57</th><td><i>    // we cannot allocate enough registers for the tuple we should still leave</i></td></tr>
<tr><th id="58">58</th><td><i>    // any remaining registers unallocated. However, when we call the</i></td></tr>
<tr><th id="59">59</th><td><i>    // CCAssignFn again we want it to behave as if all remaining registers are</i></td></tr>
<tr><th id="60">60</th><td><i>    // allocated. This will force the code to pass the tuple indirectly in</i></td></tr>
<tr><th id="61">61</th><td><i>    // accordance with the PCS.</i></td></tr>
<tr><th id="62">62</th><td>    <em>bool</em> <dfn class="local col8 decl" id="68RegsAllocated" title='RegsAllocated' data-type='bool [8]' data-ref="68RegsAllocated" data-ref-filename="68RegsAllocated">RegsAllocated</dfn>[<var>8</var>];</td></tr>
<tr><th id="63">63</th><td>    <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="69I" title='I' data-type='int' data-ref="69I" data-ref-filename="69I">I</dfn> = <var>0</var>; <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a> &lt; <var>8</var>; <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>++) {</td></tr>
<tr><th id="64">64</th><td>      <a class="local col8 ref" href="#68RegsAllocated" title='RegsAllocated' data-ref="68RegsAllocated" data-ref-filename="68RegsAllocated">RegsAllocated</a>[<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>] = <a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState11isAllocatedENS_10MCRegisterE" title='llvm::CCState::isAllocated' data-ref="_ZNK4llvm7CCState11isAllocatedENS_10MCRegisterE" data-ref-filename="_ZNK4llvm7CCState11isAllocatedENS_10MCRegisterE">isAllocated</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="tu ref" href="#ZRegList" title='ZRegList' data-use='r' data-ref="ZRegList" data-ref-filename="ZRegList">ZRegList</a>[<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>]);</td></tr>
<tr><th id="65">65</th><td>      <a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="tu ref" href="#ZRegList" title='ZRegList' data-use='r' data-ref="ZRegList" data-ref-filename="ZRegList">ZRegList</a>[<a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>]);</td></tr>
<tr><th id="66">66</th><td>    }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="70It" title='It' data-type='llvm::CCValAssign &amp;' data-ref="70It" data-ref-filename="70It">It</dfn> = <a class="local col1 ref" href="#61PendingMembers" title='PendingMembers' data-ref="61PendingMembers" data-ref-filename="61PendingMembers">PendingMembers</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="69">69</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col1 decl" id="71AssignFn" title='AssignFn' data-type='llvm::CCAssignFn *' data-ref="71AssignFn" data-ref-filename="71AssignFn">AssignFn</dfn> =</td></tr>
<tr><th id="70">70</th><td>        <a class="local col7 ref" href="#67TLI" title='TLI' data-ref="67TLI" data-ref-filename="67TLI">TLI</a>-&gt;<a class="ref fn" href="AArch64ISelLowering.h.html#_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" title='llvm::AArch64TargetLowering::CCAssignFnForCall' data-ref="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb" data-ref-filename="_ZNK4llvm21AArch64TargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</a>(<a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState14getCallingConvEv" title='llvm::CCState::getCallingConv' data-ref="_ZNK4llvm7CCState14getCallingConvEv" data-ref-filename="_ZNK4llvm7CCState14getCallingConvEv">getCallingConv</a>(), <i>/*IsVarArg=*/</i><b>false</b>);</td></tr>
<tr><th id="71">71</th><td>    <b>if</b> (<a class="local col1 ref" href="#71AssignFn" title='AssignFn' data-ref="71AssignFn" data-ref-filename="71AssignFn">AssignFn</a>(<a class="local col0 ref" href="#70It" title='It' data-ref="70It" data-ref-filename="70It">It</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>(), <a class="local col0 ref" href="#70It" title='It' data-ref="70It" data-ref-filename="70It">It</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>(), <a class="local col0 ref" href="#70It" title='It' data-ref="70It" data-ref-filename="70It">It</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>(), <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::Full" title='llvm::CCValAssign::Full' data-ref="llvm::CCValAssign::Full" data-ref-filename="llvm..CCValAssign..Full">Full</a>,</td></tr>
<tr><th id="72">72</th><td>                 <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#27" title='llvm::ISD::ArgFlagsTy::ArgFlagsTy' data-ref="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTyC1ERKS1_"></a><a class="local col3 ref" href="#63ArgFlags" title='ArgFlags' data-ref="63ArgFlags" data-ref-filename="63ArgFlags">ArgFlags</a>, <a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>))</td></tr>
<tr><th id="73">73</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Call operand has unhandled type"</q>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>    <i>// Return the flags to how they were before.</i></td></tr>
<tr><th id="76">76</th><td>    <a class="local col3 ref" href="#63ArgFlags" title='ArgFlags' data-ref="63ArgFlags" data-ref-filename="63ArgFlags">ArgFlags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegs' data-ref="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTy20setInConsecutiveRegsEb">setInConsecutiveRegs</a>(<b>true</b>);</td></tr>
<tr><th id="77">77</th><td>    <a class="local col3 ref" href="#63ArgFlags" title='ArgFlags' data-ref="63ArgFlags" data-ref-filename="63ArgFlags">ArgFlags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb" title='llvm::ISD::ArgFlagsTy::setInConsecutiveRegsLast' data-ref="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb" data-ref-filename="_ZN4llvm3ISD10ArgFlagsTy24setInConsecutiveRegsLastEb">setInConsecutiveRegsLast</a>(<b>true</b>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <i>// Return the register state back to how it was before, leaving any</i></td></tr>
<tr><th id="80">80</th><td><i>    // unallocated registers available for other smaller types.</i></td></tr>
<tr><th id="81">81</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="72I" title='I' data-type='int' data-ref="72I" data-ref-filename="72I">I</dfn> = <var>0</var>; <a class="local col2 ref" href="#72I" title='I' data-ref="72I" data-ref-filename="72I">I</a> &lt; <var>8</var>; <a class="local col2 ref" href="#72I" title='I' data-ref="72I" data-ref-filename="72I">I</a>++)</td></tr>
<tr><th id="82">82</th><td>      <b>if</b> (!<a class="local col8 ref" href="#68RegsAllocated" title='RegsAllocated' data-ref="68RegsAllocated" data-ref-filename="68RegsAllocated">RegsAllocated</a>[<a class="local col2 ref" href="#72I" title='I' data-ref="72I" data-ref-filename="72I">I</a>])</td></tr>
<tr><th id="83">83</th><td>        <a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13DeallocateRegEt" title='llvm::CCState::DeallocateReg' data-ref="_ZN4llvm7CCState13DeallocateRegEt" data-ref-filename="_ZN4llvm7CCState13DeallocateRegEt">DeallocateReg</a>(<a class="tu ref" href="#ZRegList" title='ZRegList' data-use='r' data-ref="ZRegList" data-ref-filename="ZRegList">ZRegList</a>[<a class="local col2 ref" href="#72I" title='I' data-ref="72I" data-ref-filename="72I">I</a>]);</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>    <i>// All pending members have now been allocated</i></td></tr>
<tr><th id="86">86</th><td>    <a class="local col1 ref" href="#61PendingMembers" title='PendingMembers' data-ref="61PendingMembers" data-ref-filename="61PendingMembers">PendingMembers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="87">87</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73Size" title='Size' data-type='unsigned int' data-ref="73Size" data-ref-filename="73Size">Size</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col2 ref" href="#62LocVT" title='LocVT' data-ref="62LocVT" data-ref-filename="62LocVT">LocVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="91">91</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col4 decl" id="74StackAlign" title='StackAlign' data-type='const llvm::Align' data-ref="74StackAlign" data-ref-filename="74StackAlign">StackAlign</dfn> =</td></tr>
<tr><th id="92">92</th><td>      <a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv" data-ref-filename="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv" data-ref-filename="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getStackAlignmentEv" title='llvm::DataLayout::getStackAlignment' data-ref="_ZNK4llvm10DataLayout17getStackAlignmentEv" data-ref-filename="_ZNK4llvm10DataLayout17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="93">93</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col5 decl" id="75OrigAlign" title='OrigAlign' data-type='const llvm::Align' data-ref="75OrigAlign" data-ref-filename="75OrigAlign">OrigAlign</dfn> = <a class="local col3 ref" href="#63ArgFlags" title='ArgFlags' data-ref="63ArgFlags" data-ref-filename="63ArgFlags">ArgFlags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy19getNonZeroOrigAlignEv" title='llvm::ISD::ArgFlagsTy::getNonZeroOrigAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy19getNonZeroOrigAlignEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy19getNonZeroOrigAlignEv">getNonZeroOrigAlign</a>();</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col6 decl" id="76Alignment" title='Alignment' data-type='const llvm::Align' data-ref="76Alignment" data-ref-filename="76Alignment">Alignment</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col5 ref" href="#75OrigAlign" title='OrigAlign' data-ref="75OrigAlign" data-ref-filename="75OrigAlign">OrigAlign</a>, <a class="local col4 ref" href="#74StackAlign" title='StackAlign' data-ref="74StackAlign" data-ref-filename="74StackAlign">StackAlign</a>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="77It" title='It' data-type='llvm::CCValAssign &amp;' data-ref="77It" data-ref-filename="77It">It</dfn> : <a class="local col1 ref" href="#61PendingMembers" title='PendingMembers' data-ref="61PendingMembers" data-ref-filename="61PendingMembers">PendingMembers</a>) {</td></tr>
<tr><th id="97">97</th><td>    <a class="local col7 ref" href="#77It" title='It' data-ref="77It" data-ref-filename="77It">It</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign12convertToMemEj" title='llvm::CCValAssign::convertToMem' data-ref="_ZN4llvm11CCValAssign12convertToMemEj" data-ref-filename="_ZN4llvm11CCValAssign12convertToMemEj">convertToMem</a>(<a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjNS_5AlignE" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjNS_5AlignE" data-ref-filename="_ZN4llvm7CCState13AllocateStackEjNS_5AlignE">AllocateStack</a>(<a class="local col3 ref" href="#73Size" title='Size' data-ref="73Size" data-ref-filename="73Size">Size</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col6 ref" href="#76Alignment" title='Alignment' data-ref="76Alignment" data-ref-filename="76Alignment">Alignment</a>, <a class="local col5 ref" href="#65SlotAlign" title='SlotAlign' data-ref="65SlotAlign" data-ref-filename="65SlotAlign">SlotAlign</a>)));</td></tr>
<tr><th id="98">98</th><td>    <a class="local col4 ref" href="#64State" title='State' data-ref="64State" data-ref-filename="64State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" data-ref-filename="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="local col7 ref" href="#77It" title='It' data-ref="77It" data-ref-filename="77It">It</a>);</td></tr>
<tr><th id="99">99</th><td>    <a class="local col5 ref" href="#65SlotAlign" title='SlotAlign' data-ref="65SlotAlign" data-ref-filename="65SlotAlign">SlotAlign</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>1</var>);</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// All pending members have now been allocated</i></td></tr>
<tr><th id="103">103</th><td>  <a class="local col1 ref" href="#61PendingMembers" title='PendingMembers' data-ref="61PendingMembers" data-ref-filename="61PendingMembers">PendingMembers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i class="doc" data-doc="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// The Darwin variadic PCS places anonymous arguments in 8-byte stack slots. An</i></td></tr>
<tr><th id="108">108</th><td><i class="doc" data-doc="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// [N x Ty] type must still be contiguous in memory though.</i></td></tr>
<tr><th id="109">109</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_AArch64_Custom_Stack_Block' data-type='bool CC_AArch64_Custom_Stack_Block(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" data-ref-filename="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_AArch64_Custom_Stack_Block</dfn>(</td></tr>
<tr><th id="110">110</th><td>      <em>unsigned</em> &amp;<dfn class="local col8 decl" id="78ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="78ValNo" data-ref-filename="78ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col9 decl" id="79ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="79ValVT" data-ref-filename="79ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col0 decl" id="80LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="80LocVT" data-ref-filename="80LocVT">LocVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a> &amp;<dfn class="local col1 decl" id="81LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="81LocInfo" data-ref-filename="81LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="111">111</th><td>      <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy" data-ref-filename="llvm..ISD..ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col2 decl" id="82ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="82ArgFlags" data-ref-filename="82ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col3 decl" id="83State" title='State' data-type='llvm::CCState &amp;' data-ref="83State" data-ref-filename="83State">State</dfn>) {</td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>&gt; &amp;<dfn class="local col4 decl" id="84PendingMembers" title='PendingMembers' data-type='SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp;' data-ref="84PendingMembers" data-ref-filename="84PendingMembers">PendingMembers</dfn> = <a class="local col3 ref" href="#83State" title='State' data-ref="83State" data-ref-filename="83State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState14getPendingLocsEv" title='llvm::CCState::getPendingLocs' data-ref="_ZN4llvm7CCState14getPendingLocsEv" data-ref-filename="_ZN4llvm7CCState14getPendingLocsEv">getPendingLocs</a>();</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i>// Add the argument to the list to be allocated once we know the size of the</i></td></tr>
<tr><th id="115">115</th><td><i>  // block.</i></td></tr>
<tr><th id="116">116</th><td>  <a class="local col4 ref" href="#84PendingMembers" title='PendingMembers' data-ref="84PendingMembers" data-ref-filename="84PendingMembers">PendingMembers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="117">117</th><td>      <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj" title='llvm::CCValAssign::getPending' data-ref="_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj" data-ref-filename="_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj">getPending</a>(<a class="local col8 ref" href="#78ValNo" title='ValNo' data-ref="78ValNo" data-ref-filename="78ValNo">ValNo</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#79ValVT" title='ValVT' data-ref="79ValVT" data-ref-filename="79ValVT">ValVT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#80LocVT" title='LocVT' data-ref="80LocVT" data-ref-filename="80LocVT">LocVT</a>, <a class="local col1 ref" href="#81LocInfo" title='LocInfo' data-ref="81LocInfo" data-ref-filename="81LocInfo">LocInfo</a>));</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (!<a class="local col2 ref" href="#82ArgFlags" title='ArgFlags' data-ref="82ArgFlags" data-ref-filename="82ArgFlags">ArgFlags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv" title='llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast' data-ref="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv">isInConsecutiveRegsLast</a>())</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE" title='finishStackBlock' data-use='c' data-ref="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE" data-ref-filename="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE">finishStackBlock</a>(<span class='refarg'><a class="local col4 ref" href="#84PendingMembers" title='PendingMembers' data-ref="84PendingMembers" data-ref-filename="84PendingMembers">PendingMembers</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#80LocVT" title='LocVT' data-ref="80LocVT" data-ref-filename="80LocVT">LocVT</a>, <span class='refarg'><a class="local col2 ref" href="#82ArgFlags" title='ArgFlags' data-ref="82ArgFlags" data-ref-filename="82ArgFlags">ArgFlags</a></span>, <span class='refarg'><a class="local col3 ref" href="#83State" title='State' data-ref="83State" data-ref-filename="83State">State</a></span>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>8</var>));</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i class="doc" data-doc="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// Given an [N x Ty] block, it should be passed in a consecutive sequence of</i></td></tr>
<tr><th id="126">126</th><td><i class="doc" data-doc="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// registers. If no such sequence is available, mark the rest of the registers</i></td></tr>
<tr><th id="127">127</th><td><i class="doc" data-doc="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// of that type as used and place the argument on the stack.</i></td></tr>
<tr><th id="128">128</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_AArch64_Custom_Block' data-type='bool CC_AArch64_Custom_Block(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" data-ref-filename="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_AArch64_Custom_Block</dfn>(<em>unsigned</em> &amp;<dfn class="local col5 decl" id="85ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="85ValNo" data-ref-filename="85ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col6 decl" id="86ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="86ValVT" data-ref-filename="86ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col7 decl" id="87LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a> &amp;<dfn class="local col8 decl" id="88LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="88LocInfo" data-ref-filename="88LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy" data-ref-filename="llvm..ISD..ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col9 decl" id="89ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="89ArgFlags" data-ref-filename="89ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col0 decl" id="90State" title='State' data-type='llvm::CCState &amp;' data-ref="90State" data-ref-filename="90State">State</dfn>) {</td></tr>
<tr><th id="131">131</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col1 decl" id="91Subtarget" title='Subtarget' data-type='const llvm::AArch64Subtarget &amp;' data-ref="91Subtarget" data-ref-filename="91Subtarget">Subtarget</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;&gt;(</td></tr>
<tr><th id="132">132</th><td>      <a class="local col0 ref" href="#90State" title='State' data-ref="90State" data-ref-filename="90State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv" data-ref-filename="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="local col2 decl" id="92IsDarwinILP32" title='IsDarwinILP32' data-type='bool' data-ref="92IsDarwinILP32" data-ref-filename="92IsDarwinILP32">IsDarwinILP32</dfn> = <a class="local col1 ref" href="#91Subtarget" title='Subtarget' data-ref="91Subtarget" data-ref-filename="91Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>() &amp;&amp; <a class="local col1 ref" href="#91Subtarget" title='Subtarget' data-ref="91Subtarget" data-ref-filename="91Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</a>();</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// Try to allocate a contiguous block of registers, each of the correct</i></td></tr>
<tr><th id="136">136</th><td><i>  // size to hold one member.</i></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev"></a><dfn class="local col3 decl" id="93RegList" title='RegList' data-type='ArrayRef&lt;llvm::MCPhysReg&gt;' data-ref="93RegList" data-ref-filename="93RegList">RegList</dfn>;</td></tr>
<tr><th id="138">138</th><td>  <b>if</b> (<a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> || (<a class="local col2 ref" href="#92IsDarwinILP32" title='IsDarwinILP32' data-ref="92IsDarwinILP32" data-ref-filename="92IsDarwinILP32">IsDarwinILP32</a> &amp;&amp; <a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>))</td></tr>
<tr><th id="139">139</th><td>    <a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#XRegList" title='XRegList' data-use='r' data-ref="XRegList" data-ref-filename="XRegList">XRegList</a>;</td></tr>
<tr><th id="140">140</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f16" title='llvm::MVT::f16' data-ref="llvm::MVT::f16" data-ref-filename="llvm..MVT..f16">f16</a>)</td></tr>
<tr><th id="141">141</th><td>    <a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#HRegList" title='HRegList' data-use='r' data-ref="HRegList" data-ref-filename="HRegList">HRegList</a>;</td></tr>
<tr><th id="142">142</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a> || <a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13is32BitVectorEv" title='llvm::MVT::is32BitVector' data-ref="_ZNK4llvm3MVT13is32BitVectorEv" data-ref-filename="_ZNK4llvm3MVT13is32BitVectorEv">is32BitVector</a>())</td></tr>
<tr><th id="143">143</th><td>    <a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#SRegList" title='SRegList' data-use='r' data-ref="SRegList" data-ref-filename="SRegList">SRegList</a>;</td></tr>
<tr><th id="144">144</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a> || <a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13is64BitVectorEv" title='llvm::MVT::is64BitVector' data-ref="_ZNK4llvm3MVT13is64BitVectorEv" data-ref-filename="_ZNK4llvm3MVT13is64BitVectorEv">is64BitVector</a>())</td></tr>
<tr><th id="145">145</th><td>    <a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#DRegList" title='DRegList' data-use='r' data-ref="DRegList" data-ref-filename="DRegList">DRegList</a>;</td></tr>
<tr><th id="146">146</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a> || <a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is128BitVectorEv" title='llvm::MVT::is128BitVector' data-ref="_ZNK4llvm3MVT14is128BitVectorEv" data-ref-filename="_ZNK4llvm3MVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="147">147</th><td>    <a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#QRegList" title='QRegList' data-use='r' data-ref="QRegList" data-ref-filename="QRegList">QRegList</a>;</td></tr>
<tr><th id="148">148</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT16isScalableVectorEv" title='llvm::MVT::isScalableVector' data-ref="_ZNK4llvm3MVT16isScalableVectorEv" data-ref-filename="_ZNK4llvm3MVT16isScalableVectorEv">isScalableVector</a>())</td></tr>
<tr><th id="149">149</th><td>    <a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::operator=' data-ref="_ZN4llvm8ArrayRefItEaSEOS1_" data-ref-filename="_ZN4llvm8ArrayRefItEaSEOS1_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ZRegList" title='ZRegList' data-use='r' data-ref="ZRegList" data-ref-filename="ZRegList">ZRegList</a>;</td></tr>
<tr><th id="150">150</th><td>  <b>else</b> {</td></tr>
<tr><th id="151">151</th><td>    <i>// Not an array we want to split up after all.</i></td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>&gt; &amp;<dfn class="local col4 decl" id="94PendingMembers" title='PendingMembers' data-type='SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp;' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</dfn> = <a class="local col0 ref" href="#90State" title='State' data-ref="90State" data-ref-filename="90State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState14getPendingLocsEv" title='llvm::CCState::getPendingLocs' data-ref="_ZN4llvm7CCState14getPendingLocsEv" data-ref-filename="_ZN4llvm7CCState14getPendingLocsEv">getPendingLocs</a>();</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i>// Add the argument to the list to be allocated once we know the size of the</i></td></tr>
<tr><th id="158">158</th><td><i>  // block.</i></td></tr>
<tr><th id="159">159</th><td>  <a class="local col4 ref" href="#94PendingMembers" title='PendingMembers' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="160">160</th><td>      <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj" title='llvm::CCValAssign::getPending' data-ref="_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj" data-ref-filename="_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj">getPending</a>(<a class="local col5 ref" href="#85ValNo" title='ValNo' data-ref="85ValNo" data-ref-filename="85ValNo">ValNo</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#86ValVT" title='ValVT' data-ref="86ValVT" data-ref-filename="86ValVT">ValVT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>, <a class="local col8 ref" href="#88LocInfo" title='LocInfo' data-ref="88LocInfo" data-ref-filename="88LocInfo">LocInfo</a>));</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (!<a class="local col9 ref" href="#89ArgFlags" title='ArgFlags' data-ref="89ArgFlags" data-ref-filename="89ArgFlags">ArgFlags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv" title='llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast' data-ref="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv">isInConsecutiveRegsLast</a>())</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// [N x i32] arguments get packed into x-registers on Darwin's arm64_32</i></td></tr>
<tr><th id="166">166</th><td><i>  // because that's how the armv7k Clang front-end emits small structs.</i></td></tr>
<tr><th id="167">167</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95EltsPerReg" title='EltsPerReg' data-type='unsigned int' data-ref="95EltsPerReg" data-ref-filename="95EltsPerReg">EltsPerReg</dfn> = (<a class="local col2 ref" href="#92IsDarwinILP32" title='IsDarwinILP32' data-ref="92IsDarwinILP32" data-ref-filename="92IsDarwinILP32">IsDarwinILP32</a> &amp;&amp; <a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) ? <var>2</var> : <var>1</var>;</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96RegResult" title='RegResult' data-type='unsigned int' data-ref="96RegResult" data-ref-filename="96RegResult">RegResult</dfn> = <a class="local col0 ref" href="#90State" title='State' data-ref="90State" data-ref-filename="90State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState16AllocateRegBlockENS_8ArrayRefItEEj" title='llvm::CCState::AllocateRegBlock' data-ref="_ZN4llvm7CCState16AllocateRegBlockENS_8ArrayRefItEEj" data-ref-filename="_ZN4llvm7CCState16AllocateRegBlockENS_8ArrayRefItEEj">AllocateRegBlock</a>(</td></tr>
<tr><th id="169">169</th><td>      <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm" data-ref-filename="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col4 ref" href="#94PendingMembers" title='PendingMembers' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <a class="local col5 ref" href="#95EltsPerReg" title='EltsPerReg' data-ref="95EltsPerReg" data-ref-filename="95EltsPerReg">EltsPerReg</a>) / <a class="local col5 ref" href="#95EltsPerReg" title='EltsPerReg' data-ref="95EltsPerReg" data-ref-filename="95EltsPerReg">EltsPerReg</a>);</td></tr>
<tr><th id="170">170</th><td>  <b>if</b> (<a class="local col6 ref" href="#96RegResult" title='RegResult' data-ref="96RegResult" data-ref-filename="96RegResult">RegResult</a> &amp;&amp; <a class="local col5 ref" href="#95EltsPerReg" title='EltsPerReg' data-ref="95EltsPerReg" data-ref-filename="95EltsPerReg">EltsPerReg</a> == <var>1</var>) {</td></tr>
<tr><th id="171">171</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="97It" title='It' data-type='llvm::CCValAssign &amp;' data-ref="97It" data-ref-filename="97It">It</dfn> : <a class="local col4 ref" href="#94PendingMembers" title='PendingMembers' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</a>) {</td></tr>
<tr><th id="172">172</th><td>      <a class="local col7 ref" href="#97It" title='It' data-ref="97It" data-ref-filename="97It">It</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign12convertToRegEj" title='llvm::CCValAssign::convertToReg' data-ref="_ZN4llvm11CCValAssign12convertToRegEj" data-ref-filename="_ZN4llvm11CCValAssign12convertToRegEj">convertToReg</a>(<a class="local col6 ref" href="#96RegResult" title='RegResult' data-ref="96RegResult" data-ref-filename="96RegResult">RegResult</a>);</td></tr>
<tr><th id="173">173</th><td>      <a class="local col0 ref" href="#90State" title='State' data-ref="90State" data-ref-filename="90State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" data-ref-filename="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="local col7 ref" href="#97It" title='It' data-ref="97It" data-ref-filename="97It">It</a>);</td></tr>
<tr><th id="174">174</th><td>      ++<a class="local col6 ref" href="#96RegResult" title='RegResult' data-ref="96RegResult" data-ref-filename="96RegResult">RegResult</a>;</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td>    <a class="local col4 ref" href="#94PendingMembers" title='PendingMembers' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="177">177</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="178">178</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#96RegResult" title='RegResult' data-ref="96RegResult" data-ref-filename="96RegResult">RegResult</a>) {</td></tr>
<tr><th id="179">179</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EltsPerReg == <var>2</var> &amp;&amp; <q>"unexpected ABI"</q>);</td></tr>
<tr><th id="180">180</th><td>    <em>bool</em> <dfn class="local col8 decl" id="98UseHigh" title='UseHigh' data-type='bool' data-ref="98UseHigh" data-ref-filename="98UseHigh">UseHigh</dfn> = <b>false</b>;</td></tr>
<tr><th id="181">181</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo" data-ref-filename="llvm..CCValAssign..LocInfo">LocInfo</a> <dfn class="local col9 decl" id="99Info" title='Info' data-type='CCValAssign::LocInfo' data-ref="99Info" data-ref-filename="99Info">Info</dfn>;</td></tr>
<tr><th id="182">182</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="100It" title='It' data-type='llvm::CCValAssign &amp;' data-ref="100It" data-ref-filename="100It">It</dfn> : <a class="local col4 ref" href="#94PendingMembers" title='PendingMembers' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</a>) {</td></tr>
<tr><th id="183">183</th><td>      <a class="local col9 ref" href="#99Info" title='Info' data-ref="99Info" data-ref-filename="99Info">Info</a> = <a class="local col8 ref" href="#98UseHigh" title='UseHigh' data-ref="98UseHigh" data-ref-filename="98UseHigh">UseHigh</a> ? <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::AExtUpper" title='llvm::CCValAssign::AExtUpper' data-ref="llvm::CCValAssign::AExtUpper" data-ref-filename="llvm..CCValAssign..AExtUpper">AExtUpper</a> : <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::ZExt" title='llvm::CCValAssign::ZExt' data-ref="llvm::CCValAssign::ZExt" data-ref-filename="llvm..CCValAssign..ZExt">ZExt</a>;</td></tr>
<tr><th id="184">184</th><td>      <a class="local col0 ref" href="#90State" title='State' data-ref="90State" data-ref-filename="90State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" data-ref-filename="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE" title='llvm::CCValAssign::getReg' data-ref="_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE" data-ref-filename="_ZN4llvm11CCValAssign6getRegEjNS_3MVTEjS1_NS0_7LocInfoE">getReg</a>(<a class="local col0 ref" href="#100It" title='It' data-ref="100It" data-ref-filename="100It">It</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>(), <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col6 ref" href="#96RegResult" title='RegResult' data-ref="96RegResult" data-ref-filename="96RegResult">RegResult</a>,</td></tr>
<tr><th id="185">185</th><td>                                       <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col9 ref" href="#99Info" title='Info' data-ref="99Info" data-ref-filename="99Info">Info</a>));</td></tr>
<tr><th id="186">186</th><td>      <a class="local col8 ref" href="#98UseHigh" title='UseHigh' data-ref="98UseHigh" data-ref-filename="98UseHigh">UseHigh</a> = !<a class="local col8 ref" href="#98UseHigh" title='UseHigh' data-ref="98UseHigh" data-ref-filename="98UseHigh">UseHigh</a>;</td></tr>
<tr><th id="187">187</th><td>      <b>if</b> (!<a class="local col8 ref" href="#98UseHigh" title='UseHigh' data-ref="98UseHigh" data-ref-filename="98UseHigh">UseHigh</a>)</td></tr>
<tr><th id="188">188</th><td>        ++<a class="local col6 ref" href="#96RegResult" title='RegResult' data-ref="96RegResult" data-ref-filename="96RegResult">RegResult</a>;</td></tr>
<tr><th id="189">189</th><td>    }</td></tr>
<tr><th id="190">190</th><td>    <a class="local col4 ref" href="#94PendingMembers" title='PendingMembers' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <b>if</b> (!<a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT16isScalableVectorEv" title='llvm::MVT::isScalableVector' data-ref="_ZNK4llvm3MVT16isScalableVectorEv" data-ref-filename="_ZNK4llvm3MVT16isScalableVectorEv">isScalableVector</a>()) {</td></tr>
<tr><th id="195">195</th><td>    <i>// Mark all regs in the class as unavailable</i></td></tr>
<tr><th id="196">196</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="101Reg" title='Reg' data-type='unsigned short' data-ref="101Reg" data-ref-filename="101Reg">Reg</dfn> : <a class="local col3 ref" href="#93RegList" title='RegList' data-ref="93RegList" data-ref-filename="93RegList">RegList</a>)</td></tr>
<tr><th id="197">197</th><td>      <a class="local col0 ref" href="#90State" title='State' data-ref="90State" data-ref-filename="90State">State</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEt" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEt" data-ref-filename="_ZN4llvm7CCState11AllocateRegEt">AllocateReg</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>);</td></tr>
<tr><th id="198">198</th><td>  }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col2 decl" id="102SlotAlign" title='SlotAlign' data-type='const llvm::Align' data-ref="102SlotAlign" data-ref-filename="102SlotAlign">SlotAlign</dfn> = <a class="local col1 ref" href="#91Subtarget" title='Subtarget' data-ref="91Subtarget" data-ref-filename="91Subtarget">Subtarget</a>.<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>() ? <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>1</var>) : <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>8</var>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE" title='finishStackBlock' data-use='c' data-ref="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE" data-ref-filename="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE">finishStackBlock</a>(<span class='refarg'><a class="local col4 ref" href="#94PendingMembers" title='PendingMembers' data-ref="94PendingMembers" data-ref-filename="94PendingMembers">PendingMembers</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#87LocVT" title='LocVT' data-ref="87LocVT" data-ref-filename="87LocVT">LocVT</a>, <span class='refarg'><a class="local col9 ref" href="#89ArgFlags" title='ArgFlags' data-ref="89ArgFlags" data-ref-filename="89ArgFlags">ArgFlags</a></span>, <span class='refarg'><a class="local col0 ref" href="#90State" title='State' data-ref="90State" data-ref-filename="90State">State</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col2 ref" href="#102SlotAlign" title='SlotAlign' data-ref="102SlotAlign" data-ref-filename="102SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>// TableGen provides definitions of the calling convention analysis entry</i></td></tr>
<tr><th id="206">206</th><td><i>// points.</i></td></tr>
<tr><th id="207">207</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenCallingConv.inc.html">"AArch64GenCallingConv.inc"</a></u></td></tr>
<tr><th id="208">208</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>