{
    "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "arm_core.v",
        "max_rss(MiB)": 76.6,
        "exec_time(ms)": 8189,
        "elaboration_time(ms)": 8049.1,
        "optimization_time(ms)": 14.2,
        "techmap_time(ms)": 62,
        "synthesis_time(ms)": 8125.3,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 179,
        "logic element": 24519,
        "latch": 3500,
        "Adder": 379,
        "Memory": 1192,
        "generic logic size": 4,
        "Longest Path": 5118,
        "Average Path": 5,
        "Estimated LUTs": 25121,
        "Total Node": 29591
    },
    "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bgm.v",
        "max_rss(MiB)": 417.7,
        "exec_time(ms)": 21673.4,
        "elaboration_time(ms)": 21114.2,
        "optimization_time(ms)": 81.2,
        "techmap_time(ms)": 263.4,
        "synthesis_time(ms)": 21458.9,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 81481,
        "latch": 5140,
        "Adder": 2511,
        "Multiplier": 11,
        "generic logic size": 4,
        "Longest Path": 2149,
        "Average Path": 5,
        "Estimated LUTs": 93220,
        "Total Node": 89144
    },
    "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "boundtop.v",
        "max_rss(MiB)": 27.7,
        "exec_time(ms)": 7386.5,
        "elaboration_time(ms)": 7363.7,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 8.3,
        "synthesis_time(ms)": 7372.7,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 193,
        "logic element": 4204,
        "latch": 871,
        "Adder": 151,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 428,
        "Average Path": 4,
        "Estimated LUTs": 4510,
        "Total Node": 5259
    },
    "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "des_area.v",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 1037.7,
        "elaboration_time(ms)": 1020.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.3,
        "synthesis_time(ms)": 1027.6,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 5567,
        "latch": 64,
        "generic logic size": 4,
        "Longest Path": 423,
        "Average Path": 6,
        "Estimated LUTs": 6633,
        "Total Node": 5632
    },
    "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "des_perf.v",
        "max_rss(MiB)": 110.6,
        "exec_time(ms)": 5274.8,
        "elaboration_time(ms)": 5070.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 112,
        "synthesis_time(ms)": 5182.5,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 64960,
        "latch": 1984,
        "generic logic size": 4,
        "Longest Path": 196,
        "Average Path": 6,
        "Estimated LUTs": 81984,
        "Total Node": 66945
    },
    "large/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "iir.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 137.2,
        "elaboration_time(ms)": 130.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 130.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 25,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 27,
        "Total Node": 42
    },
    "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LargeRam.v",
        "max_rss(MiB)": 6326.8,
        "exec_time(ms)": 9226014.3,
        "elaboration_time(ms)": 35,
        "optimization_time(ms)": 9177403.5,
        "techmap_time(ms)": 6358.1,
        "synthesis_time(ms)": 9203921.3,
        "Pi": 37,
        "Po": 2,
        "logic element": 2883573,
        "Memory": 524288,
        "generic logic size": 4,
        "Longest Path": 58,
        "Average Path": 4,
        "Estimated LUTs": 2883573,
        "Total Node": 3407861
    },
    "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU32PEEng.v",
        "max_rss(MiB)": 854.1,
        "exec_time(ms)": 69602.1,
        "elaboration_time(ms)": 68030.4,
        "optimization_time(ms)": 301.2,
        "techmap_time(ms)": 779.7,
        "synthesis_time(ms)": 69111.4,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 182551,
        "latch": 20642,
        "Adder": 13784,
        "Multiplier": 32,
        "Memory": 5251,
        "generic logic size": 4,
        "Longest Path": 4979,
        "Average Path": 4,
        "Estimated LUTs": 193255,
        "Total Node": 222261
    },
    "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU64PEEng.v",
        "max_rss(MiB)": 1677.1,
        "exec_time(ms)": 146834.9,
        "elaboration_time(ms)": 143623.8,
        "optimization_time(ms)": 652.1,
        "techmap_time(ms)": 1573.9,
        "synthesis_time(ms)": 145849.9,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 355345,
        "latch": 39209,
        "Adder": 25875,
        "Multiplier": 64,
        "Memory": 10372,
        "generic logic size": 4,
        "Longest Path": 5025,
        "Average Path": 4,
        "Estimated LUTs": 376132,
        "Total Node": 430866
    },
    "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mac1.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 1998.9,
        "elaboration_time(ms)": 1968,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 15.5,
        "synthesis_time(ms)": 1983.9,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 9610,
        "latch": 262,
        "Adder": 146,
        "generic logic size": 4,
        "Longest Path": 744,
        "Average Path": 4,
        "Estimated LUTs": 9670,
        "Total Node": 10019
    },
    "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mac2.v",
        "max_rss(MiB)": 68,
        "exec_time(ms)": 8354,
        "elaboration_time(ms)": 8223.6,
        "optimization_time(ms)": 2.4,
        "techmap_time(ms)": 72.2,
        "synthesis_time(ms)": 8298.1,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 34627,
        "latch": 524,
        "Adder": 286,
        "generic logic size": 4,
        "Longest Path": 1478,
        "Average Path": 4,
        "Estimated LUTs": 34751,
        "Total Node": 35438
    },
    "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkDelayWorker32B.v",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 4255.7,
        "elaboration_time(ms)": 4145.3,
        "optimization_time(ms)": 18.6,
        "techmap_time(ms)": 45,
        "synthesis_time(ms)": 4208.9,
        "Latch Drivers": 1,
        "Pi": 510,
        "Po": 553,
        "logic element": 13897,
        "latch": 2309,
        "Adder": 768,
        "Memory": 1336,
        "generic logic size": 4,
        "Longest Path": 319,
        "Average Path": 4,
        "Estimated LUTs": 14663,
        "Total Node": 18311
    },
    "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkSMAdapter4B.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 1802.1,
        "elaboration_time(ms)": 1776.3,
        "optimization_time(ms)": 2,
        "techmap_time(ms)": 10.3,
        "synthesis_time(ms)": 1788.6,
        "Latch Drivers": 1,
        "Pi": 192,
        "Po": 205,
        "logic element": 5749,
        "latch": 901,
        "Adder": 344,
        "Memory": 153,
        "generic logic size": 4,
        "Longest Path": 383,
        "Average Path": 4,
        "Estimated LUTs": 5880,
        "Total Node": 7148
    },
    "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "or1200.v",
        "max_rss(MiB)": 31.2,
        "exec_time(ms)": 2049.5,
        "elaboration_time(ms)": 2017.3,
        "optimization_time(ms)": 1.6,
        "techmap_time(ms)": 14.9,
        "synthesis_time(ms)": 2033.8,
        "Latch Drivers": 1,
        "Pi": 384,
        "Po": 394,
        "logic element": 7082,
        "latch": 692,
        "Adder": 496,
        "Multiplier": 1,
        "Memory": 64,
        "generic logic size": 4,
        "Longest Path": 1742,
        "Average Path": 5,
        "Estimated LUTs": 7444,
        "Total Node": 8336
    },
    "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "paj_boundtop_hierarchy_no_mem.v",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 7545,
        "elaboration_time(ms)": 7523,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 10.3,
        "synthesis_time(ms)": 7533.9,
        "Latch Drivers": 1,
        "Pi": 263,
        "Po": 193,
        "logic element": 4434,
        "latch": 837,
        "Adder": 125,
        "generic logic size": 4,
        "Longest Path": 426,
        "Average Path": 4,
        "Estimated LUTs": 4728,
        "Total Node": 5397
    },
    "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "paj_framebuftop_hierarchy_no_mem.v",
        "max_rss(MiB)": 14,
        "exec_time(ms)": 344.5,
        "elaboration_time(ms)": 335.1,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 1.6,
        "synthesis_time(ms)": 337,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1513,
        "latch": 548,
        "Adder": 118,
        "generic logic size": 4,
        "Longest Path": 83,
        "Average Path": 4,
        "Estimated LUTs": 1557,
        "Total Node": 2180
    },
    "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "paj_raygentop_hierarchy_no_mem.v",
        "max_rss(MiB)": 23.9,
        "exec_time(ms)": 1724.9,
        "elaboration_time(ms)": 1707.6,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 6.5,
        "synthesis_time(ms)": 1714.9,
        "Latch Drivers": 1,
        "Pi": 235,
        "Po": 305,
        "logic element": 2938,
        "latch": 1024,
        "Adder": 413,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 110,
        "Average Path": 4,
        "Estimated LUTs": 2995,
        "Total Node": 4391
    },
    "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "paj_top_hierarchy_no_mem.v",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ],
        "max_rss(MiB)": 100.5,
        "exec_time(ms)": 9117.9,
        "elaboration_time(ms)": 8946.9,
        "optimization_time(ms)": 11.1,
        "techmap_time(ms)": 74.9,
        "synthesis_time(ms)": 9033
    },
    "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "raygentop.v",
        "max_rss(MiB)": 23.4,
        "exec_time(ms)": 1487,
        "elaboration_time(ms)": 1469.9,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 6.4,
        "synthesis_time(ms)": 1477.1,
        "Latch Drivers": 1,
        "Pi": 235,
        "Po": 305,
        "logic element": 2716,
        "latch": 1032,
        "Adder": 413,
        "Multiplier": 15,
        "Memory": 21,
        "generic logic size": 4,
        "Longest Path": 111,
        "Average Path": 4,
        "Estimated LUTs": 2775,
        "Total Node": 4198
    },
    "large/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "spree.v",
        "max_rss(MiB)": 20.5,
        "exec_time(ms)": 1098.7,
        "elaboration_time(ms)": 1082.2,
        "optimization_time(ms)": 1.3,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 1088,
        "Latch Drivers": 1,
        "Pi": 44,
        "Po": 32,
        "logic element": 2656,
        "latch": 224,
        "Adder": 62,
        "Multiplier": 1,
        "Memory": 128,
        "generic logic size": 4,
        "Longest Path": 764,
        "Average Path": 3,
        "Estimated LUTs": 2920,
        "Total Node": 3072
    },
    "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sv_chip0_hierarchy_no_mem.v",
        "max_rss(MiB)": 62.8,
        "exec_time(ms)": 3114.5,
        "elaboration_time(ms)": 3039.9,
        "optimization_time(ms)": 3.7,
        "techmap_time(ms)": 30,
        "synthesis_time(ms)": 3073.6,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 8356,
        "latch": 11260,
        "Adder": 2723,
        "generic logic size": 4,
        "Longest Path": 168,
        "Average Path": 4,
        "Estimated LUTs": 8500,
        "Total Node": 22340
    },
    "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sv_chip1_hierarchy_no_mem.v",
        "max_rss(MiB)": 89.1,
        "exec_time(ms)": 3112.7,
        "elaboration_time(ms)": 3010.8,
        "optimization_time(ms)": 8.8,
        "techmap_time(ms)": 53,
        "synthesis_time(ms)": 3072.6,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 145,
        "logic element": 10328,
        "latch": 11448,
        "Adder": 2332,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 197,
        "Average Path": 4,
        "Estimated LUTs": 10331,
        "Total Node": 24261
    },
    "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sv_chip2_hierarchy_no_mem.v",
        "max_rss(MiB)": 110.2,
        "exec_time(ms)": 3294.7,
        "elaboration_time(ms)": 3120.3,
        "optimization_time(ms)": 20.2,
        "techmap_time(ms)": 65.4,
        "synthesis_time(ms)": 3205.9,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10228,
        "latch": 15705,
        "Adder": 12477,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10242,
        "Total Node": 38879
    },
    "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sv_chip3_hierarchy_no_mem.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 277,
        "elaboration_time(ms)": 268.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 269.9,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1140,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 1453,
        "Total Node": 1269
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
