-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pool5_pool5_Pipeline_L5_L6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_1291_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_1084_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_877_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_670_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_463_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_256_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_1149_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_942_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_735_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_528_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_321_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_114_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    empty_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln51 : IN STD_LOGIC_VECTOR (61 downto 0);
    phi_mul : IN STD_LOGIC_VECTOR (15 downto 0);
    inp_img : IN STD_LOGIC_VECTOR (63 downto 0);
    line_buffer_2D_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    line_buffer_2D_1_out_ap_vld : OUT STD_LOGIC;
    mux_case_12_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_12_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_12_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_10_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_10_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_10_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_8_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_8_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_8_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_6_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_6_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_6_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_4_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_4_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_4_out_o_ap_vld : OUT STD_LOGIC;
    line_buffer_2D_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    line_buffer_2D_3_out_ap_vld : OUT STD_LOGIC;
    mux_case_11_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_11_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_11_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_9_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_9_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_9_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_7_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_7_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_7_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_5_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_5_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_5_out_o_ap_vld : OUT STD_LOGIC;
    mux_case_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    mux_case_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    mux_case_3_out_o_ap_vld : OUT STD_LOGIC;
    line_buffer_2D_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    line_buffer_2D_2_out_ap_vld : OUT STD_LOGIC;
    p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC );
end;


architecture behav of pool5_pool5_Pipeline_L5_L6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_1A : STD_LOGIC_VECTOR (7 downto 0) := "00011010";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_1B : STD_LOGIC_VECTOR (7 downto 0) := "00011011";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal icmp_ln68_reg_2165 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_2165_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2192 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2192_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op177_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage5_iter1_grp9 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_predicate_op179_read_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage5_iter1_grp10 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp10_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp10 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_condition_exit_pp0_iter0_stage5 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp15 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp15_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp15 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage1_grp2 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp2 : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp6 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp8 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp8 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_grp10 : BOOLEAN;
    signal ap_block_pp0_stage4_grp4 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage0_grp11 : BOOLEAN;
    signal ap_block_pp0_stage1_grp13 : BOOLEAN;
    signal icmp_ln68_reg_2165_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2192_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp14 : BOOLEAN;
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage3_grp5 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage4_grp7 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp7 : BOOLEAN;
    signal ap_block_pp0_stage3_grp3 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp3 : BOOLEAN;
    signal ap_block_pp0_stage5_grp9 : BOOLEAN;
    signal tmp_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_414 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_414_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal tmp_14_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_432_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_reg_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_op181_read_state13 : BOOLEAN;
    signal ap_predicate_op182_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter2_grp11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp11 : BOOLEAN;
    signal icmp_ln68_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_2165_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln71_1_fu_728_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln71_1_reg_2169 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln71_1_reg_2169_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln71_1_reg_2169_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_27_fu_754_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_27_reg_2175 : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_addr_1_reg_2181 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_fu_838_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln76_reg_2187 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln76_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_addr_3_reg_2196 : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_4_reg_2202 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal gmem_addr_2_reg_2208 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal gmem_addr_3_read_reg_2214 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op169_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_grp5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp5 : BOOLEAN;
    signal gmem_addr_1_read_reg_2219 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op171_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1_grp6 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp6 : BOOLEAN;
    signal gmem_addr_3_read_1_reg_2224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op173_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1_grp7 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp7 : BOOLEAN;
    signal gmem_addr_1_read_1_reg_2229 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op175_read_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1_grp8 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp8 : BOOLEAN;
    signal line_buffer_2D_21_fu_1031_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_21_reg_2234 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_11001_grp9 : BOOLEAN;
    signal gmem_addr_1_read_2_reg_2248 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_11001_grp10 : BOOLEAN;
    signal gmem_addr_4_read_1_reg_2253 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_2_read_reg_2258 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_2_read_1_reg_2263 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op183_read_state14 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter2_grp13 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp13 : BOOLEAN;
    signal p_load58_reg_2268 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_load57_reg_2278 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_load_reg_2288 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_18_fu_1084_p13 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_19_fu_1111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_20_fu_1114_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_22_fu_1117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_10_fu_1120_p13 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_addr_2_read_2_reg_2343 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op217_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter2_grp14 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp14 : BOOLEAN;
    signal line_buffer_2D_4_reg_2348 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_5_reg_2354 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_3_reg_2360 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_6_fu_1212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_7_fu_1215_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_8_fu_1218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_9_fu_1221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_16_fu_1224_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_17_fu_1227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_fu_1287_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_reg_2395 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_1389_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_reg_2402 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal tmp_50_fu_1485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_reg_2409 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_1576_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_reg_2416 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal tmp_52_fu_1667_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_reg_2423 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_fu_1758_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_reg_2430 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_fu_1849_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_54_reg_2437 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_fu_1940_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_reg_2444 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_2031_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_reg_2451 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op147_readreq_state4 : BOOLEAN;
    signal ap_block_state4_io_grp3 : BOOLEAN;
    signal ap_condition_exit_pp0_iter2_stage3 : STD_LOGIC;
    signal ap_predicate_op123_readreq_state2 : BOOLEAN;
    signal ap_block_state2_io_grp1 : BOOLEAN;
    signal ap_predicate_op124_readreq_state2 : BOOLEAN;
    signal ap_block_state2_io_grp2 : BOOLEAN;
    signal ap_phi_mux_tmp_phi_fu_399_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_pred807_state15 : BOOLEAN;
    signal ap_predicate_pred816_state15 : BOOLEAN;
    signal ap_predicate_pred822_state15 : BOOLEAN;
    signal ap_predicate_pred828_state15 : BOOLEAN;
    signal ap_predicate_pred834_state15 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_tmp_16_reg_414 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_16_reg_414 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_16_reg_414 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_14_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_14_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_14_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_12_reg_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_12_reg_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_12_reg_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_10_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_10_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_10_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_8_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_8_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_8_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_6_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_6_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_6_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_2_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_2_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_2_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_4_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_4_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_4_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast8_cast_fu_820_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln126_fu_882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln126_1_fu_970_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal p_cast9_cast_fu_1021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp3 : BOOLEAN;
    signal ap_predicate_op152_readreq_state5 : BOOLEAN;
    signal ap_block_state5_io_grp4 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp15 : BOOLEAN;
    signal ap_block_pp0_stage1_01001_grp15 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_condition_exit_pp0_iter3_stage1 : STD_LOGIC;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal col_fu_186 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln71_fu_892_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_col_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar139_fu_190 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln71_1_fu_898_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_indvar139_load : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_fu_194 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal select_ln68_fu_742_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_indvar_load : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_fu_198 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln68_fu_699_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (5 downto 0);
    signal line_buffer_2D_fu_202 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal line_buffer_2D_2_fu_206 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal line_buffer_2D_1_fu_210 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal empty_22_fu_214 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal empty_23_fu_218 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal empty_24_fu_222 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_558_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal grp_fu_569_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_569_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln68_1_fu_736_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_27_fu_754_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_27_fu_754_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp2_fu_760_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_cast_fu_766_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_30_fu_770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_776_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_cast12_fu_784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp4_fu_794_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_cast_fu_800_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_31_fu_788_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast8_fu_810_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal select_ln71_fu_720_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_830_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_33_fu_804_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln76_2_fu_842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln76_2_fu_848_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln76_2_fu_856_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln76_3_fu_860_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln2_fu_872_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp3_fu_924_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_cast_fu_929_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_32_fu_933_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln76_fu_938_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln76_1_fu_943_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln76_1_fu_951_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln76_1_fu_955_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln126_1_fu_960_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp1_fu_980_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp1_cast_fu_985_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_28_fu_989_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_994_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_cast11_fu_1002_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_29_fu_1006_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast9_fu_1011_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal line_buffer_2D_18_fu_1084_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal line_buffer_2D_10_fu_1120_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_fu_1245_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1249_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_fu_1259_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_1_fu_1269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_1_fu_1306_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_2_fu_1324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1310_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_1_fu_1320_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_3_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_2_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1327_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_2_fu_1337_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_5_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_4_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_1_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_2_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_1_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_2_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_3_fu_1402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_4_fu_1420_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_1406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_3_fu_1416_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_7_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_6_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1423_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_4_fu_1433_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_9_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_8_fu_1455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_3_fu_1449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_4_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_3_fu_1473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_4_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_5_fu_1493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_6_fu_1511_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_1497_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_5_fu_1507_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_11_fu_1534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_10_fu_1528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1514_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_6_fu_1524_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_13_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_12_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_5_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_6_fu_1558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_5_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_6_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_7_fu_1584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_8_fu_1602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1588_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_7_fu_1598_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_15_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_14_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1605_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_8_fu_1615_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_17_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_16_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_7_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_8_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_7_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_8_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_9_fu_1675_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_10_fu_1693_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_1679_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_9_fu_1689_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_19_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_18_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1696_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_10_fu_1706_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_21_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_20_fu_1728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_9_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_10_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_9_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_10_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_11_fu_1766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_12_fu_1784_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_1770_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_11_fu_1780_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_23_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_22_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1787_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_12_fu_1797_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_25_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_24_fu_1819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_11_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_12_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_11_fu_1837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_12_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_13_fu_1857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_14_fu_1875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_1861_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_13_fu_1871_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_27_fu_1898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_26_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1878_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_14_fu_1888_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_29_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_28_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_13_fu_1904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_14_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_13_fu_1928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_14_fu_1934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln156_15_fu_1948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln156_16_fu_1966_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_1952_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_15_fu_1962_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_31_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_30_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1969_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln156_16_fu_1979_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln156_33_fu_2007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln156_32_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_15_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln156_16_fu_2013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_15_fu_2019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln156_16_fu_2025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_558_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_00001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_00001_grp0 : BOOLEAN;
    signal grp_fu_569_ce : STD_LOGIC;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0_1to4 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal empty_27_fu_754_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_2091 : BOOLEAN;
    signal ap_condition_2096 : BOOLEAN;
    signal ap_condition_2101 : BOOLEAN;
    signal ap_condition_2106 : BOOLEAN;
    signal ap_condition_688 : BOOLEAN;
    signal line_buffer_2D_18_fu_1084_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_18_fu_1084_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_18_fu_1084_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_18_fu_1084_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_18_fu_1084_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_10_fu_1120_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_10_fu_1120_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_10_fu_1120_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_10_fu_1120_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2D_10_fu_1120_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component pool5_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component pool5_mul_3ns_6ns_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component pool5_sparsemux_11_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component pool5_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fcmp_32ns_32ns_1_2_no_dsp_1_U29 : component pool5_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_558_p0,
        din1 => grp_fu_558_p1,
        ce => grp_fu_558_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_558_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U30 : component pool5_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_569_p0,
        din1 => grp_fu_569_p1,
        ce => grp_fu_569_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_569_p2);

    mul_3ns_6ns_8_1_1_U31 : component pool5_mul_3ns_6ns_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => empty_27_fu_754_p0,
        din1 => empty_27_fu_754_p1,
        dout => empty_27_fu_754_p2);

    sparsemux_11_4_32_1_1_U32 : component pool5_sparsemux_11_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0100",
        din0_WIDTH => 32,
        CASE1 => "0110",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1010",
        din3_WIDTH => 32,
        CASE4 => "1100",
        din4_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => mux_case_3_out_i,
        din1 => mux_case_5_out_i,
        din2 => mux_case_7_out_i,
        din3 => mux_case_9_out_i,
        din4 => mux_case_11_out_i,
        def => line_buffer_2D_18_fu_1084_p11,
        sel => select_ln71_1_reg_2169_pp0_iter2_reg,
        dout => line_buffer_2D_18_fu_1084_p13);

    sparsemux_11_4_32_1_1_U33 : component pool5_sparsemux_11_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0100",
        din0_WIDTH => 32,
        CASE1 => "0110",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1010",
        din3_WIDTH => 32,
        CASE4 => "1100",
        din4_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => mux_case_4_out_i,
        din1 => mux_case_6_out_i,
        din2 => mux_case_8_out_i,
        din3 => mux_case_10_out_i,
        din4 => mux_case_12_out_i,
        def => line_buffer_2D_10_fu_1120_p11,
        sel => select_ln71_1_reg_2169_pp0_iter2_reg,
        dout => line_buffer_2D_10_fu_1120_p13);

    flow_control_loop_pipe_sequential_init_U : component pool5_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage5,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13)) then 
                        ap_block_pp0_stage1_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp15_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15)) then 
                        ap_block_pp0_stage1_subdone_grp15_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1)) then 
                        ap_block_pp0_stage1_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2)) then 
                        ap_block_pp0_stage1_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3)) then 
                        ap_block_pp0_stage3_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5)) then 
                        ap_block_pp0_stage3_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6)) then 
                        ap_block_pp0_stage3_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4)) then 
                        ap_block_pp0_stage4_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7)) then 
                        ap_block_pp0_stage4_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8)) then 
                        ap_block_pp0_stage4_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp10_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp10_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp10_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10)) then 
                        ap_block_pp0_stage5_subdone_grp10_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9)) then 
                        ap_block_pp0_stage5_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage3)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage1) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage1) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage1) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_10_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_10_reg_468 <= line_buffer_2D_8_fu_1218_p1;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_10_reg_468 <= line_buffer_2D_20_fu_1114_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_10_reg_468 <= ap_phi_reg_pp0_iter1_tmp_10_reg_468;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_12_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_12_reg_450 <= line_buffer_2D_9_fu_1221_p1;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_12_reg_450 <= empty_24_fu_222;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_12_reg_450 <= ap_phi_reg_pp0_iter1_tmp_12_reg_450;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_14_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_14_reg_432 <= line_buffer_2D_16_fu_1224_p1;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_14_reg_432 <= line_buffer_2D_21_reg_2234;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_14_reg_432 <= ap_phi_reg_pp0_iter1_tmp_14_reg_432;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_16_reg_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_16_reg_414 <= line_buffer_2D_17_fu_1227_p1;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_16_reg_414 <= line_buffer_2D_22_fu_1117_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_16_reg_414 <= ap_phi_reg_pp0_iter1_tmp_16_reg_414;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_2_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_2_reg_522 <= line_buffer_2D_fu_202;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_2_reg_522 <= line_buffer_2D_18_fu_1084_p13;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_2_reg_522 <= ap_phi_reg_pp0_iter1_tmp_2_reg_522;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_4_reg_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_4_reg_540 <= line_buffer_2D_2_fu_206;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_4_reg_540 <= line_buffer_2D_10_fu_1120_p13;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_4_reg_540 <= ap_phi_reg_pp0_iter1_tmp_4_reg_540;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_6_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_6_reg_504 <= line_buffer_2D_6_fu_1212_p1;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_6_reg_504 <= empty_23_fu_218;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_6_reg_504 <= ap_phi_reg_pp0_iter1_tmp_6_reg_504;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_8_reg_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_8_reg_486 <= line_buffer_2D_7_fu_1215_p1;
            elsif ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_8_reg_486 <= line_buffer_2D_19_fu_1111_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_8_reg_486 <= ap_phi_reg_pp0_iter1_tmp_8_reg_486;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_tmp_reg_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)))) then 
                ap_phi_reg_pp0_iter2_tmp_reg_396 <= empty_22_fu_214;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter2_tmp_reg_396 <= ap_phi_reg_pp0_iter1_tmp_reg_396;
            end if; 
        end if;
    end process;

    col_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11))) then
                if (((icmp_ln68_fu_693_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    col_fu_186 <= add_ln71_fu_892_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_fu_186 <= ap_const_lv4_2;
                end if;
            end if; 
        end if;
    end process;

    empty_22_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1))) then 
                empty_22_fu_214 <= empty;
            elsif (((icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                empty_22_fu_214 <= ap_phi_reg_pp0_iter2_tmp_4_reg_540;
            end if; 
        end if;
    end process;

    empty_23_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1))) then 
                empty_23_fu_218 <= empty_14;
            elsif (((icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then 
                empty_23_fu_218 <= ap_phi_reg_pp0_iter2_tmp_10_reg_468;
            end if; 
        end if;
    end process;

    empty_24_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1))) then 
                empty_24_fu_222 <= empty_13;
            elsif (((icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then 
                empty_24_fu_222 <= ap_phi_reg_pp0_iter2_tmp_16_reg_414;
            end if; 
        end if;
    end process;

    indvar139_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11))) then
                if (((icmp_ln68_fu_693_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar139_fu_190 <= add_ln71_1_fu_898_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar139_fu_190 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11))) then
                if (((icmp_ln68_fu_693_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_198 <= add_ln68_fu_699_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_198 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11))) then
                if (((icmp_ln68_fu_693_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_fu_194 <= select_ln68_fu_742_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_fu_194 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    line_buffer_2D_1_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1))) then 
                line_buffer_2D_1_fu_210 <= p_reload;
            elsif (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                line_buffer_2D_1_fu_210 <= line_buffer_2D_9_fu_1221_p1;
            end if; 
        end if;
    end process;

    line_buffer_2D_2_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1))) then 
                line_buffer_2D_2_fu_206 <= mux_case_256_reload;
            elsif (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                line_buffer_2D_2_fu_206 <= line_buffer_2D_17_fu_1227_p1;
            end if; 
        end if;
    end process;

    line_buffer_2D_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1))) then 
                line_buffer_2D_fu_202 <= mux_case_114_reload;
            elsif (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                line_buffer_2D_fu_202 <= line_buffer_2D_16_fu_1224_p1;
            end if; 
        end if;
    end process;

    tmp_reg_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_688)) then
                if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0))) then 
                    tmp_reg_396 <= line_buffer_2D_1_fu_210;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    tmp_reg_396 <= ap_phi_reg_pp0_iter2_tmp_reg_396;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                ap_phi_reg_pp0_iter1_tmp_10_reg_468 <= ap_phi_reg_pp0_iter0_tmp_10_reg_468;
                ap_phi_reg_pp0_iter1_tmp_12_reg_450 <= ap_phi_reg_pp0_iter0_tmp_12_reg_450;
                ap_phi_reg_pp0_iter1_tmp_14_reg_432 <= ap_phi_reg_pp0_iter0_tmp_14_reg_432;
                ap_phi_reg_pp0_iter1_tmp_16_reg_414 <= ap_phi_reg_pp0_iter0_tmp_16_reg_414;
                ap_phi_reg_pp0_iter1_tmp_2_reg_522 <= ap_phi_reg_pp0_iter0_tmp_2_reg_522;
                ap_phi_reg_pp0_iter1_tmp_4_reg_540 <= ap_phi_reg_pp0_iter0_tmp_4_reg_540;
                ap_phi_reg_pp0_iter1_tmp_6_reg_504 <= ap_phi_reg_pp0_iter0_tmp_6_reg_504;
                ap_phi_reg_pp0_iter1_tmp_8_reg_486 <= ap_phi_reg_pp0_iter0_tmp_8_reg_486;
                ap_phi_reg_pp0_iter1_tmp_reg_396 <= ap_phi_reg_pp0_iter0_tmp_reg_396;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    ap_predicate_pred807_state15 <= (not((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_8)) and not((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_6)) and not((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_4)) and not((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_A)) and (icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0));
                    ap_predicate_pred816_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_A) and (icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0));
                    ap_predicate_pred822_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_6) and (icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0));
                    ap_predicate_pred828_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_4) and (icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0));
                    ap_predicate_pred834_state15 <= ((select_ln71_1_reg_2169_pp0_iter2_reg = ap_const_lv4_8) and (icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11))) then
                empty_27_reg_2175 <= empty_27_fu_754_p2;
                gmem_addr_1_reg_2181 <= p_cast8_cast_fu_820_p1;
                gmem_addr_3_reg_2196 <= sext_ln126_fu_882_p1;
                icmp_ln68_reg_2165 <= icmp_ln68_fu_693_p2;
                icmp_ln68_reg_2165_pp0_iter1_reg <= icmp_ln68_reg_2165;
                icmp_ln68_reg_2165_pp0_iter2_reg <= icmp_ln68_reg_2165_pp0_iter1_reg;
                icmp_ln68_reg_2165_pp0_iter3_reg <= icmp_ln68_reg_2165_pp0_iter2_reg;
                icmp_ln76_reg_2192 <= icmp_ln76_fu_866_p2;
                icmp_ln76_reg_2192_pp0_iter1_reg <= icmp_ln76_reg_2192;
                icmp_ln76_reg_2192_pp0_iter2_reg <= icmp_ln76_reg_2192_pp0_iter1_reg;
                select_ln71_1_reg_2169 <= select_ln71_1_fu_728_p3;
                select_ln71_1_reg_2169_pp0_iter1_reg <= select_ln71_1_reg_2169;
                select_ln71_1_reg_2169_pp0_iter2_reg <= select_ln71_1_reg_2169_pp0_iter1_reg;
                    zext_ln76_reg_2187(3 downto 1) <= zext_ln76_fu_838_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8_done_reg))) then
                gmem_addr_1_read_1_reg_2229 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg))) then
                gmem_addr_1_read_2_reg_2248 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6_done_reg))) then
                gmem_addr_1_read_reg_2219 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg))) then
                gmem_addr_2_read_1_reg_2263 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp14))) then
                gmem_addr_2_read_2_reg_2343 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11))) then
                gmem_addr_2_read_reg_2258 <= m_axi_gmem_0_RDATA;
                gmem_addr_4_read_1_reg_2253 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                gmem_addr_2_reg_2208 <= p_cast9_cast_fu_1021_p1;
                tmp_53_reg_2430 <= tmp_53_fu_1758_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg))) then
                gmem_addr_3_read_1_reg_2224 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg))) then
                gmem_addr_3_read_reg_2214 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                gmem_addr_4_reg_2202 <= sext_ln126_1_fu_970_p1;
                tmp_52_reg_2423 <= tmp_52_fu_1667_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg))) then
                line_buffer_2D_21_reg_2234 <= line_buffer_2D_21_fu_1031_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                line_buffer_2D_3_reg_2360 <= line_buffer_2D_1_fu_210;
                line_buffer_2D_4_reg_2348 <= line_buffer_2D_fu_202;
                line_buffer_2D_5_reg_2354 <= line_buffer_2D_2_fu_206;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                p_load57_reg_2278 <= empty_23_fu_218;
                p_load58_reg_2268 <= empty_22_fu_214;
                p_load_reg_2288 <= empty_24_fu_222;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                tmp_10_reg_468 <= ap_phi_reg_pp0_iter2_tmp_10_reg_468;
                tmp_12_reg_450 <= ap_phi_reg_pp0_iter2_tmp_12_reg_450;
                tmp_14_reg_432 <= ap_phi_reg_pp0_iter2_tmp_14_reg_432;
                tmp_16_reg_414 <= ap_phi_reg_pp0_iter2_tmp_16_reg_414;
                tmp_2_reg_522 <= ap_phi_reg_pp0_iter2_tmp_2_reg_522;
                tmp_6_reg_504 <= ap_phi_reg_pp0_iter2_tmp_6_reg_504;
                tmp_8_reg_486 <= ap_phi_reg_pp0_iter2_tmp_8_reg_486;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                tmp_14_reg_432_pp0_iter3_reg <= tmp_14_reg_432;
                tmp_16_reg_414_pp0_iter3_reg <= tmp_16_reg_414;
                tmp_48_reg_2395 <= tmp_48_fu_1287_p3;
                tmp_54_reg_2437 <= tmp_54_fu_1849_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                tmp_49_reg_2402 <= tmp_49_fu_1389_p3;
                tmp_55_reg_2444 <= tmp_55_fu_1940_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                tmp_4_reg_540 <= ap_phi_reg_pp0_iter2_tmp_4_reg_540;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                tmp_50_reg_2409 <= tmp_50_fu_1485_p3;
                tmp_56_reg_2451 <= tmp_56_fu_2031_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                tmp_51_reg_2416 <= tmp_51_fu_1576_p3;
            end if;
        end if;
    end process;
    zext_ln76_reg_2187(0) <= '0';
    zext_ln76_reg_2187(15 downto 4) <= "000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage5_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter3_stage1, ap_idle_pp0_0to2, ap_idle_pp0_1to4, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to4 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage1) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln68_1_fu_736_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_load) + unsigned(ap_const_lv3_1));
    add_ln68_fu_699_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv6_1));
    add_ln71_1_fu_898_p2 <= std_logic_vector(unsigned(select_ln71_fu_720_p3) + unsigned(ap_const_lv3_1));
    add_ln71_fu_892_p2 <= std_logic_vector(unsigned(select_ln71_1_fu_728_p3) + unsigned(ap_const_lv4_2));
    add_ln76_1_fu_955_p2 <= std_logic_vector(unsigned(zext_ln76_1_fu_951_p1) + unsigned(inp_img));
    add_ln76_2_fu_842_p2 <= std_logic_vector(unsigned(empty_33_fu_804_p2) + unsigned(zext_ln76_fu_838_p1));
    add_ln76_3_fu_860_p2 <= std_logic_vector(unsigned(zext_ln76_2_fu_856_p1) + unsigned(inp_img));
    add_ln76_fu_938_p2 <= std_logic_vector(unsigned(empty_32_fu_933_p2) + unsigned(zext_ln76_reg_2187));
    and_ln156_10_fu_1752_p2 <= (grp_fu_558_p2 and and_ln156_9_fu_1746_p2);
    and_ln156_11_fu_1837_p2 <= (or_ln156_12_fu_1831_p2 and or_ln156_11_fu_1813_p2);
    and_ln156_12_fu_1843_p2 <= (grp_fu_569_p2 and and_ln156_11_fu_1837_p2);
    and_ln156_13_fu_1928_p2 <= (or_ln156_14_fu_1922_p2 and or_ln156_13_fu_1904_p2);
    and_ln156_14_fu_1934_p2 <= (grp_fu_569_p2 and and_ln156_13_fu_1928_p2);
    and_ln156_15_fu_2019_p2 <= (or_ln156_16_fu_2013_p2 and or_ln156_15_fu_1995_p2);
    and_ln156_16_fu_2025_p2 <= (grp_fu_569_p2 and and_ln156_15_fu_2019_p2);
    and_ln156_1_fu_1377_p2 <= (or_ln156_2_fu_1371_p2 and or_ln156_1_fu_1353_p2);
    and_ln156_2_fu_1383_p2 <= (grp_fu_558_p2 and and_ln156_1_fu_1377_p2);
    and_ln156_3_fu_1473_p2 <= (or_ln156_4_fu_1467_p2 and or_ln156_3_fu_1449_p2);
    and_ln156_4_fu_1479_p2 <= (grp_fu_558_p2 and and_ln156_3_fu_1473_p2);
    and_ln156_5_fu_1564_p2 <= (or_ln156_6_fu_1558_p2 and or_ln156_5_fu_1540_p2);
    and_ln156_6_fu_1570_p2 <= (grp_fu_558_p2 and and_ln156_5_fu_1564_p2);
    and_ln156_7_fu_1655_p2 <= (or_ln156_8_fu_1649_p2 and or_ln156_7_fu_1631_p2);
    and_ln156_8_fu_1661_p2 <= (grp_fu_558_p2 and and_ln156_7_fu_1655_p2);
    and_ln156_9_fu_1746_p2 <= (or_ln156_9_fu_1722_p2 and or_ln156_10_fu_1740_p2);
    and_ln156_fu_1281_p2 <= (or_ln156_fu_1275_p2 and grp_fu_558_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state13_pp0_stage0_iter2_grp11)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter2_grp11));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp11_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state13_pp0_stage0_iter2_grp11)
    begin
                ap_block_pp0_stage0_11001_grp11 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter2_grp11));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state13_pp0_stage0_iter2_grp11)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage0_iter2_grp11));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, m_axi_gmem_0_WREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state14_pp0_stage1_iter2_grp13, ap_block_state2_io_grp1, ap_block_state2_io_grp2)
    begin
                ap_block_pp0_stage1_11001 <= (((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter2_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state2_io_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg)) or ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)))));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_state14_pp0_stage1_iter2_grp13)
    begin
                ap_block_pp0_stage1_11001_grp13 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter2_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp15_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_0_WREADY, ap_block_pp0_stage1_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage1_11001_grp15 <= ((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_state2_io_grp2)
    begin
                ap_block_pp0_stage1_11001_grp2 <= ((ap_const_boolean_1 = ap_block_state2_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, m_axi_gmem_0_WREADY, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state14_pp0_stage1_iter2_grp13, ap_block_state2_io_grp1, ap_block_state2_io_grp2)
    begin
                ap_block_pp0_stage1_subdone <= (((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter2_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state2_io_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg)) or ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)))));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_state2_io_grp1)
    begin
                ap_block_pp0_stage1_subdone_grp1 <= ((ap_const_boolean_1 = ap_block_state2_io_grp1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp13_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_block_state14_pp0_stage1_iter2_grp13)
    begin
                ap_block_pp0_stage1_subdone_grp13 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage1_iter2_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp15_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_0_WREADY, ap_block_pp0_stage1_subdone_grp15_done_reg)
    begin
                ap_block_pp0_stage1_subdone_grp15 <= ((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_block_state2_io_grp2)
    begin
                ap_block_pp0_stage1_subdone_grp2 <= ((ap_const_boolean_1 = ap_block_state2_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg));
    end process;

        ap_block_pp0_stage2_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state15_pp0_stage2_iter2_grp14)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter2_grp14));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state15_pp0_stage2_iter2_grp14)
    begin
                ap_block_pp0_stage2_11001_grp14 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter2_grp14));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state15_pp0_stage2_iter2_grp14)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage2_iter2_grp14));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp6_done_reg, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_block_state10_pp0_stage3_iter1_grp5, ap_block_state10_pp0_stage3_iter1_grp6, ap_block_state4_io_grp3)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_const_boolean_1 = ap_block_state4_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6_done_reg)) or ((ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg)))));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_block_state4_io_grp3)
    begin
                ap_block_pp0_stage3_11001_grp3 <= ((ap_const_boolean_1 = ap_block_state4_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_state10_pp0_stage3_iter1_grp5)
    begin
                ap_block_pp0_stage3_11001_grp5 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp6_done_reg, ap_block_state10_pp0_stage3_iter1_grp6)
    begin
                ap_block_pp0_stage3_11001_grp6 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6_done_reg));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp6_done_reg, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_block_state10_pp0_stage3_iter1_grp5, ap_block_state10_pp0_stage3_iter1_grp6, ap_block_state4_io_grp3)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_const_boolean_1 = ap_block_state4_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6_done_reg)) or ((ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg)))));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_block_state4_io_grp3)
    begin
                ap_block_pp0_stage3_subdone_grp3 <= ((ap_const_boolean_1 = ap_block_state4_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_state10_pp0_stage3_iter1_grp5)
    begin
                ap_block_pp0_stage3_subdone_grp5 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp6_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp6_done_reg, ap_block_state10_pp0_stage3_iter1_grp6)
    begin
                ap_block_pp0_stage3_subdone_grp6 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage3_iter1_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6_done_reg));
    end process;

        ap_block_pp0_stage4_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp8_done_reg, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_state11_pp0_stage4_iter1_grp7, ap_block_state11_pp0_stage4_iter1_grp8, ap_block_state5_io_grp4)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_const_boolean_1 = ap_block_state5_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8_done_reg)) or ((ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg)))));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_state5_io_grp4)
    begin
                ap_block_pp0_stage4_11001_grp4 <= ((ap_const_boolean_1 = ap_block_state5_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_state11_pp0_stage4_iter1_grp7)
    begin
                ap_block_pp0_stage4_11001_grp7 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp8_done_reg, ap_block_state11_pp0_stage4_iter1_grp8)
    begin
                ap_block_pp0_stage4_11001_grp8 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp8_done_reg, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_state11_pp0_stage4_iter1_grp7, ap_block_state11_pp0_stage4_iter1_grp8, ap_block_state5_io_grp4)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_const_boolean_1 = ap_block_state5_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8_done_reg)) or ((ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg)))));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_state5_io_grp4)
    begin
                ap_block_pp0_stage4_subdone_grp4 <= ((ap_const_boolean_1 = ap_block_state5_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp7_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_state11_pp0_stage4_iter1_grp7)
    begin
                ap_block_pp0_stage4_subdone_grp7 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp8_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp8_done_reg, ap_block_state11_pp0_stage4_iter1_grp8)
    begin
                ap_block_pp0_stage4_subdone_grp8 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage4_iter1_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage5_00001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage5_iter1_grp9, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_state12_pp0_stage5_iter1_grp10, ap_block_pp0_stage5_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg)) or ((ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg))));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp10_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage5_iter1_grp10, ap_block_pp0_stage5_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp10 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage5_iter1_grp9, ap_block_pp0_stage5_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage5_11001_grp9 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage5_iter1_grp9, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_block_state12_pp0_stage5_iter1_grp10, ap_block_pp0_stage5_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg)) or ((ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg))));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_grp10_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage5_iter1_grp10, ap_block_pp0_stage5_subdone_grp10_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp10 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state12_pp0_stage5_iter1_grp9, ap_block_pp0_stage5_subdone_grp9_done_reg)
    begin
                ap_block_pp0_stage5_subdone_grp9 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage5_iter1_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg));
    end process;


    ap_block_state10_pp0_stage3_iter1_grp5_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op169_read_state10)
    begin
                ap_block_state10_pp0_stage3_iter1_grp5 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op169_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state10_pp0_stage3_iter1_grp6_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op171_read_state10)
    begin
                ap_block_state10_pp0_stage3_iter1_grp6 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op171_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_state11_pp0_stage4_iter1_grp7_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op173_read_state11)
    begin
                ap_block_state11_pp0_stage4_iter1_grp7 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op173_read_state11 = ap_const_boolean_1));
    end process;


    ap_block_state11_pp0_stage4_iter1_grp8_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op175_read_state11)
    begin
                ap_block_state11_pp0_stage4_iter1_grp8 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op175_read_state11 = ap_const_boolean_1));
    end process;


    ap_block_state12_pp0_stage5_iter1_grp10_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op179_read_state12)
    begin
                ap_block_state12_pp0_stage5_iter1_grp10 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op179_read_state12 = ap_const_boolean_1));
    end process;


    ap_block_state12_pp0_stage5_iter1_grp9_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op177_read_state12)
    begin
                ap_block_state12_pp0_stage5_iter1_grp9 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op177_read_state12 = ap_const_boolean_1));
    end process;


    ap_block_state13_pp0_stage0_iter2_grp11_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op181_read_state13, ap_predicate_op182_read_state13)
    begin
                ap_block_state13_pp0_stage0_iter2_grp11 <= (((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op182_read_state13 = ap_const_boolean_1)) or ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op181_read_state13 = ap_const_boolean_1)));
    end process;


    ap_block_state14_pp0_stage1_iter2_grp13_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op183_read_state14)
    begin
                ap_block_state14_pp0_stage1_iter2_grp13 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op183_read_state14 = ap_const_boolean_1));
    end process;


    ap_block_state15_pp0_stage2_iter2_grp14_assign_proc : process(m_axi_gmem_0_RVALID, ap_predicate_op217_read_state15)
    begin
                ap_block_state15_pp0_stage2_iter2_grp14 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (ap_predicate_op217_read_state15 = ap_const_boolean_1));
    end process;


    ap_block_state2_io_grp1_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op123_readreq_state2)
    begin
                ap_block_state2_io_grp1 <= ((ap_predicate_op123_readreq_state2 = ap_const_boolean_1) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state2_io_grp2_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op124_readreq_state2)
    begin
                ap_block_state2_io_grp2 <= ((ap_predicate_op124_readreq_state2 = ap_const_boolean_1) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state4_io_grp3_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op147_readreq_state4)
    begin
                ap_block_state4_io_grp3 <= ((ap_predicate_op147_readreq_state4 = ap_const_boolean_1) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state5_io_grp4_assign_proc : process(m_axi_gmem_0_ARREADY, ap_predicate_op152_readreq_state5)
    begin
                ap_block_state5_io_grp4 <= ((ap_predicate_op152_readreq_state5 = ap_const_boolean_1) and (m_axi_gmem_0_ARREADY = ap_const_logic_0));
    end process;


    ap_condition_2091_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_predicate_op123_readreq_state2, ap_block_pp0_stage1_11001_grp1)
    begin
                ap_condition_2091 <= ((ap_predicate_op123_readreq_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg));
    end process;


    ap_condition_2096_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_predicate_op124_readreq_state2, ap_block_pp0_stage1_11001_grp2)
    begin
                ap_condition_2096 <= ((ap_predicate_op124_readreq_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg));
    end process;


    ap_condition_2101_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_predicate_op147_readreq_state4, ap_block_pp0_stage3_11001_grp3)
    begin
                ap_condition_2101 <= ((ap_predicate_op147_readreq_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg));
    end process;


    ap_condition_2106_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_predicate_op152_readreq_state5, ap_block_pp0_stage4_11001_grp4)
    begin
                ap_condition_2106 <= ((ap_predicate_op152_readreq_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg));
    end process;


    ap_condition_688_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg)
    begin
                ap_condition_688 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0));
    end process;


    ap_condition_exit_pp0_iter0_stage5_assign_proc : process(ap_CS_fsm_pp0_stage5, icmp_ln68_reg_2165, ap_block_pp0_stage5_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (icmp_ln68_reg_2165 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage5 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage3_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, icmp_ln68_reg_2165_pp0_iter2_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_condition_exit_pp0_iter2_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter3_stage1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, icmp_ln68_reg_2165_pp0_iter3_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_condition_exit_pp0_iter3_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter3_stage1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to4 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage5;

    ap_phi_mux_tmp_phi_fu_399_p12_assign_proc : process(icmp_ln68_reg_2165_pp0_iter2_reg, icmp_ln76_reg_2192_pp0_iter2_reg, ap_phi_reg_pp0_iter2_tmp_reg_396, line_buffer_2D_1_fu_210)
    begin
        if (((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0))) then 
            ap_phi_mux_tmp_phi_fu_399_p12 <= line_buffer_2D_1_fu_210;
        else 
            ap_phi_mux_tmp_phi_fu_399_p12 <= ap_phi_reg_pp0_iter2_tmp_reg_396;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_tmp_10_reg_468 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_12_reg_450 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_14_reg_432 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_16_reg_414 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_2_reg_522 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_4_reg_540 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_6_reg_504 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_8_reg_486 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_reg_396 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op123_readreq_state2_assign_proc : process(icmp_ln68_reg_2165, icmp_ln76_reg_2192)
    begin
                ap_predicate_op123_readreq_state2 <= ((icmp_ln76_reg_2192 = ap_const_lv1_0) and (icmp_ln68_reg_2165 = ap_const_lv1_0));
    end process;


    ap_predicate_op124_readreq_state2_assign_proc : process(icmp_ln68_reg_2165, icmp_ln76_reg_2192)
    begin
                ap_predicate_op124_readreq_state2 <= ((icmp_ln76_reg_2192 = ap_const_lv1_1) and (icmp_ln68_reg_2165 = ap_const_lv1_0));
    end process;


    ap_predicate_op147_readreq_state4_assign_proc : process(icmp_ln68_reg_2165, icmp_ln76_reg_2192)
    begin
                ap_predicate_op147_readreq_state4 <= ((icmp_ln76_reg_2192 = ap_const_lv1_0) and (icmp_ln68_reg_2165 = ap_const_lv1_0));
    end process;


    ap_predicate_op152_readreq_state5_assign_proc : process(icmp_ln68_reg_2165, icmp_ln76_reg_2192)
    begin
                ap_predicate_op152_readreq_state5 <= ((icmp_ln76_reg_2192 = ap_const_lv1_1) and (icmp_ln68_reg_2165 = ap_const_lv1_0));
    end process;


    ap_predicate_op169_read_state10_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op169_read_state10 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op171_read_state10_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op171_read_state10 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op173_read_state11_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op173_read_state11 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op175_read_state11_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op175_read_state11 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op177_read_state12_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op177_read_state12 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op179_read_state12_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op179_read_state12 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op181_read_state13_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op181_read_state13 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op182_read_state13_assign_proc : process(icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg)
    begin
                ap_predicate_op182_read_state13 <= ((icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op183_read_state14_assign_proc : process(icmp_ln68_reg_2165_pp0_iter2_reg, icmp_ln76_reg_2192_pp0_iter2_reg)
    begin
                ap_predicate_op183_read_state14 <= ((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op217_read_state15_assign_proc : process(icmp_ln68_reg_2165_pp0_iter2_reg, icmp_ln76_reg_2192_pp0_iter2_reg)
    begin
                ap_predicate_op217_read_state15 <= ((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_grp11, ap_loop_init, col_fu_186)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp11) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_col_load <= ap_const_lv4_2;
        else 
            ap_sig_allocacmp_col_load <= col_fu_186;
        end if; 
    end process;


    ap_sig_allocacmp_indvar139_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_grp11, ap_loop_init, indvar139_fu_190)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp11) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar139_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_indvar139_load <= indvar139_fu_190;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_grp11, ap_loop_init, indvar_flatten_fu_198)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp11) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_198;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_grp11, ap_loop_init, indvar_fu_194)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp11) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_indvar_load <= indvar_fu_194;
        end if; 
    end process;

    bitcast_ln156_10_fu_1693_p1 <= tmp_52_reg_2423;
    bitcast_ln156_11_fu_1766_p1 <= tmp_12_reg_450;
    bitcast_ln156_12_fu_1784_p1 <= tmp_53_reg_2430;
    bitcast_ln156_13_fu_1857_p1 <= tmp_14_reg_432_pp0_iter3_reg;
    bitcast_ln156_14_fu_1875_p1 <= tmp_54_reg_2437;
    bitcast_ln156_15_fu_1948_p1 <= tmp_16_reg_414_pp0_iter3_reg;
    bitcast_ln156_16_fu_1966_p1 <= tmp_55_reg_2444;
    bitcast_ln156_1_fu_1306_p1 <= tmp_2_reg_522;
    bitcast_ln156_2_fu_1324_p1 <= tmp_48_reg_2395;
    bitcast_ln156_3_fu_1402_p1 <= tmp_4_reg_540;
    bitcast_ln156_4_fu_1420_p1 <= tmp_49_reg_2402;
    bitcast_ln156_5_fu_1493_p1 <= tmp_6_reg_504;
    bitcast_ln156_6_fu_1511_p1 <= tmp_50_reg_2409;
    bitcast_ln156_7_fu_1584_p1 <= tmp_8_reg_486;
    bitcast_ln156_8_fu_1602_p1 <= tmp_51_reg_2416;
    bitcast_ln156_9_fu_1675_p1 <= tmp_10_reg_468;
    bitcast_ln156_fu_1245_p1 <= tmp_reg_396;
    empty_27_fu_754_p0 <= empty_27_fu_754_p00(3 - 1 downto 0);
    empty_27_fu_754_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_fu_742_p3),8));
    empty_27_fu_754_p1 <= ap_const_lv8_1A(6 - 1 downto 0);
    empty_28_fu_989_p2 <= std_logic_vector(unsigned(tmp1_cast_fu_985_p1) + unsigned(phi_mul));
    empty_29_fu_1006_p2 <= std_logic_vector(unsigned(p_cast11_fu_1002_p1) + unsigned(inp_img));
    empty_30_fu_770_p2 <= std_logic_vector(unsigned(tmp2_cast_fu_766_p1) + unsigned(phi_mul));
    empty_31_fu_788_p2 <= std_logic_vector(unsigned(p_cast12_fu_784_p1) + unsigned(inp_img));
    empty_32_fu_933_p2 <= std_logic_vector(unsigned(tmp3_cast_fu_929_p1) + unsigned(phi_mul));
    empty_33_fu_804_p2 <= std_logic_vector(unsigned(tmp4_cast_fu_800_p1) + unsigned(phi_mul));

    gmem_blk_n_AR_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln68_reg_2165, icmp_ln76_reg_2192, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp2, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp4, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_pp0_stage1_grp1, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage3_grp3, ap_block_pp0_stage3_subdone_grp3_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp4) and (icmp_ln76_reg_2192 = ap_const_lv1_1) and (icmp_ln68_reg_2165 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp3) and (icmp_ln76_reg_2192 = ap_const_lv1_0) and (icmp_ln68_reg_2165 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (icmp_ln76_reg_2192 = ap_const_lv1_0) and (icmp_ln68_reg_2165 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage1_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp2) and (icmp_ln76_reg_2192 = ap_const_lv1_1) and (icmp_ln68_reg_2165 = ap_const_lv1_0)))) then 
            gmem_blk_n_AR <= m_axi_gmem_0_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, m_axi_gmem_0_RVALID, icmp_ln68_reg_2165_pp0_iter1_reg, icmp_ln76_reg_2192_pp0_iter1_reg, ap_predicate_op177_read_state12, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_predicate_op179_read_state12, ap_block_pp0_stage5_subdone_grp10_done_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp6, ap_block_pp0_stage3_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp8, ap_block_pp0_stage4_subdone_grp8_done_reg, ap_block_pp0_stage5_grp10, ap_block_pp0_stage0_grp11, ap_block_pp0_stage1_grp13, icmp_ln68_reg_2165_pp0_iter2_reg, icmp_ln76_reg_2192_pp0_iter2_reg, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp14, ap_block_pp0_stage3_grp5, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_pp0_stage4_grp7, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_block_pp0_stage5_grp9)
    begin
        if ((((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp14)) or ((icmp_ln76_reg_2192_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp13)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp11) and (icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp11) and (icmp_ln76_reg_2192_pp0_iter1_reg 
    = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg) and (ap_predicate_op177_read_state12 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op179_read_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp7) and (icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp8) and (icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp5) and (icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp6) and (icmp_ln76_reg_2192_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln68_reg_2165_pp0_iter1_reg = ap_const_lv1_0)))) then 
            gmem_blk_n_R <= m_axi_gmem_0_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_gmem_0_WREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp15, ap_block_pp0_stage1_subdone_grp15_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp15))) then 
            gmem_blk_n_W <= m_axi_gmem_0_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_558_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_558_ce <= ap_const_logic_1;
        else 
            grp_fu_558_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_558_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, tmp_10_reg_468, tmp_8_reg_486, tmp_6_reg_504, ap_phi_mux_tmp_phi_fu_399_p12, ap_phi_reg_pp0_iter2_tmp_2_reg_522, ap_phi_reg_pp0_iter2_tmp_4_reg_540, ap_block_pp0_stage2_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage1_grp0, ap_block_pp0_stage0_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage5_grp0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_558_p0 <= tmp_10_reg_468;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_558_p0 <= tmp_8_reg_486;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_558_p0 <= tmp_6_reg_504;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_558_p0 <= ap_phi_reg_pp0_iter2_tmp_4_reg_540;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_558_p0 <= ap_phi_reg_pp0_iter2_tmp_2_reg_522;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_558_p0 <= ap_phi_mux_tmp_phi_fu_399_p12;
        else 
            grp_fu_558_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_558_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage2, tmp_48_fu_1287_p3, tmp_49_fu_1389_p3, tmp_50_fu_1485_p3, tmp_51_fu_1576_p3, tmp_52_fu_1667_p3, ap_block_pp0_stage2_grp0, ap_block_pp0_stage3_grp0, ap_block_pp0_stage1_grp0, ap_block_pp0_stage0_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage5_grp0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            grp_fu_558_p1 <= tmp_52_fu_1667_p3;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp0))) then 
            grp_fu_558_p1 <= tmp_51_fu_1576_p3;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0))) then 
            grp_fu_558_p1 <= tmp_50_fu_1485_p3;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
            grp_fu_558_p1 <= tmp_49_fu_1389_p3;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
            grp_fu_558_p1 <= tmp_48_fu_1287_p3;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
            grp_fu_558_p1 <= ap_const_lv32_0;
        else 
            grp_fu_558_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_569_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001_grp0, ap_block_pp0_stage4_subdone_grp0_done_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage3_11001_grp0, ap_block_pp0_stage3_subdone_grp0_done_reg, ap_block_pp0_stage5_11001_grp0, ap_block_pp0_stage5_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0)))) then 
            grp_fu_569_ce <= ap_const_logic_1;
        else 
            grp_fu_569_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_569_p0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, tmp_16_reg_414_pp0_iter3_reg, tmp_14_reg_432, tmp_12_reg_450, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage5_grp0)
    begin
        if ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
                grp_fu_569_p0 <= tmp_16_reg_414_pp0_iter3_reg;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
                grp_fu_569_p0 <= tmp_14_reg_432;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
                grp_fu_569_p0 <= tmp_12_reg_450;
            else 
                grp_fu_569_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_569_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_569_p1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, tmp_53_fu_1758_p3, tmp_54_fu_1849_p3, tmp_55_fu_1940_p3, ap_block_pp0_stage3_grp0, ap_block_pp0_stage4_grp0, ap_block_pp0_stage5_grp0)
    begin
        if ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp0))) then 
                grp_fu_569_p1 <= tmp_55_fu_1940_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp0))) then 
                grp_fu_569_p1 <= tmp_54_fu_1849_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp0))) then 
                grp_fu_569_p1 <= tmp_53_fu_1758_p3;
            else 
                grp_fu_569_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_569_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln156_10_fu_1528_p2 <= "0" when (tmp_18_fu_1497_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_11_fu_1534_p2 <= "1" when (trunc_ln156_5_fu_1507_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_12_fu_1546_p2 <= "0" when (tmp_19_fu_1514_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_13_fu_1552_p2 <= "1" when (trunc_ln156_6_fu_1524_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_14_fu_1619_p2 <= "0" when (tmp_21_fu_1588_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_15_fu_1625_p2 <= "1" when (trunc_ln156_7_fu_1598_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_16_fu_1637_p2 <= "0" when (tmp_22_fu_1605_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_17_fu_1643_p2 <= "1" when (trunc_ln156_8_fu_1615_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_18_fu_1710_p2 <= "0" when (tmp_24_fu_1679_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_19_fu_1716_p2 <= "1" when (trunc_ln156_9_fu_1689_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_1_fu_1269_p2 <= "1" when (trunc_ln156_fu_1259_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_20_fu_1728_p2 <= "0" when (tmp_25_fu_1696_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_21_fu_1734_p2 <= "1" when (trunc_ln156_10_fu_1706_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_22_fu_1801_p2 <= "0" when (tmp_27_fu_1770_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_23_fu_1807_p2 <= "1" when (trunc_ln156_11_fu_1780_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_24_fu_1819_p2 <= "0" when (tmp_28_fu_1787_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_25_fu_1825_p2 <= "1" when (trunc_ln156_12_fu_1797_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_26_fu_1892_p2 <= "0" when (tmp_30_fu_1861_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_27_fu_1898_p2 <= "1" when (trunc_ln156_13_fu_1871_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_28_fu_1910_p2 <= "0" when (tmp_31_fu_1878_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_29_fu_1916_p2 <= "1" when (trunc_ln156_14_fu_1888_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_2_fu_1341_p2 <= "0" when (tmp_9_fu_1310_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_30_fu_1983_p2 <= "0" when (tmp_33_fu_1952_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_31_fu_1989_p2 <= "1" when (trunc_ln156_15_fu_1962_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_32_fu_2001_p2 <= "0" when (tmp_34_fu_1969_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_33_fu_2007_p2 <= "1" when (trunc_ln156_16_fu_1979_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_3_fu_1347_p2 <= "1" when (trunc_ln156_1_fu_1320_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_4_fu_1359_p2 <= "0" when (tmp_7_fu_1327_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_5_fu_1365_p2 <= "1" when (trunc_ln156_2_fu_1337_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_6_fu_1437_p2 <= "0" when (tmp_13_fu_1406_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_7_fu_1443_p2 <= "1" when (trunc_ln156_3_fu_1416_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_8_fu_1455_p2 <= "0" when (tmp_15_fu_1423_p4 = ap_const_lv8_FF) else "1";
    icmp_ln156_9_fu_1461_p2 <= "1" when (trunc_ln156_4_fu_1433_p1 = ap_const_lv23_0) else "0";
    icmp_ln156_fu_1263_p2 <= "0" when (tmp_s_fu_1249_p4 = ap_const_lv8_FF) else "1";
    icmp_ln68_fu_693_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv6_24) else "0";
    icmp_ln71_fu_714_p2 <= "1" when (ap_sig_allocacmp_indvar139_load = ap_const_lv3_6) else "0";
    icmp_ln76_fu_866_p2 <= "1" when (select_ln71_1_fu_728_p3 = ap_const_lv4_2) else "0";
    line_buffer_2D_10_fu_1120_p11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    line_buffer_2D_16_fu_1224_p1 <= gmem_addr_2_read_1_reg_2263;
    line_buffer_2D_17_fu_1227_p1 <= gmem_addr_2_read_2_reg_2343;
    line_buffer_2D_18_fu_1084_p11 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    line_buffer_2D_19_fu_1111_p1 <= gmem_addr_3_read_reg_2214;
    line_buffer_2D_1_out <= line_buffer_2D_3_reg_2360;

    line_buffer_2D_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln68_reg_2165_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            line_buffer_2D_1_out_ap_vld <= ap_const_logic_1;
        else 
            line_buffer_2D_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_2D_20_fu_1114_p1 <= gmem_addr_3_read_1_reg_2224;
    line_buffer_2D_21_fu_1031_p1 <= m_axi_gmem_0_RDATA;
    line_buffer_2D_22_fu_1117_p1 <= gmem_addr_4_read_1_reg_2253;
    line_buffer_2D_2_out <= line_buffer_2D_4_reg_2348;

    line_buffer_2D_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln68_reg_2165_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            line_buffer_2D_2_out_ap_vld <= ap_const_logic_1;
        else 
            line_buffer_2D_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_2D_3_out <= line_buffer_2D_5_reg_2354;

    line_buffer_2D_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln68_reg_2165_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            line_buffer_2D_3_out_ap_vld <= ap_const_logic_1;
        else 
            line_buffer_2D_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_2D_6_fu_1212_p1 <= gmem_addr_1_read_reg_2219;
    line_buffer_2D_7_fu_1215_p1 <= gmem_addr_1_read_1_reg_2229;
    line_buffer_2D_8_fu_1218_p1 <= gmem_addr_1_read_2_reg_2248;
    line_buffer_2D_9_fu_1221_p1 <= gmem_addr_2_read_reg_2258;

    m_axi_gmem_0_ARADDR_assign_proc : process(ap_enable_reg_pp0_iter0_reg, gmem_addr_1_reg_2181, gmem_addr_3_reg_2196, gmem_addr_4_reg_2202, gmem_addr_2_reg_2208, ap_condition_2091, ap_condition_2096, ap_condition_2101, ap_condition_2106)
    begin
        if ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_2106)) then 
                m_axi_gmem_0_ARADDR <= gmem_addr_2_reg_2208;
            elsif ((ap_const_boolean_1 = ap_condition_2101)) then 
                m_axi_gmem_0_ARADDR <= gmem_addr_4_reg_2202;
            elsif ((ap_const_boolean_1 = ap_condition_2096)) then 
                m_axi_gmem_0_ARADDR <= gmem_addr_1_reg_2181;
            elsif ((ap_const_boolean_1 = ap_condition_2091)) then 
                m_axi_gmem_0_ARADDR <= gmem_addr_3_reg_2196;
            else 
                m_axi_gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_ARID <= ap_const_lv1_0;

    m_axi_gmem_0_ARLEN_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_predicate_op147_readreq_state4, ap_predicate_op123_readreq_state2, ap_predicate_op124_readreq_state2, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage1_11001_grp2, ap_block_pp0_stage3_11001_grp3, ap_predicate_op152_readreq_state5, ap_block_pp0_stage4_11001_grp4)
    begin
        if ((((ap_predicate_op152_readreq_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg)) or ((ap_predicate_op124_readreq_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg)))) then 
            m_axi_gmem_0_ARLEN <= ap_const_lv64_3(32 - 1 downto 0);
        elsif ((((ap_predicate_op123_readreq_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)) or ((ap_predicate_op147_readreq_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg)))) then 
            m_axi_gmem_0_ARLEN <= ap_const_lv64_2(32 - 1 downto 0);
        else 
            m_axi_gmem_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_0_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp4_done_reg, ap_block_pp0_stage1_subdone_grp1_done_reg, ap_block_pp0_stage3_subdone_grp3_done_reg, ap_predicate_op147_readreq_state4, ap_predicate_op123_readreq_state2, ap_predicate_op124_readreq_state2, ap_block_pp0_stage1_11001_grp1, ap_block_pp0_stage1_11001_grp2, ap_block_pp0_stage3_11001_grp3, ap_predicate_op152_readreq_state5, ap_block_pp0_stage4_11001_grp4)
    begin
        if ((((ap_predicate_op152_readreq_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp4_done_reg)) or ((ap_predicate_op124_readreq_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp2) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp2_done_reg)) or ((ap_predicate_op123_readreq_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp1_done_reg)) or ((ap_predicate_op147_readreq_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and 
    (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp3_done_reg)))) then 
            m_axi_gmem_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem_0_BREADY <= ap_const_logic_0;

    m_axi_gmem_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, ap_predicate_op177_read_state12, ap_block_pp0_stage5_subdone_grp9_done_reg, ap_predicate_op179_read_state12, ap_block_pp0_stage5_subdone_grp10_done_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp8_done_reg, ap_block_pp0_stage1_subdone_grp13_done_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3_subdone_grp5_done_reg, ap_block_pp0_stage4_subdone_grp7_done_reg, ap_predicate_op181_read_state13, ap_predicate_op182_read_state13, ap_block_pp0_stage0_11001_grp11, ap_predicate_op169_read_state10, ap_block_pp0_stage3_11001_grp5, ap_predicate_op171_read_state10, ap_block_pp0_stage3_11001_grp6, ap_predicate_op173_read_state11, ap_block_pp0_stage4_11001_grp7, ap_predicate_op175_read_state11, ap_block_pp0_stage4_11001_grp8, ap_block_pp0_stage5_11001_grp9, ap_block_pp0_stage5_11001_grp10, ap_predicate_op183_read_state14, ap_block_pp0_stage1_11001_grp13, ap_predicate_op217_read_state15, ap_block_pp0_stage2_11001_grp14)
    begin
        if ((((ap_predicate_op217_read_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp14)) or ((ap_predicate_op183_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp13_done_reg)) or ((ap_predicate_op175_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp8) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp8_done_reg)) or ((ap_predicate_op173_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp7) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp7_done_reg)) 
    or ((ap_predicate_op171_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp6) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp6_done_reg)) or ((ap_predicate_op169_read_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp5) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp5_done_reg)) or ((ap_predicate_op182_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11)) or ((ap_predicate_op181_read_state13 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp11)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp9) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp9_done_reg) and (ap_predicate_op177_read_state12 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_op179_read_state12 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp10_done_reg)))) then 
            m_axi_gmem_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_WDATA <= tmp_56_reg_2451;
    m_axi_gmem_0_WID <= ap_const_lv1_0;
    m_axi_gmem_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_0_WSTRB <= ap_const_lv4_F;
    m_axi_gmem_0_WUSER <= ap_const_lv1_0;

    m_axi_gmem_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone_grp15_done_reg, ap_block_pp0_stage1_11001_grp15)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp15_done_reg))) then 
            m_axi_gmem_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_10_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_1084_reload, mux_case_10_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_22_fu_1117_p1, ap_predicate_pred816_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_10_out_o <= mux_case_1084_reload;
        elsif (((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_10_out_o <= line_buffer_2D_22_fu_1117_p1;
        else 
            mux_case_10_out_o <= mux_case_10_out_i;
        end if; 
    end process;


    mux_case_10_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred816_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_10_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_10_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_11_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_1149_reload, mux_case_11_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_21_reg_2234, ap_predicate_pred807_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_11_out_o <= mux_case_1149_reload;
        elsif (((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_11_out_o <= line_buffer_2D_21_reg_2234;
        else 
            mux_case_11_out_o <= mux_case_11_out_i;
        end if; 
    end process;


    mux_case_11_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred807_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_11_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_11_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_12_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_1291_reload, mux_case_12_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_22_fu_1117_p1, ap_predicate_pred807_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_12_out_o <= mux_case_1291_reload;
        elsif (((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_12_out_o <= line_buffer_2D_22_fu_1117_p1;
        else 
            mux_case_12_out_o <= mux_case_12_out_i;
        end if; 
    end process;


    mux_case_12_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred807_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred807_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_12_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_12_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_3_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_321_reload, mux_case_3_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_21_reg_2234, ap_predicate_pred828_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_3_out_o <= mux_case_321_reload;
        elsif (((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_3_out_o <= line_buffer_2D_21_reg_2234;
        else 
            mux_case_3_out_o <= mux_case_3_out_i;
        end if; 
    end process;


    mux_case_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred828_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_4_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_463_reload, mux_case_4_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_22_fu_1117_p1, ap_predicate_pred828_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_4_out_o <= mux_case_463_reload;
        elsif (((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_4_out_o <= line_buffer_2D_22_fu_1117_p1;
        else 
            mux_case_4_out_o <= mux_case_4_out_i;
        end if; 
    end process;


    mux_case_4_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred828_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred828_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_4_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_4_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_5_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_528_reload, mux_case_5_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_21_reg_2234, ap_predicate_pred822_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_5_out_o <= mux_case_528_reload;
        elsif (((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_5_out_o <= line_buffer_2D_21_reg_2234;
        else 
            mux_case_5_out_o <= mux_case_5_out_i;
        end if; 
    end process;


    mux_case_5_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred822_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_5_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_5_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_6_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_670_reload, mux_case_6_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_22_fu_1117_p1, ap_predicate_pred822_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_6_out_o <= mux_case_670_reload;
        elsif (((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_6_out_o <= line_buffer_2D_22_fu_1117_p1;
        else 
            mux_case_6_out_o <= mux_case_6_out_i;
        end if; 
    end process;


    mux_case_6_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred822_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred822_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_6_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_6_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_7_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_735_reload, mux_case_7_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_21_reg_2234, ap_predicate_pred834_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_7_out_o <= mux_case_735_reload;
        elsif (((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_7_out_o <= line_buffer_2D_21_reg_2234;
        else 
            mux_case_7_out_o <= mux_case_7_out_i;
        end if; 
    end process;


    mux_case_7_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred834_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_7_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_7_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_8_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_877_reload, mux_case_8_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_22_fu_1117_p1, ap_predicate_pred834_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_8_out_o <= mux_case_877_reload;
        elsif (((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_8_out_o <= line_buffer_2D_22_fu_1117_p1;
        else 
            mux_case_8_out_o <= mux_case_8_out_i;
        end if; 
    end process;


    mux_case_8_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred834_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred834_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_8_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_8_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    mux_case_9_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, mux_case_942_reload, mux_case_9_out_i, ap_CS_fsm_pp0_stage2, line_buffer_2D_21_reg_2234, ap_predicate_pred816_state15, ap_block_pp0_stage2_grp0, ap_loop_init, ap_block_pp0_stage0_grp0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp0) and (ap_loop_init = ap_const_logic_1))) then 
            mux_case_9_out_o <= mux_case_942_reload;
        elsif (((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp0))) then 
            mux_case_9_out_o <= line_buffer_2D_21_reg_2234;
        else 
            mux_case_9_out_o <= mux_case_9_out_i;
        end if; 
    end process;


    mux_case_9_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_predicate_pred816_state15, ap_loop_init)
    begin
        if ((((ap_predicate_pred816_state15 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_init = ap_const_logic_1)))) then 
            mux_case_9_out_o_ap_vld <= ap_const_logic_1;
        else 
            mux_case_9_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln156_10_fu_1740_p2 <= (icmp_ln156_21_fu_1734_p2 or icmp_ln156_20_fu_1728_p2);
    or_ln156_11_fu_1813_p2 <= (icmp_ln156_23_fu_1807_p2 or icmp_ln156_22_fu_1801_p2);
    or_ln156_12_fu_1831_p2 <= (icmp_ln156_25_fu_1825_p2 or icmp_ln156_24_fu_1819_p2);
    or_ln156_13_fu_1904_p2 <= (icmp_ln156_27_fu_1898_p2 or icmp_ln156_26_fu_1892_p2);
    or_ln156_14_fu_1922_p2 <= (icmp_ln156_29_fu_1916_p2 or icmp_ln156_28_fu_1910_p2);
    or_ln156_15_fu_1995_p2 <= (icmp_ln156_31_fu_1989_p2 or icmp_ln156_30_fu_1983_p2);
    or_ln156_16_fu_2013_p2 <= (icmp_ln156_33_fu_2007_p2 or icmp_ln156_32_fu_2001_p2);
    or_ln156_1_fu_1353_p2 <= (icmp_ln156_3_fu_1347_p2 or icmp_ln156_2_fu_1341_p2);
    or_ln156_2_fu_1371_p2 <= (icmp_ln156_5_fu_1365_p2 or icmp_ln156_4_fu_1359_p2);
    or_ln156_3_fu_1449_p2 <= (icmp_ln156_7_fu_1443_p2 or icmp_ln156_6_fu_1437_p2);
    or_ln156_4_fu_1467_p2 <= (icmp_ln156_9_fu_1461_p2 or icmp_ln156_8_fu_1455_p2);
    or_ln156_5_fu_1540_p2 <= (icmp_ln156_11_fu_1534_p2 or icmp_ln156_10_fu_1528_p2);
    or_ln156_6_fu_1558_p2 <= (icmp_ln156_13_fu_1552_p2 or icmp_ln156_12_fu_1546_p2);
    or_ln156_7_fu_1631_p2 <= (icmp_ln156_15_fu_1625_p2 or icmp_ln156_14_fu_1619_p2);
    or_ln156_8_fu_1649_p2 <= (icmp_ln156_17_fu_1643_p2 or icmp_ln156_16_fu_1637_p2);
    or_ln156_9_fu_1722_p2 <= (icmp_ln156_19_fu_1716_p2 or icmp_ln156_18_fu_1710_p2);
    or_ln156_fu_1275_p2 <= (icmp_ln156_fu_1263_p2 or icmp_ln156_1_fu_1269_p2);
    p_cast11_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_994_p3),64));
    p_cast12_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_776_p3),64));
        p_cast8_cast_fu_820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast8_fu_810_p4),64));

    p_cast8_fu_810_p4 <= empty_31_fu_788_p2(63 downto 2);
        p_cast9_cast_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast9_fu_1011_p4),64));

    p_cast9_fu_1011_p4 <= empty_29_fu_1006_p2(63 downto 2);
    p_out <= p_load_reg_2288;
    p_out1 <= p_load57_reg_2278;

    p_out1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln68_reg_2165_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= p_load58_reg_2268;

    p_out2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln68_reg_2165_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln68_reg_2165_pp0_iter3_reg, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((icmp_ln68_reg_2165_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln68_fu_742_p3 <= 
        add_ln68_1_fu_736_p2 when (icmp_ln71_fu_714_p2(0) = '1') else 
        ap_sig_allocacmp_indvar_load;
    select_ln71_1_fu_728_p3 <= 
        ap_const_lv4_2 when (icmp_ln71_fu_714_p2(0) = '1') else 
        ap_sig_allocacmp_col_load;
    select_ln71_fu_720_p3 <= 
        ap_const_lv3_0 when (icmp_ln71_fu_714_p2(0) = '1') else 
        ap_sig_allocacmp_indvar139_load;
        sext_ln126_1_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln126_1_fu_960_p4),64));

        sext_ln126_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_872_p4),64));

    shl_ln76_1_fu_943_p3 <= (add_ln76_fu_938_p2 & ap_const_lv2_0);
    shl_ln76_2_fu_848_p3 <= (add_ln76_2_fu_842_p2 & ap_const_lv2_0);
    shl_ln_fu_830_p3 <= (select_ln71_fu_720_p3 & ap_const_lv1_0);
    tmp1_cast_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_980_p2),16));
    tmp1_fu_980_p2 <= std_logic_vector(unsigned(empty_27_reg_2175) + unsigned(ap_const_lv8_1A));
    tmp2_cast_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp2_fu_760_p2),16));
    tmp2_fu_760_p2 <= std_logic_vector(unsigned(empty_27_fu_754_p2) + unsigned(ap_const_lv8_D));
    tmp3_cast_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp3_fu_924_p2),16));
    tmp3_fu_924_p2 <= std_logic_vector(unsigned(empty_27_reg_2175) + unsigned(ap_const_lv8_1B));
    tmp4_cast_fu_800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp4_fu_794_p2),16));
    tmp4_fu_794_p2 <= std_logic_vector(unsigned(empty_27_fu_754_p2) + unsigned(ap_const_lv8_E));
    tmp_13_fu_1406_p4 <= bitcast_ln156_3_fu_1402_p1(30 downto 23);
    tmp_15_fu_1423_p4 <= bitcast_ln156_4_fu_1420_p1(30 downto 23);
    tmp_18_fu_1497_p4 <= bitcast_ln156_5_fu_1493_p1(30 downto 23);
    tmp_19_fu_1514_p4 <= bitcast_ln156_6_fu_1511_p1(30 downto 23);
    tmp_1_fu_994_p3 <= (empty_28_fu_989_p2 & ap_const_lv2_0);
    tmp_21_fu_1588_p4 <= bitcast_ln156_7_fu_1584_p1(30 downto 23);
    tmp_22_fu_1605_p4 <= bitcast_ln156_8_fu_1602_p1(30 downto 23);
    tmp_24_fu_1679_p4 <= bitcast_ln156_9_fu_1675_p1(30 downto 23);
    tmp_25_fu_1696_p4 <= bitcast_ln156_10_fu_1693_p1(30 downto 23);
    tmp_27_fu_1770_p4 <= bitcast_ln156_11_fu_1766_p1(30 downto 23);
    tmp_28_fu_1787_p4 <= bitcast_ln156_12_fu_1784_p1(30 downto 23);
    tmp_30_fu_1861_p4 <= bitcast_ln156_13_fu_1857_p1(30 downto 23);
    tmp_31_fu_1878_p4 <= bitcast_ln156_14_fu_1875_p1(30 downto 23);
    tmp_33_fu_1952_p4 <= bitcast_ln156_15_fu_1948_p1(30 downto 23);
    tmp_34_fu_1969_p4 <= bitcast_ln156_16_fu_1966_p1(30 downto 23);
    tmp_3_fu_776_p3 <= (empty_30_fu_770_p2 & ap_const_lv2_0);
    tmp_48_fu_1287_p3 <= 
        tmp_reg_396 when (and_ln156_fu_1281_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_49_fu_1389_p3 <= 
        tmp_2_reg_522 when (and_ln156_2_fu_1383_p2(0) = '1') else 
        tmp_48_reg_2395;
    tmp_50_fu_1485_p3 <= 
        tmp_4_reg_540 when (and_ln156_4_fu_1479_p2(0) = '1') else 
        tmp_49_reg_2402;
    tmp_51_fu_1576_p3 <= 
        tmp_6_reg_504 when (and_ln156_6_fu_1570_p2(0) = '1') else 
        tmp_50_reg_2409;
    tmp_52_fu_1667_p3 <= 
        tmp_8_reg_486 when (and_ln156_8_fu_1661_p2(0) = '1') else 
        tmp_51_reg_2416;
    tmp_53_fu_1758_p3 <= 
        tmp_10_reg_468 when (and_ln156_10_fu_1752_p2(0) = '1') else 
        tmp_52_reg_2423;
    tmp_54_fu_1849_p3 <= 
        tmp_12_reg_450 when (and_ln156_12_fu_1843_p2(0) = '1') else 
        tmp_53_reg_2430;
    tmp_55_fu_1940_p3 <= 
        tmp_14_reg_432_pp0_iter3_reg when (and_ln156_14_fu_1934_p2(0) = '1') else 
        tmp_54_reg_2437;
    tmp_56_fu_2031_p3 <= 
        tmp_16_reg_414_pp0_iter3_reg when (and_ln156_16_fu_2025_p2(0) = '1') else 
        tmp_55_reg_2444;
    tmp_7_fu_1327_p4 <= bitcast_ln156_2_fu_1324_p1(30 downto 23);
    tmp_9_fu_1310_p4 <= bitcast_ln156_1_fu_1306_p1(30 downto 23);
    tmp_s_fu_1249_p4 <= bitcast_ln156_fu_1245_p1(30 downto 23);
    trunc_ln126_1_fu_960_p4 <= add_ln76_1_fu_955_p2(63 downto 2);
    trunc_ln156_10_fu_1706_p1 <= bitcast_ln156_10_fu_1693_p1(23 - 1 downto 0);
    trunc_ln156_11_fu_1780_p1 <= bitcast_ln156_11_fu_1766_p1(23 - 1 downto 0);
    trunc_ln156_12_fu_1797_p1 <= bitcast_ln156_12_fu_1784_p1(23 - 1 downto 0);
    trunc_ln156_13_fu_1871_p1 <= bitcast_ln156_13_fu_1857_p1(23 - 1 downto 0);
    trunc_ln156_14_fu_1888_p1 <= bitcast_ln156_14_fu_1875_p1(23 - 1 downto 0);
    trunc_ln156_15_fu_1962_p1 <= bitcast_ln156_15_fu_1948_p1(23 - 1 downto 0);
    trunc_ln156_16_fu_1979_p1 <= bitcast_ln156_16_fu_1966_p1(23 - 1 downto 0);
    trunc_ln156_1_fu_1320_p1 <= bitcast_ln156_1_fu_1306_p1(23 - 1 downto 0);
    trunc_ln156_2_fu_1337_p1 <= bitcast_ln156_2_fu_1324_p1(23 - 1 downto 0);
    trunc_ln156_3_fu_1416_p1 <= bitcast_ln156_3_fu_1402_p1(23 - 1 downto 0);
    trunc_ln156_4_fu_1433_p1 <= bitcast_ln156_4_fu_1420_p1(23 - 1 downto 0);
    trunc_ln156_5_fu_1507_p1 <= bitcast_ln156_5_fu_1493_p1(23 - 1 downto 0);
    trunc_ln156_6_fu_1524_p1 <= bitcast_ln156_6_fu_1511_p1(23 - 1 downto 0);
    trunc_ln156_7_fu_1598_p1 <= bitcast_ln156_7_fu_1584_p1(23 - 1 downto 0);
    trunc_ln156_8_fu_1615_p1 <= bitcast_ln156_8_fu_1602_p1(23 - 1 downto 0);
    trunc_ln156_9_fu_1689_p1 <= bitcast_ln156_9_fu_1675_p1(23 - 1 downto 0);
    trunc_ln156_fu_1259_p1 <= bitcast_ln156_fu_1245_p1(23 - 1 downto 0);
    trunc_ln2_fu_872_p4 <= add_ln76_3_fu_860_p2(63 downto 2);
    zext_ln76_1_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln76_1_fu_943_p3),64));
    zext_ln76_2_fu_856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln76_2_fu_848_p3),64));
    zext_ln76_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_830_p3),16));
end behav;
