[03/20 10:38:54      0s] 
[03/20 10:38:54      0s] Cadence Innovus(TM) Implementation System.
[03/20 10:38:54      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/20 10:38:54      0s] 
[03/20 10:38:54      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[03/20 10:38:54      0s] Options:	
[03/20 10:38:54      0s] Date:		Thu Mar 20 10:38:54 2025
[03/20 10:38:54      0s] Host:		user3.nielitchennai.edu.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
[03/20 10:38:54      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/20 10:38:54      0s] 
[03/20 10:38:54      0s] License:
[03/20 10:38:54      0s] 		[10:38:54.275881] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[03/20 10:38:54      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/20 10:38:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/20 10:39:01      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[03/20 10:39:02      7s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[03/20 10:39:02      7s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[03/20 10:39:02      7s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[03/20 10:39:02      7s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[03/20 10:39:02      7s] @(#)CDS: CPE v21.15-s076
[03/20 10:39:02      7s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/20 10:39:02      7s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[03/20 10:39:02      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/20 10:39:02      7s] @(#)CDS: RCDB 11.15.0
[03/20 10:39:02      7s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[03/20 10:39:02      7s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[03/20 10:39:02      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD.

[03/20 10:39:02      7s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/20 10:39:03      8s] 
[03/20 10:39:03      8s] **INFO:  MMMC transition support version v31-84 
[03/20 10:39:03      8s] 
[03/20 10:39:03      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/20 10:39:03      8s] <CMD> suppressMessage ENCEXT-2799
[03/20 10:39:03      8s] <CMD> getVersion
[03/20 10:39:03      8s] [INFO] Loading PVS 22.20 fill procedures
[03/20 10:39:03      8s] <CMD> win
[03/20 10:39:06      8s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Cannot find file '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[03/20 10:39:06      8s] .
[03/20 10:39:06      8s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - *WARNING* '/home/user/cds.lib', Line 2: Skipping: '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[03/20 10:39:06      8s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/cds.lib - 
[03/20 10:39:06      8s] .
[03/20 10:41:54     22s] <CMD> save_global single_port_ram.globals
[03/20 10:41:57     22s] <CMD> set init_gnd_net VSS
[03/20 10:41:57     22s] <CMD> set init_lef_file {../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_tech.lef ../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_macro.lef ../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
[03/20 10:41:57     22s] <CMD> set init_verilog ram_netlist.v
[03/20 10:41:57     22s] <CMD> set init_mmmc_file single_port_ram.view
[03/20 10:41:57     22s] <CMD> set init_pwr_net VDD
[03/20 10:41:57     22s] <CMD> init_design
[03/20 10:41:57     22s] #% Begin Load MMMC data ... (date=03/20 10:41:57, mem=1020.6M)
[03/20 10:41:57     22s] #% End Load MMMC data ... (date=03/20 10:41:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1021.6M, current mem=1021.6M)
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] Loading LEF file ../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[03/20 10:41:57     22s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[03/20 10:41:57     22s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/20 10:41:57     22s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[03/20 10:41:57     22s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/20 10:41:57     22s] Set DBUPerIGU to M2 pitch 580.
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] Loading LEF file ../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_tech.lef ...
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/20 10:41:57     22s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[03/20 10:41:57     22s] To increase the message display limit, refer to the product command reference manual.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] Loading LEF file ../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_macro.lef ...
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XOR3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XOR2XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XOR2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XOR2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XNOR3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XNOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XNOR2XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XNOR2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XNOR2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'XNOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATXL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATSRXL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATSRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-58' for more detail.
[03/20 10:41:57     22s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[03/20 10:41:57     22s] To increase the message display limit, refer to the product command reference manual.
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] Loading LEF file ../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-119' for more detail.
[03/20 10:41:57     22s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[03/20 10:41:57     22s] To increase the message display limit, refer to the product command reference manual.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[03/20 10:41:57     22s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[03/20 10:41:57     22s] To increase the message display limit, refer to the product command reference manual.
[03/20 10:41:57     22s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[03/20 10:41:57     22s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/20 10:41:57     22s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[03/20 10:41:57     22s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/20 10:41:57     22s] **WARN: (IMPLF-61):	974 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[03/20 10:41:57     22s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/20 10:41:57     22s] Type 'man IMPLF-61' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/20 10:41:57     22s] Type 'man IMPLF-200' for more detail.
[03/20 10:41:57     22s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/20 10:41:57     22s] Loading view definition file from single_port_ram.view
[03/20 10:41:57     22s] Reading FAST timing library '/home/user/cadence/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[03/20 10:41:57     22s] **ERROR: (TECHLIB-281):	Attempt to read .lib library '/home/user/cadence/FOUNDRY/digital/90nm/dig/lib/fast.lib' failed (File /home/user/cadence/FOUNDRY/digital/90nm/dig/lib/fast.lib)
Reading SLOW timing library '/home/user/cadence/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[03/20 10:41:57     22s] Read 479 cells in library 'slow' 
[03/20 10:41:57     22s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1090.1M, current mem=1041.3M)
[03/20 10:41:57     22s] *** End library_loading (cpu=0.00min, real=0.00min, mem=21.0M, fe_cpu=0.37min, fe_real=3.05min, fe_mem=1048.9M) ***
[03/20 10:41:57     22s] #% Begin Load netlist data ... (date=03/20 10:41:57, mem=1041.3M)
[03/20 10:41:57     22s] *** Begin netlist parsing (mem=1048.9M) ***
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/20 10:41:57     22s] Type 'man IMPVL-159' for more detail.
[03/20 10:41:57     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/20 10:41:57     22s] To increase the message display limit, refer to the product command reference manual.
[03/20 10:41:57     22s] Created 479 new cells from 1 timing libraries.
[03/20 10:41:57     22s] Reading netlist ...
[03/20 10:41:57     22s] Backslashed names will retain backslash and a trailing blank character.
[03/20 10:41:57     22s] Reading verilog netlist 'ram_netlist.v'
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] *** Memory Usage v#1 (Current mem = 1048.891M, initial mem = 483.871M) ***
[03/20 10:41:57     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1048.9M) ***
[03/20 10:41:57     22s] #% End Load netlist data ... (date=03/20 10:41:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.5M, current mem=1050.5M)
[03/20 10:41:57     22s] Top level cell is single_port_ram.
[03/20 10:41:57     22s] Hooked 479 DB cells to tlib cells.
[03/20 10:41:57     22s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.1M, current mem=1058.1M)
[03/20 10:41:57     22s] Starting recursive module instantiation check.
[03/20 10:41:57     22s] No recursion found.
[03/20 10:41:57     22s] Building hierarchical netlist for Cell single_port_ram ...
[03/20 10:41:57     22s] *** Netlist is unique.
[03/20 10:41:57     22s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[03/20 10:41:57     22s] ** info: there are 488 modules.
[03/20 10:41:57     22s] ** info: there are 278 stdCell insts.
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] *** Memory Usage v#1 (Current mem = 1104.305M, initial mem = 483.871M) ***
[03/20 10:41:57     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/20 10:41:57     22s] Type 'man IMPFP-3961' for more detail.
[03/20 10:41:57     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/20 10:41:57     22s] Type 'man IMPFP-3961' for more detail.
[03/20 10:41:57     22s] Horizontal Layer M1 offset = 290 (derived)
[03/20 10:41:57     22s] Vertical Layer M2 offset = 290 (derived)
[03/20 10:41:57     22s] Start create_tracks
[03/20 10:41:57     22s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/20 10:41:57     22s] Extraction setup Started 
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] Trim Metal Layers:
[03/20 10:41:57     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/20 10:41:57     22s] Reading Capacitance Table File ../../cadence/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[03/20 10:41:57     22s] Cap table was created using Encounter 05.20-s112_1.
[03/20 10:41:57     22s] Process name: gpdk090_9l.
[03/20 10:41:57     22s] Importing multi-corner RC tables ... 
[03/20 10:41:57     22s] Summary of Active RC-Corners : 
[03/20 10:41:57     22s]  
[03/20 10:41:57     22s]  Analysis View: BEST
[03/20 10:41:57     22s]     RC-Corner Name        : RC
[03/20 10:41:57     22s]     RC-Corner Index       : 0
[03/20 10:41:57     22s]     RC-Corner Temperature : 25 Celsius
[03/20 10:41:57     22s]     RC-Corner Cap Table   : '../../cadence/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[03/20 10:41:57     22s]     RC-Corner PreRoute Res Factor         : 1
[03/20 10:41:57     22s]     RC-Corner PreRoute Cap Factor         : 1
[03/20 10:41:57     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/20 10:41:57     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/20 10:41:57     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/20 10:41:57     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/20 10:41:57     22s]  
[03/20 10:41:57     22s]  Analysis View: WORST
[03/20 10:41:57     22s]     RC-Corner Name        : RC
[03/20 10:41:57     22s]     RC-Corner Index       : 0
[03/20 10:41:57     22s]     RC-Corner Temperature : 25 Celsius
[03/20 10:41:57     22s]     RC-Corner Cap Table   : '../../cadence/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[03/20 10:41:57     22s]     RC-Corner PreRoute Res Factor         : 1
[03/20 10:41:57     22s]     RC-Corner PreRoute Cap Factor         : 1
[03/20 10:41:57     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/20 10:41:57     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/20 10:41:57     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/20 10:41:57     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/20 10:41:57     22s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/20 10:41:57     22s] 
[03/20 10:41:57     22s] Trim Metal Layers:
[03/20 10:41:57     22s] LayerId::1 widthSet size::4
[03/20 10:41:57     22s] LayerId::2 widthSet size::4
[03/20 10:41:57     22s] LayerId::3 widthSet size::4
[03/20 10:41:57     22s] LayerId::4 widthSet size::4
[03/20 10:41:57     22s] LayerId::5 widthSet size::4
[03/20 10:41:57     22s] LayerId::6 widthSet size::4
[03/20 10:41:57     22s] LayerId::7 widthSet size::4
[03/20 10:41:57     22s] LayerId::8 widthSet size::4
[03/20 10:41:57     22s] LayerId::9 widthSet size::3
[03/20 10:41:57     22s] Updating RC grid for preRoute extraction ...
[03/20 10:41:57     22s] eee: pegSigSF::1.070000
[03/20 10:41:57     22s] Initializing multi-corner capacitance tables ... 
[03/20 10:41:57     22s] Initializing multi-corner resistance tables ...
[03/20 10:41:57     22s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:41:57     22s] {RT RC 0 9 9 {8 0} 1}
[03/20 10:41:57     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:41:57     22s] *Info: initialize multi-corner CTS.
[03/20 10:41:57     22s] Reading FAST timing library '/home/user/cadence/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[03/20 10:41:57     22s] **ERROR: (TECHLIB-281):	Attempt to read .lib library '/home/user/cadence/FOUNDRY/digital/90nm/dig/lib/fast.lib' failed (File /home/user/cadence/FOUNDRY/digital/90nm/dig/lib/fast.lib)
**WARN: (IMPTS-417):	Cell XOR3XL is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XOR3X1 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XOR2XL is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XOR2X4 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XOR2X2 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XOR2X1 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XNOR3XL is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XNOR3X1 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XNOR2XL is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XNOR2X4 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XNOR2X2 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell XNOR2X1 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATXL is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATX4 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATX2 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATX1 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATSRXL is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATSRX4 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATSRX2 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (IMPTS-417):	Cell TLATSRX1 is not defined in each timing analysis view. This cell is also not used in the netlist. This cell will be marked dont_use by the tool.
[03/20 10:41:57     22s] **WARN: (EMS-27):	Message (IMPTS-417) has exceeded the current message display limit of 20.
[03/20 10:41:57     22s] To increase the message display limit, refer to the product command reference manual.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'SDFFQXL' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'SDFFQX1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'OR2X1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'NOR2XL' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'NOR2X1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'NAND4XL' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'NAND2XL' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'NAND2X1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'NAND2BX1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'INVXL' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'DFFQX1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'CLKINVX1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'CLKAND2X2' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'AOI22XL' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'AOI22X1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'AOI222XL' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-415):	Cell  'AND2X1' is not defined in all timing analysis view. This cell should be defined in all analysis views. Check the library binding of instances in active views using the command 'check_instance_library_in_views'.Type 'man IMPTS-415' for more detail.
[03/20 10:41:57     22s] **ERROR: (IMPTS-418):	Some cells are missing from each of the timing analysis views. Please check the library binding of instances in active views using the command 'check_instance_library_in_views' and set the missing library in corresponding views.
Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1326.5M, current mem=1097.0M)
[03/20 10:41:57     22s] **ERROR: (IMPTS-455):	Design loading aborted due to library inconsistency. Refer to IMPTS-415 message(s) above for more details. Correct the library inconsistency and re-load.
Type 'man IMPTS-455' for more detail.
[03/20 10:42:04     22s] <CMD> zoomBox -0.04600 -0.03550 0.08100 0.07800
[03/20 10:42:05     23s] <CMD> zoomBox -0.05950 -0.04650 0.08950 0.08700
[03/20 10:42:05     23s] <CMD> zoomBox -0.17500 -0.13950 0.16150 0.16150
[03/20 10:42:06     23s] <CMD> zoomBox -0.21150 -0.16950 0.18450 0.18500
[03/20 10:42:06     23s] <CMD> zoomBox -0.72650 -0.59000 0.51300 0.51950
[03/20 10:42:08     23s] <CMD> fit
[03/20 10:42:10     23s] <CMD> getIoFlowFlag
[03/20 10:42:29     23s] <CMD> setIoFlowFlag 0
[03/20 10:42:29     23s] <CMD> floorPlan -site gsclib090site -r 1 0.6 6 6 6 6
[03/20 10:42:29     23s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/20 10:42:29     23s] Type 'man IMPFP-3961' for more detail.
[03/20 10:42:29     23s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/20 10:42:29     23s] Type 'man IMPFP-3961' for more detail.
[03/20 10:42:29     23s] Horizontal Layer M1 offset = 290 (derived)
[03/20 10:42:29     23s] Vertical Layer M2 offset = 290 (derived)
[03/20 10:42:29     23s] Start create_tracks
[03/20 10:42:29     23s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/20 10:42:29     23s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/20 10:42:29     23s] <CMD> uiSetTool select
[03/20 10:42:29     23s] <CMD> getIoFlowFlag
[03/20 10:42:29     23s] <CMD> fit
[03/20 10:42:45     24s] <CMD> clearGlobalNets
[03/20 10:42:45     24s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[03/20 10:42:45     24s] <CMD> globalNetConnect VSS -type pgpin -pin VSSV -instanceBasename * -hierarchicalInstance {}
[03/20 10:42:45     24s] **ERROR: (IMPDB-1221):	A Global Net Connection (GNC) is specified to connect the ground pins with the 'VSSV' name pattern to a global net.  Unable to establish connection because the 'ground' pin with the name pattern doesn't match in any cell.  Check the pin name in the Lef file or liberty and ensure it is correct.
<CMD> clearGlobalNets
[03/20 10:43:07     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[03/20 10:43:07     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[03/20 10:43:09     25s] <CMD> clearGlobalNets
[03/20 10:43:09     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[03/20 10:43:09     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingOffset 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingThreshold 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingLayers {}
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingOffset 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingThreshold 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingLayers {}
[03/20 10:43:13     25s] <CMD> set sprCreateIeStripeWidth 10.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeStripeWidth 10.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingOffset 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingThreshold 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeRingLayers {}
[03/20 10:43:13     25s] <CMD> set sprCreateIeStripeWidth 10.0
[03/20 10:43:13     25s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/20 10:43:28     25s] 
[03/20 10:43:28     25s] viaInitial starts at Thu Mar 20 10:43:28 2025
viaInitial ends at Thu Mar 20 10:43:28 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/20 10:43:30     25s] The ring targets are set to core/block ring wires.
[03/20 10:43:30     25s] addRing command will consider rows while creating rings.
[03/20 10:43:30     25s] addRing command will disallow rings to go over rows.
[03/20 10:43:30     25s] addRing command will ignore shorts while creating rings.
[03/20 10:43:30     25s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1 bottom 1 left 1 right 1} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/20 10:43:30     25s] 
[03/20 10:43:30     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1356.8M)
[03/20 10:43:30     25s] Ring generation is complete.
[03/20 10:43:30     25s] vias are now being generated.
[03/20 10:43:30     25s] addRing created 8 wires.
[03/20 10:43:30     25s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/20 10:43:30     25s] +--------+----------------+----------------+
[03/20 10:43:30     25s] |  Layer |     Created    |     Deleted    |
[03/20 10:43:30     25s] +--------+----------------+----------------+
[03/20 10:43:30     25s] | Metal8 |        4       |       NA       |
[03/20 10:43:30     25s] |  Via8  |        8       |        0       |
[03/20 10:43:30     25s] | Metal9 |        4       |       NA       |
[03/20 10:43:30     25s] +--------+----------------+----------------+
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingOffset 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingThreshold 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingLayers {}
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingOffset 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingThreshold 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingLayers {}
[03/20 10:43:33     26s] <CMD> set sprCreateIeStripeWidth 10.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeStripeWidth 10.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingOffset 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingThreshold 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeRingLayers {}
[03/20 10:43:33     26s] <CMD> set sprCreateIeStripeWidth 10.0
[03/20 10:43:33     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/20 10:43:50     26s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/20 10:43:50     26s] addStripe will allow jog to connect padcore ring and block ring.
[03/20 10:43:50     26s] 
[03/20 10:43:50     26s] Stripes will stop at the boundary of the specified area.
[03/20 10:43:50     26s] When breaking rings, the power planner will consider the existence of blocks.
[03/20 10:43:50     26s] Stripes will not extend to closest target.
[03/20 10:43:50     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/20 10:43:50     26s] Stripes will not be created over regions without power planning wires.
[03/20 10:43:50     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/20 10:43:50     26s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/20 10:43:50     26s] Offset for stripe breaking is set to 0.
[03/20 10:43:50     26s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1 -spacing 0.4 -number_of_sets 10 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/20 10:43:50     26s] 
[03/20 10:43:50     26s] Initialize fgc environment(mem: 1363.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:50     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:50     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:50     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:50     26s] Starting stripe generation ...
[03/20 10:43:50     26s] Non-Default Mode Option Settings :
[03/20 10:43:50     26s]   NONE
[03/20 10:43:50     26s] Stripe generation is complete.
[03/20 10:43:50     26s] vias are now being generated.
[03/20 10:43:50     26s] addStripe created 20 wires.
[03/20 10:43:50     26s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[03/20 10:43:50     26s] +--------+----------------+----------------+
[03/20 10:43:50     26s] |  Layer |     Created    |     Deleted    |
[03/20 10:43:50     26s] +--------+----------------+----------------+
[03/20 10:43:50     26s] |  Via8  |       40       |        0       |
[03/20 10:43:50     26s] | Metal9 |       20       |       NA       |
[03/20 10:43:50     26s] +--------+----------------+----------------+
[03/20 10:43:57     26s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/20 10:43:57     26s] addStripe will allow jog to connect padcore ring and block ring.
[03/20 10:43:57     26s] 
[03/20 10:43:57     26s] Stripes will stop at the boundary of the specified area.
[03/20 10:43:57     26s] When breaking rings, the power planner will consider the existence of blocks.
[03/20 10:43:57     26s] Stripes will not extend to closest target.
[03/20 10:43:57     26s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/20 10:43:57     26s] Stripes will not be created over regions without power planning wires.
[03/20 10:43:57     26s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/20 10:43:57     26s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/20 10:43:57     26s] Offset for stripe breaking is set to 0.
[03/20 10:43:57     26s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1 -spacing 0.4 -number_of_sets 10 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/20 10:43:57     26s] 
[03/20 10:43:57     26s] Initialize fgc environment(mem: 1363.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:57     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:57     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:57     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1363.6M)
[03/20 10:43:57     26s] Starting stripe generation ...
[03/20 10:43:57     26s] Non-Default Mode Option Settings :
[03/20 10:43:57     26s]   NONE
[03/20 10:43:57     26s] Stripe generation is complete.
[03/20 10:43:57     26s] vias are now being generated.
[03/20 10:43:57     26s] addStripe created 20 wires.
[03/20 10:43:57     26s] ViaGen created 240 vias, deleted 0 via to avoid violation.
[03/20 10:43:57     26s] +--------+----------------+----------------+
[03/20 10:43:57     26s] |  Layer |     Created    |     Deleted    |
[03/20 10:43:57     26s] +--------+----------------+----------------+
[03/20 10:43:57     26s] | Metal8 |       20       |       NA       |
[03/20 10:43:57     26s] |  Via8  |       240      |        0       |
[03/20 10:43:57     26s] +--------+----------------+----------------+
[03/20 10:44:04     27s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/20 10:44:04     27s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[03/20 10:44:04     27s] *** Begin SPECIAL ROUTE on Thu Mar 20 10:44:04 2025 ***
[03/20 10:44:04     27s] SPECIAL ROUTE ran on directory: /home/user/pooja/ram1
[03/20 10:44:04     27s] SPECIAL ROUTE ran on machine: user3.nielitchennai.edu.in (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[03/20 10:44:04     27s] 
[03/20 10:44:04     27s] Begin option processing ...
[03/20 10:44:04     27s] srouteConnectPowerBump set to false
[03/20 10:44:04     27s] routeSelectNet set to "VDD VSS"
[03/20 10:44:04     27s] routeSpecial set to true
[03/20 10:44:04     27s] srouteBlockPin set to "useLef"
[03/20 10:44:04     27s] srouteBottomLayerLimit set to 1
[03/20 10:44:04     27s] srouteBottomTargetLayerLimit set to 1
[03/20 10:44:04     27s] srouteConnectConverterPin set to false
[03/20 10:44:04     27s] srouteCrossoverViaBottomLayer set to 1
[03/20 10:44:04     27s] srouteCrossoverViaTopLayer set to 9
[03/20 10:44:04     27s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/20 10:44:04     27s] srouteFollowCorePinEnd set to 3
[03/20 10:44:04     27s] srouteJogControl set to "preferWithChanges differentLayer"
[03/20 10:44:04     27s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/20 10:44:04     27s] sroutePadPinAllPorts set to true
[03/20 10:44:04     27s] sroutePreserveExistingRoutes set to true
[03/20 10:44:04     27s] srouteRoutePowerBarPortOnBothDir set to true
[03/20 10:44:04     27s] srouteStopBlockPin set to "nearestTarget"
[03/20 10:44:04     27s] srouteTopLayerLimit set to 9
[03/20 10:44:04     27s] srouteTopTargetLayerLimit set to 9
[03/20 10:44:04     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2865.00 megs.
[03/20 10:44:04     27s] 
[03/20 10:44:04     27s] Reading DB technology information...
[03/20 10:44:04     27s] Finished reading DB technology information.
[03/20 10:44:04     27s] Reading floorplan and netlist information...
[03/20 10:44:04     27s] Finished reading floorplan and netlist information.
[03/20 10:44:04     27s] Read in 19 layers, 9 routing layers, 1 overlap layer
[03/20 10:44:04     27s] Read in 2 nondefault rules, 0 used
[03/20 10:44:04     27s] Read in 487 macros, 18 used
[03/20 10:44:04     27s] Read in 17 components
[03/20 10:44:04     27s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[03/20 10:44:04     27s] Read in 22 logical pins
[03/20 10:44:04     27s] Read in 22 nets
[03/20 10:44:04     27s] Read in 2 special nets, 2 routed
[03/20 10:44:04     27s] Read in 34 terminals
[03/20 10:44:04     27s] 2 nets selected.
[03/20 10:44:04     27s] 
[03/20 10:44:04     27s] Begin power routing ...
[03/20 10:44:04     27s] #create default rule from bind_ndr_rule rule=0x7ff6a5c6d030 0x7ff67c9aaff0
[03/20 10:44:04     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/20 10:44:04     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/20 10:44:04     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/20 10:44:04     27s] Type 'man IMPSR-1256' for more detail.
[03/20 10:44:04     27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/20 10:44:04     27s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/20 10:44:04     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/20 10:44:04     27s] Type 'man IMPSR-1256' for more detail.
[03/20 10:44:04     27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/20 10:44:04     27s] CPU time for VDD FollowPin 0 seconds
[03/20 10:44:04     27s] CPU time for VSS FollowPin 0 seconds
[03/20 10:44:04     27s]   Number of IO ports routed: 0
[03/20 10:44:04     27s]   Number of Block ports routed: 0
[03/20 10:44:04     27s]   Number of Stripe ports routed: 0
[03/20 10:44:04     27s]   Number of Core ports routed: 60
[03/20 10:44:04     27s]   Number of Pad ports routed: 0
[03/20 10:44:04     27s]   Number of Power Bump ports routed: 0
[03/20 10:44:04     27s]   Number of Followpin connections: 30
[03/20 10:44:04     27s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2899.00 megs.
[03/20 10:44:04     27s] 
[03/20 10:44:04     27s] 
[03/20 10:44:04     27s] 
[03/20 10:44:04     27s]  Begin updating DB with routing results ...
[03/20 10:44:04     27s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/20 10:44:04     27s] Pin and blockage extraction finished
[03/20 10:44:04     27s] 
[03/20 10:44:04     27s] sroute created 90 wires.
[03/20 10:44:04     27s] ViaGen created 420 vias, deleted 0 via to avoid violation.
[03/20 10:44:04     27s] +--------+----------------+----------------+
[03/20 10:44:04     27s] |  Layer |     Created    |     Deleted    |
[03/20 10:44:04     27s] +--------+----------------+----------------+
[03/20 10:44:04     27s] | Metal1 |       90       |       NA       |
[03/20 10:44:04     27s] |  Via1  |       60       |        0       |
[03/20 10:44:04     27s] |  Via2  |       60       |        0       |
[03/20 10:44:04     27s] |  Via3  |       60       |        0       |
[03/20 10:44:04     27s] |  Via4  |       60       |        0       |
[03/20 10:44:04     27s] |  Via5  |       60       |        0       |
[03/20 10:44:04     27s] |  Via6  |       60       |        0       |
[03/20 10:44:04     27s] |  Via7  |       60       |        0       |
[03/20 10:44:04     27s] +--------+----------------+----------------+
[03/20 10:44:18     27s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[03/20 10:44:18     27s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[03/20 10:44:18     27s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/20 10:44:18     27s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/20 10:44:18     27s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[03/20 10:44:18     27s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/20 10:44:18     27s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/20 10:44:18     27s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[03/20 10:44:18     27s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[03/20 10:44:18     27s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[03/20 10:44:18     27s] # Resetting pin-track-align track data.
[03/20 10:44:18     27s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1400.0M, EPOCH TIME: 1742447658.812819
[03/20 10:44:18     27s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1400.0M, EPOCH TIME: 1742447658.812871
[03/20 10:44:18     27s] Processing tracks to init pin-track alignment.
[03/20 10:44:18     27s] z: 2, totalTracks: 1
[03/20 10:44:18     27s] z: 4, totalTracks: 1
[03/20 10:44:18     27s] z: 6, totalTracks: 1
[03/20 10:44:18     27s] z: 8, totalTracks: 1
[03/20 10:44:18     27s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:44:18     27s] All LLGs are deleted
[03/20 10:44:18     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:18     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:18     27s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1400.0M, EPOCH TIME: 1742447658.846100
[03/20 10:44:18     27s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1400.0M, EPOCH TIME: 1742447658.846216
[03/20 10:44:18     27s] # Building single_port_ram llgBox search-tree.
[03/20 10:44:18     27s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1400.0M, EPOCH TIME: 1742447658.846260
[03/20 10:44:18     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:18     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:18     27s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1400.0M, EPOCH TIME: 1742447658.846362
[03/20 10:44:18     27s] Max number of tech site patterns supported in site array is 256.
[03/20 10:44:18     27s] Core basic site is gsclib090site
[03/20 10:44:18     27s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1400.0M, EPOCH TIME: 1742447658.850948
[03/20 10:44:18     27s] After signature check, allow fast init is false, keep pre-filter is false.
[03/20 10:44:18     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/20 10:44:18     27s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1400.0M, EPOCH TIME: 1742447658.851067
[03/20 10:44:18     27s] Use non-trimmed site array because memory saving is not enough.
[03/20 10:44:18     27s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:44:18     27s] SiteArray: use 77,824 bytes
[03/20 10:44:18     27s] SiteArray: current memory after site array memory allocation 1400.1M
[03/20 10:44:18     27s] SiteArray: FP blocked sites are writable
[03/20 10:44:18     27s] Estimated cell power/ground rail width = 0.408 um
[03/20 10:44:18     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/20 10:44:18     27s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1400.1M, EPOCH TIME: 1742447658.851369
[03/20 10:44:18     27s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1400.1M, EPOCH TIME: 1742447658.851546
[03/20 10:44:18     27s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:44:18     27s] Atter site array init, number of instance map data is 0.
[03/20 10:44:18     27s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1400.1M, EPOCH TIME: 1742447658.851827
[03/20 10:44:18     27s] 
[03/20 10:44:18     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:44:18     27s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1400.1M, EPOCH TIME: 1742447658.851916
[03/20 10:44:18     27s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1400.1M, EPOCH TIME: 1742447658.851926
[03/20 10:44:18     27s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1400.1M, EPOCH TIME: 1742447658.851938
[03/20 10:44:18     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1400.1MB).
[03/20 10:44:18     27s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.039, MEM:1400.1M, EPOCH TIME: 1742447658.851976
[03/20 10:44:18     27s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.039, REAL:0.039, MEM:1400.1M, EPOCH TIME: 1742447658.851985
[03/20 10:44:18     27s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1400.1M, EPOCH TIME: 1742447658.852007
[03/20 10:44:18     27s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1400.1M, EPOCH TIME: 1742447658.852030
[03/20 10:44:18     27s] Minimum row-size in sites for endcap insertion = 5.
[03/20 10:44:18     27s] Minimum number of sites for row blockage       = 1.
[03/20 10:44:18     27s] Inserted 29 pre-endcap <FILL2> cells (prefix ENDCAP).
[03/20 10:44:18     27s] Inserted 29 post-endcap <FILL2> cells (prefix ENDCAP).
[03/20 10:44:18     27s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1400.1M, EPOCH TIME: 1742447658.852427
[03/20 10:44:18     27s] For 58 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1400.1M, EPOCH TIME: 1742447658.852489
[03/20 10:44:18     27s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1400.1M, EPOCH TIME: 1742447658.852499
[03/20 10:44:18     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:58).
[03/20 10:44:18     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:18     27s] All LLGs are deleted
[03/20 10:44:18     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:18     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:18     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1400.1M, EPOCH TIME: 1742447658.852691
[03/20 10:44:18     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1400.0M, EPOCH TIME: 1742447658.852754
[03/20 10:44:18     27s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1396.0M, EPOCH TIME: 1742447658.853567
[03/20 10:44:33     28s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[03/20 10:44:33     28s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1400.1M, EPOCH TIME: 1742447673.279412
[03/20 10:44:33     28s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1400.1M, EPOCH TIME: 1742447673.279460
[03/20 10:44:33     28s] Processing tracks to init pin-track alignment.
[03/20 10:44:33     28s] z: 2, totalTracks: 1
[03/20 10:44:33     28s] z: 4, totalTracks: 1
[03/20 10:44:33     28s] z: 6, totalTracks: 1
[03/20 10:44:33     28s] z: 8, totalTracks: 1
[03/20 10:44:33     28s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:44:33     28s] All LLGs are deleted
[03/20 10:44:33     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:33     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:33     28s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1400.1M, EPOCH TIME: 1742447673.280635
[03/20 10:44:33     28s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1400.1M, EPOCH TIME: 1742447673.280716
[03/20 10:44:33     28s] # Building single_port_ram llgBox search-tree.
[03/20 10:44:33     28s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1400.1M, EPOCH TIME: 1742447673.280754
[03/20 10:44:33     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:33     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:33     28s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1400.1M, EPOCH TIME: 1742447673.280853
[03/20 10:44:33     28s] Max number of tech site patterns supported in site array is 256.
[03/20 10:44:33     28s] Core basic site is gsclib090site
[03/20 10:44:33     28s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1400.1M, EPOCH TIME: 1742447673.285291
[03/20 10:44:33     28s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:44:33     28s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/20 10:44:33     28s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1400.1M, EPOCH TIME: 1742447673.285385
[03/20 10:44:33     28s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:44:33     28s] SiteArray: use 77,824 bytes
[03/20 10:44:33     28s] SiteArray: current memory after site array memory allocation 1400.2M
[03/20 10:44:33     28s] SiteArray: FP blocked sites are writable
[03/20 10:44:33     28s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/20 10:44:33     28s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1400.2M, EPOCH TIME: 1742447673.285576
[03/20 10:44:33     28s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1400.2M, EPOCH TIME: 1742447673.285746
[03/20 10:44:33     28s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:44:33     28s] Atter site array init, number of instance map data is 0.
[03/20 10:44:33     28s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1400.2M, EPOCH TIME: 1742447673.285969
[03/20 10:44:33     28s] 
[03/20 10:44:33     28s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:44:33     28s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1400.2M, EPOCH TIME: 1742447673.286149
[03/20 10:44:33     28s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1400.2M, EPOCH TIME: 1742447673.286161
[03/20 10:44:33     28s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1400.2M, EPOCH TIME: 1742447673.286177
[03/20 10:44:33     28s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1400.2MB).
[03/20 10:44:33     28s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1400.2M, EPOCH TIME: 1742447673.286208
[03/20 10:44:33     28s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.007, REAL:0.007, MEM:1400.2M, EPOCH TIME: 1742447673.286216
[03/20 10:44:33     28s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[03/20 10:44:33     28s] Type 'man IMPSP-5134' for more detail.
[03/20 10:44:33     28s] For 87 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1400.2M, EPOCH TIME: 1742447673.286771
[03/20 10:44:33     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:44:33     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:33     28s] All LLGs are deleted
[03/20 10:44:33     28s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:33     28s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:33     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1400.2M, EPOCH TIME: 1742447673.286957
[03/20 10:44:33     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1400.2M, EPOCH TIME: 1742447673.287026
[03/20 10:44:33     28s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1396.2M, EPOCH TIME: 1742447673.287566
[03/20 10:44:33     28s] Inserted 87 well-taps <FILL2> cells (prefix WELLTAP).
[03/20 10:44:35     28s] <CMD> zoomBox -0.94150 7.25550 90.83400 89.41400
[03/20 10:44:35     28s] <CMD> zoomBox 6.43100 17.15700 84.44050 86.99200
[03/20 10:44:36     28s] <CMD> zoomBox -9.61600 -4.39400 98.35550 92.26350
[03/20 10:44:42     28s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/20 10:44:42     28s] <CMD> setEndCapMode -reset
[03/20 10:44:42     28s] <CMD> setEndCapMode -boundary_tap false
[03/20 10:44:42     28s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[03/20 10:44:42     28s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[03/20 10:44:42     28s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/20 10:44:42     28s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/20 10:44:42     28s] <CMD> setPlaceMode -reset
[03/20 10:44:42     28s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[03/20 10:44:44     28s] <CMD> setPlaceMode -fp false
[03/20 10:44:44     28s] <CMD> place_design
[03/20 10:44:44     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/20 10:44:44     28s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:29.0/0:05:49.3 (0.1), mem = 1400.2M
[03/20 10:44:44     28s] [check_scan_connected]: number of scan connected with missing definition = 56, number of scan = 128, number of sequential = 136, percentage of missing scan cell = 41.18% (56 / 136)
[03/20 10:44:44     28s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 41.18% flops. Placement and timing QoR can be severely impacted in this case!
[03/20 10:44:44     28s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/20 10:44:44     28s] #Start colorize_geometry on Thu Mar 20 10:44:44 2025
[03/20 10:44:44     28s] #
[03/20 10:44:44     28s] ### Time Record (colorize_geometry) is installed.
[03/20 10:44:44     28s] ### Time Record (Pre Callback) is installed.
[03/20 10:44:44     28s] ### Time Record (Pre Callback) is uninstalled.
[03/20 10:44:44     28s] ### Time Record (DB Import) is installed.
[03/20 10:44:44     28s] ### info: trigger incremental cell import ( 487 new cells ).
[03/20 10:44:44     28s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[03/20 10:44:44     29s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1133946855 placement=1229878668 pin_access=1 inst_pattern=1
[03/20 10:44:44     29s] ### Time Record (DB Import) is uninstalled.
[03/20 10:44:44     29s] ### Time Record (DB Export) is installed.
[03/20 10:44:44     29s] Extracting standard cell pins and blockage ...... 
[03/20 10:44:44     29s] Pin and blockage extraction finished
[03/20 10:44:44     29s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1133946855 placement=1229878668 pin_access=1 inst_pattern=1
[03/20 10:44:44     29s] ### Time Record (DB Export) is uninstalled.
[03/20 10:44:44     29s] ### Time Record (Post Callback) is installed.
[03/20 10:44:44     29s] ### Time Record (Post Callback) is uninstalled.
[03/20 10:44:44     29s] #
[03/20 10:44:44     29s] #colorize_geometry statistics:
[03/20 10:44:44     29s] #Cpu time = 00:00:00
[03/20 10:44:44     29s] #Elapsed time = 00:00:00
[03/20 10:44:44     29s] #Increased memory = 20.46 (MB)
[03/20 10:44:44     29s] #Total memory = 1271.62 (MB)
[03/20 10:44:44     29s] #Peak memory = 1326.46 (MB)
[03/20 10:44:44     29s] #Number of warnings = 0
[03/20 10:44:44     29s] #Total number of warnings = 0
[03/20 10:44:44     29s] #Number of fails = 0
[03/20 10:44:44     29s] #Total number of fails = 0
[03/20 10:44:44     29s] #Complete colorize_geometry on Thu Mar 20 10:44:44 2025
[03/20 10:44:44     29s] #
[03/20 10:44:44     29s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/20 10:44:44     29s] ### Time Record (colorize_geometry) is uninstalled.
[03/20 10:44:44     29s] ### 
[03/20 10:44:44     29s] ###   Scalability Statistics
[03/20 10:44:44     29s] ### 
[03/20 10:44:44     29s] ### ------------------------+----------------+----------------+----------------+
[03/20 10:44:44     29s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/20 10:44:44     29s] ### ------------------------+----------------+----------------+----------------+
[03/20 10:44:44     29s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/20 10:44:44     29s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/20 10:44:44     29s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/20 10:44:44     29s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/20 10:44:44     29s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/20 10:44:44     29s] ### ------------------------+----------------+----------------+----------------+
[03/20 10:44:44     29s] ### 
[03/20 10:44:44     29s] *** Starting placeDesign default flow ***
[03/20 10:44:44     29s] Reading timing constraints file 'ram_output.sdc' ...
[03/20 10:44:44     29s] Current (total cpu=0:00:29.2, real=0:05:50, peak res=1518.8M, current mem=1518.8M)
[03/20 10:44:44     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ram_output.sdc, Line 9).
[03/20 10:44:44     29s] 
[03/20 10:44:44     29s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ram_output.sdc, Line 10).
[03/20 10:44:44     29s] 
[03/20 10:44:44     29s] INFO (CTE): Reading of timing constraints file ram_output.sdc completed, with 2 WARNING
[03/20 10:44:44     29s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1539.7M, current mem=1539.6M)
[03/20 10:44:44     29s] Current (total cpu=0:00:29.2, real=0:05:50, peak res=1539.7M, current mem=1539.6M)
[03/20 10:44:44     29s] ### Creating LA Mngr. totSessionCpu=0:00:29.2 mem=1717.6M
[03/20 10:44:44     29s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.2 mem=1717.6M
[03/20 10:44:44     29s] *** Start deleteBufferTree ***
[03/20 10:44:44     29s] Info: Detect buffers to remove automatically.
[03/20 10:44:44     29s] Analyzing netlist ...
[03/20 10:44:44     29s] Updating netlist
[03/20 10:44:44     29s] 
[03/20 10:44:44     29s] *summary: 0 instances (buffers/inverters) removed
[03/20 10:44:44     29s] *** Finish deleteBufferTree (0:00:00.1) ***
[03/20 10:44:44     29s] **INFO: Enable pre-place timing setting for timing analysis
[03/20 10:44:44     29s] Set Using Default Delay Limit as 101.
[03/20 10:44:44     29s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/20 10:44:44     29s] Set Default Net Delay as 0 ps.
[03/20 10:44:44     29s] Set Default Net Load as 0 pF. 
[03/20 10:44:44     29s] Set Default Input Pin Transition as 1 ps.
[03/20 10:44:44     29s] **INFO: Analyzing IO path groups for slack adjustment
[03/20 10:44:44     29s] Effort level <high> specified for reg2reg_tmp.247667 path_group
[03/20 10:44:44     29s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/20 10:44:45     29s] AAE DB initialization (MEM=1814.6 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/20 10:44:45     29s] #################################################################################
[03/20 10:44:45     29s] # Design Stage: PreRoute
[03/20 10:44:45     29s] # Design Name: single_port_ram
[03/20 10:44:45     29s] # Design Mode: 90nm
[03/20 10:44:45     29s] # Analysis Mode: MMMC Non-OCV 
[03/20 10:44:45     29s] # Parasitics Mode: No SPEF/RCDB 
[03/20 10:44:45     29s] # Signoff Settings: SI Off 
[03/20 10:44:45     29s] #################################################################################
[03/20 10:44:45     29s] Calculate delays in Single mode...
[03/20 10:44:45     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1829.1M, InitMEM = 1828.1M)
[03/20 10:44:45     29s] Start delay calculation (fullDC) (1 T). (MEM=1829.12)
[03/20 10:44:45     29s] siFlow : Timing analysis mode is single, using late cdB files
[03/20 10:44:45     29s] Start AAE Lib Loading. (MEM=1829.12)
[03/20 10:44:45     29s] End AAE Lib Loading. (MEM=1867.28 CPU=0:00:00.0 Real=0:00:00.0)
[03/20 10:44:45     29s] End AAE Lib Interpolated Model. (MEM=1867.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:44:45     29s] Total number of fetched objects 292
[03/20 10:44:45     29s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:44:45     29s] End delay calculation. (MEM=1975.22 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:44:45     29s] End delay calculation (fullDC). (MEM=1975.22 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:44:45     29s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1975.2M) ***
[03/20 10:44:45     29s] **INFO: Disable pre-place timing setting for timing analysis
[03/20 10:44:45     29s] Set Using Default Delay Limit as 1000.
[03/20 10:44:45     29s] Set Default Net Delay as 1000 ps.
[03/20 10:44:45     29s] Set Default Input Pin Transition as 0.1 ps.
[03/20 10:44:45     29s] Set Default Net Load as 0.5 pF. 
[03/20 10:44:45     29s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/20 10:44:45     29s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1957.7M, EPOCH TIME: 1742447685.299604
[03/20 10:44:45     29s] Deleted 0 physical inst  (cell - / prefix -).
[03/20 10:44:45     29s] Did not delete 145 physical insts as they were marked preplaced.
[03/20 10:44:45     29s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1957.7M, EPOCH TIME: 1742447685.299689
[03/20 10:44:45     29s] INFO: #ExclusiveGroups=0
[03/20 10:44:45     29s] INFO: There are no Exclusive Groups.
[03/20 10:44:45     29s] *** Starting "NanoPlace(TM) placement v#6 (mem=1957.7M)" ...
[03/20 10:44:45     29s] **ERROR: (IMPTS-136):	Buffer footprint is not defined.
**ERROR: (IMPTS-136):	Buffer footprint is not defined.
**WARN: (IMPTS-146):	Buffer footprint is not specified.
[03/20 10:44:45     29s] *** Virtual Timing Model is not created.
[03/20 10:44:45     29s] No user-set net weight.
[03/20 10:44:45     29s] Net fanout histogram:
[03/20 10:44:45     29s] 2		: 88 (30.1%) nets
[03/20 10:44:45     29s] 3		: 141 (48.3%) nets
[03/20 10:44:45     29s] 4     -	14	: 54 (18.5%) nets
[03/20 10:44:45     29s] 15    -	39	: 8 (2.7%) nets
[03/20 10:44:45     29s] 40    -	79	: 0 (0.0%) nets
[03/20 10:44:45     29s] 80    -	159	: 1 (0.3%) nets
[03/20 10:44:45     29s] 160   -	319	: 0 (0.0%) nets
[03/20 10:44:45     29s] 320   -	639	: 0 (0.0%) nets
[03/20 10:44:45     29s] 640   -	1279	: 0 (0.0%) nets
[03/20 10:44:45     29s] 1280  -	2559	: 0 (0.0%) nets
[03/20 10:44:45     29s] 2560  -	5119	: 0 (0.0%) nets
[03/20 10:44:45     29s] 5120+		: 0 (0.0%) nets
[03/20 10:44:45     29s] no activity file in design. spp won't run.
[03/20 10:44:45     29s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/20 10:44:45     29s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[03/20 10:44:45     29s] Define the scan chains before using this option.
[03/20 10:44:45     29s] Type 'man IMPSP-9042' for more detail.
[03/20 10:44:45     29s] Processing tracks to init pin-track alignment.
[03/20 10:44:45     29s] z: 2, totalTracks: 1
[03/20 10:44:45     29s] z: 4, totalTracks: 1
[03/20 10:44:45     29s] z: 6, totalTracks: 1
[03/20 10:44:45     29s] z: 8, totalTracks: 1
[03/20 10:44:45     29s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:44:45     29s] All LLGs are deleted
[03/20 10:44:45     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:45     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:45     29s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1957.7M, EPOCH TIME: 1742447685.316076
[03/20 10:44:45     29s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1957.7M, EPOCH TIME: 1742447685.316154
[03/20 10:44:45     29s] # Building single_port_ram llgBox search-tree.
[03/20 10:44:45     29s] #std cell=423 (145 fixed + 278 movable) #buf cell=0 #inv cell=6 #block=0 (0 floating + 0 preplaced)
[03/20 10:44:45     29s] #ioInst=0 #net=292 #term=1282 #term/net=4.39, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=22
[03/20 10:44:45     29s] stdCell: 423 single + 0 double + 0 multi
[03/20 10:44:45     29s] Total standard cell length = 1.4135 (mm), area = 0.0037 (mm^2)
[03/20 10:44:45     29s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1957.7M, EPOCH TIME: 1742447685.316305
[03/20 10:44:45     29s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:45     29s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:45     29s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1957.7M, EPOCH TIME: 1742447685.316392
[03/20 10:44:45     29s] Max number of tech site patterns supported in site array is 256.
[03/20 10:44:45     29s] Core basic site is gsclib090site
[03/20 10:44:45     29s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1957.7M, EPOCH TIME: 1742447685.320919
[03/20 10:44:45     29s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:44:45     29s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/20 10:44:45     29s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1957.7M, EPOCH TIME: 1742447685.321014
[03/20 10:44:45     29s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:44:45     29s] SiteArray: use 77,824 bytes
[03/20 10:44:45     29s] SiteArray: current memory after site array memory allocation 1957.8M
[03/20 10:44:45     29s] SiteArray: FP blocked sites are writable
[03/20 10:44:45     29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/20 10:44:45     29s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1957.8M, EPOCH TIME: 1742447685.321187
[03/20 10:44:45     29s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.321355
[03/20 10:44:45     29s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:44:45     29s] Atter site array init, number of instance map data is 0.
[03/20 10:44:45     29s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1957.8M, EPOCH TIME: 1742447685.321567
[03/20 10:44:45     29s] 
[03/20 10:44:45     29s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:44:45     29s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1957.8M, EPOCH TIME: 1742447685.321772
[03/20 10:44:45     29s] 
[03/20 10:44:45     29s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:44:45     29s] Average module density = 0.622.
[03/20 10:44:45     29s] Density for the design = 0.622.
[03/20 10:44:45     29s]        = stdcell_area 4584 sites (3470 um^2) / alloc_area 7366 sites (5575 um^2).
[03/20 10:44:45     29s] Pin Density = 0.1675.
[03/20 10:44:45     29s]             = total # of pins 1282 / total area 7656.
[03/20 10:44:45     29s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1957.8M, EPOCH TIME: 1742447685.332995
[03/20 10:44:45     29s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.333071
[03/20 10:44:45     29s] OPERPROF: Starting pre-place ADS at level 1, MEM:1957.8M, EPOCH TIME: 1742447685.334743
[03/20 10:44:45     29s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1957.8M, EPOCH TIME: 1742447685.334849
[03/20 10:44:45     29s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1957.8M, EPOCH TIME: 1742447685.334858
[03/20 10:44:45     29s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.334874
[03/20 10:44:45     29s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1957.8M, EPOCH TIME: 1742447685.334884
[03/20 10:44:45     29s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1957.8M, EPOCH TIME: 1742447685.334892
[03/20 10:44:45     29s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.334966
[03/20 10:44:45     29s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1957.8M, EPOCH TIME: 1742447685.334975
[03/20 10:44:45     29s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.334997
[03/20 10:44:45     29s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.335008
[03/20 10:44:45     29s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.335018
[03/20 10:44:45     29s] ADSU 0.622 -> 0.691. site 7366.000 -> 6635.600. GS 20.880
[03/20 10:44:45     29s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1957.8M, EPOCH TIME: 1742447685.335144
[03/20 10:44:45     29s] OPERPROF: Starting spMPad at level 1, MEM:1904.8M, EPOCH TIME: 1742447685.335719
[03/20 10:44:45     29s] OPERPROF:   Starting spContextMPad at level 2, MEM:1904.8M, EPOCH TIME: 1742447685.335750
[03/20 10:44:45     29s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1904.8M, EPOCH TIME: 1742447685.335759
[03/20 10:44:45     29s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1904.8M, EPOCH TIME: 1742447685.335769
[03/20 10:44:45     29s] Initial padding reaches pin density 0.333 for top
[03/20 10:44:45     29s] InitPadU 0.691 -> 0.820 for top
[03/20 10:44:45     29s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1904.8M, EPOCH TIME: 1742447685.337655
[03/20 10:44:45     29s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1904.8M, EPOCH TIME: 1742447685.337698
[03/20 10:44:45     29s] === lastAutoLevel = 6 
[03/20 10:44:45     29s] OPERPROF: Starting spInitNetWt at level 1, MEM:1904.8M, EPOCH TIME: 1742447685.339445
[03/20 10:44:45     29s] no activity file in design. spp won't run.
[03/20 10:44:45     29s] [spp] 0
[03/20 10:44:45     29s] [adp] 0:1:1:3
[03/20 10:44:45     29s] **ERROR: (IMPTS-136):	Buffer footprint is not defined.
**ERROR: (IMPTS-136):	Buffer footprint is not defined.
**WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
[03/20 10:44:45     29s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.080, REAL:0.082, MEM:1935.9M, EPOCH TIME: 1742447685.421426
[03/20 10:44:45     29s] Clock gating cells determined by native netlist tracing.
[03/20 10:44:45     29s] no activity file in design. spp won't run.
[03/20 10:44:45     29s] no activity file in design. spp won't run.
[03/20 10:44:45     29s] Effort level <high> specified for reg2reg path_group
[03/20 10:44:45     29s] OPERPROF: Starting npMain at level 1, MEM:1938.9M, EPOCH TIME: 1742447685.466479
[03/20 10:44:46     29s] OPERPROF:   Starting npPlace at level 2, MEM:1946.9M, EPOCH TIME: 1742447686.475734
[03/20 10:44:46     29s] Iteration  1: Total net bbox = 4.693e-11 (2.35e-11 2.35e-11)
[03/20 10:44:46     29s]               Est.  stn bbox = 4.859e-11 (2.43e-11 2.43e-11)
[03/20 10:44:46     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1947.9M
[03/20 10:44:46     29s] Iteration  2: Total net bbox = 4.693e-11 (2.35e-11 2.35e-11)
[03/20 10:44:46     29s]               Est.  stn bbox = 4.859e-11 (2.43e-11 2.43e-11)
[03/20 10:44:46     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1947.9M
[03/20 10:44:46     29s] exp_mt_sequential is set from setPlaceMode option to 1
[03/20 10:44:46     29s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/20 10:44:46     29s] place_exp_mt_interval set to default 32
[03/20 10:44:46     29s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/20 10:44:46     29s] Iteration  3: Total net bbox = 3.764e+01 (1.85e+01 1.92e+01)
[03/20 10:44:46     29s]               Est.  stn bbox = 4.741e+01 (2.31e+01 2.43e+01)
[03/20 10:44:46     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.3M
[03/20 10:44:46     29s] Total number of setup views is 1.
[03/20 10:44:46     29s] Total number of active setup views is 1.
[03/20 10:44:46     29s] Active setup views:
[03/20 10:44:46     29s]     BEST
[03/20 10:44:46     29s] Iteration  4: Total net bbox = 3.471e+03 (1.63e+03 1.84e+03)
[03/20 10:44:46     29s]               Est.  stn bbox = 4.451e+03 (2.09e+03 2.36e+03)
[03/20 10:44:46     29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.3M
[03/20 10:44:46     30s] Iteration  5: Total net bbox = 4.522e+03 (2.03e+03 2.49e+03)
[03/20 10:44:46     30s]               Est.  stn bbox = 5.795e+03 (2.63e+03 3.17e+03)
[03/20 10:44:46     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1949.3M
[03/20 10:44:46     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.115, REAL:0.111, MEM:1949.3M, EPOCH TIME: 1742447686.586654
[03/20 10:44:46     30s] OPERPROF: Finished npMain at level 1, CPU:0.119, REAL:1.120, MEM:1949.3M, EPOCH TIME: 1742447686.586924
[03/20 10:44:46     30s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1949.3M, EPOCH TIME: 1742447686.587049
[03/20 10:44:46     30s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/20 10:44:46     30s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1949.3M, EPOCH TIME: 1742447686.587133
[03/20 10:44:46     30s] Legalizing MH Cells... 0 / 0 (level 6)
[03/20 10:44:46     30s] No instances found in the vector
[03/20 10:44:46     30s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1949.3M, DRC: 0)
[03/20 10:44:46     30s] 0 (out of 0) MH cells were successfully legalized.
[03/20 10:44:46     30s] OPERPROF: Starting npMain at level 1, MEM:1949.3M, EPOCH TIME: 1742447686.587177
[03/20 10:44:46     30s] OPERPROF:   Starting npPlace at level 2, MEM:1949.3M, EPOCH TIME: 1742447686.587925
[03/20 10:44:46     30s] Iteration  6: Total net bbox = 5.206e+03 (2.37e+03 2.84e+03)
[03/20 10:44:46     30s]               Est.  stn bbox = 6.591e+03 (3.01e+03 3.58e+03)
[03/20 10:44:46     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1950.3M
[03/20 10:44:46     30s] Iteration  7: Total net bbox = 5.536e+03 (2.51e+03 3.03e+03)
[03/20 10:44:46     30s]               Est.  stn bbox = 6.945e+03 (3.16e+03 3.79e+03)
[03/20 10:44:46     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1951.3M
[03/20 10:44:46     30s] GP RA stats: MHOnly 0 nrInst 278 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/20 10:44:46     30s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1951.3M, EPOCH TIME: 1742447686.851020
[03/20 10:44:46     30s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1951.3M, EPOCH TIME: 1742447686.851084
[03/20 10:44:46     30s] Iteration  8: Total net bbox = 4.845e+03 (2.05e+03 2.79e+03)
[03/20 10:44:46     30s]               Est.  stn bbox = 6.094e+03 (2.60e+03 3.50e+03)
[03/20 10:44:46     30s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1951.3M
[03/20 10:44:46     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.266, REAL:0.263, MEM:1951.3M, EPOCH TIME: 1742447686.851213
[03/20 10:44:46     30s] OPERPROF: Finished npMain at level 1, CPU:0.267, REAL:0.264, MEM:1951.3M, EPOCH TIME: 1742447686.851570
[03/20 10:44:46     30s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1951.3M, EPOCH TIME: 1742447686.851635
[03/20 10:44:46     30s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/20 10:44:46     30s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1951.3M, EPOCH TIME: 1742447686.851672
[03/20 10:44:46     30s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1951.3M, EPOCH TIME: 1742447686.851684
[03/20 10:44:46     30s] Starting Early Global Route rough congestion estimation: mem = 1951.3M
[03/20 10:44:46     30s] (I)      ==================== Layers =====================
[03/20 10:44:46     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:46     30s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/20 10:44:46     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:46     30s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/20 10:44:46     30s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/20 10:44:46     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:46     30s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/20 10:44:46     30s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/20 10:44:46     30s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/20 10:44:46     30s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/20 10:44:46     30s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/20 10:44:46     30s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/20 10:44:46     30s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/20 10:44:46     30s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/20 10:44:46     30s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/20 10:44:46     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:46     30s] (I)      Started Import and model ( Curr Mem: 1951.29 MB )
[03/20 10:44:46     30s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:44:46     30s] (I)      == Non-default Options ==
[03/20 10:44:46     30s] (I)      Print mode                                         : 2
[03/20 10:44:46     30s] (I)      Stop if highly congested                           : false
[03/20 10:44:46     30s] (I)      Maximum routing layer                              : 9
[03/20 10:44:46     30s] (I)      Assign partition pins                              : false
[03/20 10:44:46     30s] (I)      Support large GCell                                : true
[03/20 10:44:46     30s] (I)      Number of threads                                  : 1
[03/20 10:44:46     30s] (I)      Number of rows per GCell                           : 2
[03/20 10:44:46     30s] (I)      Max num rows per GCell                             : 32
[03/20 10:44:46     30s] (I)      Method to set GCell size                           : row
[03/20 10:44:46     30s] (I)      Counted 846 PG shapes. We will not process PG shapes layer by layer.
[03/20 10:44:46     30s] (I)      Use row-based GCell size
[03/20 10:44:46     30s] (I)      Use row-based GCell align
[03/20 10:44:46     30s] (I)      layer 0 area = 280000
[03/20 10:44:46     30s] (I)      layer 1 area = 320000
[03/20 10:44:46     30s] (I)      layer 2 area = 320000
[03/20 10:44:46     30s] (I)      layer 3 area = 320000
[03/20 10:44:46     30s] (I)      layer 4 area = 320000
[03/20 10:44:46     30s] (I)      layer 5 area = 320000
[03/20 10:44:46     30s] (I)      layer 6 area = 320000
[03/20 10:44:46     30s] (I)      layer 7 area = 800000
[03/20 10:44:46     30s] (I)      layer 8 area = 800000
[03/20 10:44:46     30s] (I)      GCell unit size   : 5220
[03/20 10:44:46     30s] (I)      GCell multiplier  : 2
[03/20 10:44:46     30s] (I)      GCell row height  : 5220
[03/20 10:44:46     30s] (I)      Actual row height : 5220
[03/20 10:44:46     30s] (I)      GCell align ref   : 12180 12180
[03/20 10:44:46     30s] [NR-eGR] Track table information for default rule: 
[03/20 10:44:46     30s] [NR-eGR] Metal1 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal2 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal3 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal4 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal5 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal6 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal7 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal8 has single uniform track structure
[03/20 10:44:46     30s] [NR-eGR] Metal9 has single uniform track structure
[03/20 10:44:46     30s] (I)      =============== Default via ================
[03/20 10:44:46     30s] (I)      +---+------------------+-------------------+
[03/20 10:44:46     30s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/20 10:44:46     30s] (I)      +---+------------------+-------------------+
[03/20 10:44:46     30s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[03/20 10:44:46     30s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/20 10:44:46     30s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/20 10:44:46     30s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/20 10:44:46     30s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/20 10:44:46     30s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/20 10:44:46     30s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/20 10:44:46     30s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[03/20 10:44:46     30s] (I)      +---+------------------+-------------------+
[03/20 10:44:46     30s] [NR-eGR] Read 1404 PG shapes
[03/20 10:44:46     30s] [NR-eGR] Read 0 clock shapes
[03/20 10:44:46     30s] [NR-eGR] Read 0 other shapes
[03/20 10:44:46     30s] [NR-eGR] #Routing Blockages  : 0
[03/20 10:44:46     30s] [NR-eGR] #Instance Blockages : 0
[03/20 10:44:46     30s] [NR-eGR] #PG Blockages       : 1404
[03/20 10:44:46     30s] [NR-eGR] #Halo Blockages     : 0
[03/20 10:44:46     30s] [NR-eGR] #Boundary Blockages : 0
[03/20 10:44:46     30s] [NR-eGR] #Clock Blockages    : 0
[03/20 10:44:46     30s] [NR-eGR] #Other Blockages    : 0
[03/20 10:44:46     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/20 10:44:46     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/20 10:44:46     30s] [NR-eGR] Read 292 nets ( ignored 0 )
[03/20 10:44:46     30s] (I)      early_global_route_priority property id does not exist.
[03/20 10:44:46     30s] (I)      Read Num Blocks=1404  Num Prerouted Wires=0  Num CS=0
[03/20 10:44:46     30s] (I)      Layer 1 (V) : #blockages 120 : #preroutes 0
[03/20 10:44:46     30s] (I)      Layer 2 (H) : #blockages 120 : #preroutes 0
[03/20 10:44:46     30s] (I)      Layer 3 (V) : #blockages 120 : #preroutes 0
[03/20 10:44:46     30s] (I)      Layer 4 (H) : #blockages 120 : #preroutes 0
[03/20 10:44:46     30s] (I)      Layer 5 (V) : #blockages 120 : #preroutes 0
[03/20 10:44:46     30s] (I)      Layer 6 (H) : #blockages 120 : #preroutes 0
[03/20 10:44:46     30s] (I)      Layer 7 (V) : #blockages 372 : #preroutes 0
[03/20 10:44:46     30s] (I)      Layer 8 (H) : #blockages 312 : #preroutes 0
[03/20 10:44:46     30s] (I)      Number of ignored nets                =      0
[03/20 10:44:46     30s] (I)      Number of connected nets              =      0
[03/20 10:44:46     30s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/20 10:44:46     30s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/20 10:44:46     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/20 10:44:46     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/20 10:44:46     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/20 10:44:46     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/20 10:44:46     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/20 10:44:46     30s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/20 10:44:46     30s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/20 10:44:46     30s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/20 10:44:46     30s] (I)      Ndr track 0 does not exist
[03/20 10:44:46     30s] (I)      ---------------------Grid Graph Info--------------------
[03/20 10:44:46     30s] (I)      Routing area        : (0, 0) - (177480, 175740)
[03/20 10:44:46     30s] (I)      Core area           : (12180, 12180) - (165300, 163560)
[03/20 10:44:46     30s] (I)      Site width          :   580  (dbu)
[03/20 10:44:46     30s] (I)      Row height          :  5220  (dbu)
[03/20 10:44:46     30s] (I)      GCell row height    :  5220  (dbu)
[03/20 10:44:46     30s] (I)      GCell width         : 10440  (dbu)
[03/20 10:44:46     30s] (I)      GCell height        : 10440  (dbu)
[03/20 10:44:46     30s] (I)      Grid                :    17    17     9
[03/20 10:44:46     30s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/20 10:44:46     30s] (I)      Vertical capacity   :     0 10440     0 10440     0 10440     0 10440     0
[03/20 10:44:46     30s] (I)      Horizontal capacity :     0     0 10440     0 10440     0 10440     0 10440
[03/20 10:44:46     30s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/20 10:44:46     30s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/20 10:44:46     30s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/20 10:44:46     30s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/20 10:44:46     30s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/20 10:44:46     30s] (I)      Num tracks per GCell: 21.75 18.00 18.00 18.00 18.00 18.00 18.00  6.00  6.00
[03/20 10:44:46     30s] (I)      Total num of tracks :   303   306   303   306   303   306   303   101   100
[03/20 10:44:46     30s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/20 10:44:46     30s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/20 10:44:46     30s] (I)      --------------------------------------------------------
[03/20 10:44:46     30s] 
[03/20 10:44:46     30s] [NR-eGR] ============ Routing rule table ============
[03/20 10:44:46     30s] [NR-eGR] Rule id: 0  Nets: 292
[03/20 10:44:46     30s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/20 10:44:46     30s] (I)                    Layer    2    3    4    5    6    7     8     9 
[03/20 10:44:46     30s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[03/20 10:44:46     30s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[03/20 10:44:46     30s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[03/20 10:44:46     30s] [NR-eGR] ========================================
[03/20 10:44:46     30s] [NR-eGR] 
[03/20 10:44:46     30s] (I)      =============== Blocked Tracks ===============
[03/20 10:44:46     30s] (I)      +-------+---------+----------+---------------+
[03/20 10:44:46     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/20 10:44:46     30s] (I)      +-------+---------+----------+---------------+
[03/20 10:44:46     30s] (I)      |     1 |       0 |        0 |         0.00% |
[03/20 10:44:46     30s] (I)      |     2 |    5202 |      342 |         6.57% |
[03/20 10:44:46     30s] (I)      |     3 |    5151 |      300 |         5.82% |
[03/20 10:44:46     30s] (I)      |     4 |    5202 |      342 |         6.57% |
[03/20 10:44:46     30s] (I)      |     5 |    5151 |      300 |         5.82% |
[03/20 10:44:46     30s] (I)      |     6 |    5202 |      342 |         6.57% |
[03/20 10:44:46     30s] (I)      |     7 |    5151 |      300 |         5.82% |
[03/20 10:44:46     30s] (I)      |     8 |    1717 |      850 |        49.50% |
[03/20 10:44:46     30s] (I)      |     9 |    1700 |      850 |        50.00% |
[03/20 10:44:46     30s] (I)      +-------+---------+----------+---------------+
[03/20 10:44:46     30s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1951.29 MB )
[03/20 10:44:46     30s] (I)      Reset routing kernel
[03/20 10:44:46     30s] (I)      numLocalWires=259  numGlobalNetBranches=118  numLocalNetBranches=12
[03/20 10:44:46     30s] (I)      totalPins=1260  totalGlobalPin=1118 (88.73%)
[03/20 10:44:46     30s] (I)      total 2D Cap : 32098 = (15904 H, 16194 V)
[03/20 10:44:46     30s] (I)      
[03/20 10:44:46     30s] (I)      ============  Phase 1a Route ============
[03/20 10:44:46     30s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/20 10:44:46     30s] (I)      Usage: 1387 = (670 H, 717 V) = (4.21% H, 4.43% V) = (3.497e+03um H, 3.743e+03um V)
[03/20 10:44:46     30s] (I)      
[03/20 10:44:46     30s] (I)      ============  Phase 1b Route ============
[03/20 10:44:46     30s] (I)      Usage: 1387 = (670 H, 717 V) = (4.21% H, 4.43% V) = (3.497e+03um H, 3.743e+03um V)
[03/20 10:44:46     30s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/20 10:44:46     30s] 
[03/20 10:44:46     30s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/20 10:44:46     30s] Finished Early Global Route rough congestion estimation: mem = 1951.3M
[03/20 10:44:46     30s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.008, REAL:0.023, MEM:1951.3M, EPOCH TIME: 1742447686.874684
[03/20 10:44:46     30s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/20 10:44:46     30s] OPERPROF: Starting CDPad at level 1, MEM:1951.3M, EPOCH TIME: 1742447686.874717
[03/20 10:44:46     30s] CDPadU 0.819 -> 0.822. R=0.690, N=278, GS=5.220
[03/20 10:44:46     30s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.002, MEM:1951.3M, EPOCH TIME: 1742447686.876600
[03/20 10:44:46     30s] OPERPROF: Starting npMain at level 1, MEM:1951.3M, EPOCH TIME: 1742447686.876665
[03/20 10:44:46     30s] OPERPROF:   Starting npPlace at level 2, MEM:1951.3M, EPOCH TIME: 1742447686.877452
[03/20 10:44:46     30s] AB param 100.0% (278/278).
[03/20 10:44:46     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.001, REAL:0.001, MEM:1952.7M, EPOCH TIME: 1742447686.878864
[03/20 10:44:46     30s] OPERPROF: Finished npMain at level 1, CPU:0.003, REAL:0.003, MEM:1952.7M, EPOCH TIME: 1742447686.879201
[03/20 10:44:46     30s] Global placement CDP is working on the selected area.
[03/20 10:44:46     30s] OPERPROF: Starting npMain at level 1, MEM:1952.7M, EPOCH TIME: 1742447686.879234
[03/20 10:44:46     30s] OPERPROF:   Starting npPlace at level 2, MEM:1952.7M, EPOCH TIME: 1742447686.879900
[03/20 10:44:47     30s] GP RA stats: MHOnly 0 nrInst 278 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/20 10:44:47     30s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1954.7M, EPOCH TIME: 1742447687.089786
[03/20 10:44:47     30s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.089846
[03/20 10:44:47     30s] OPERPROF:   Finished npPlace at level 2, CPU:0.212, REAL:0.210, MEM:1954.7M, EPOCH TIME: 1742447687.089890
[03/20 10:44:47     30s] OPERPROF: Finished npMain at level 1, CPU:0.213, REAL:0.211, MEM:1954.7M, EPOCH TIME: 1742447687.090260
[03/20 10:44:47     30s] Iteration  9: Total net bbox = 5.913e+03 (2.76e+03 3.15e+03)
[03/20 10:44:47     30s]               Est.  stn bbox = 7.294e+03 (3.36e+03 3.94e+03)
[03/20 10:44:47     30s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1954.7M
[03/20 10:44:47     30s] [adp] clock
[03/20 10:44:47     30s] [adp] weight, nr nets, wire length
[03/20 10:44:47     30s] [adp]      0        1  151.112500
[03/20 10:44:47     30s] [adp] data
[03/20 10:44:47     30s] [adp] weight, nr nets, wire length
[03/20 10:44:47     30s] [adp]      0      291  5773.548500
[03/20 10:44:47     30s] [adp] 0.000000|0.000000|0.000000
[03/20 10:44:47     30s] Iteration 10: Total net bbox = 5.913e+03 (2.76e+03 3.15e+03)
[03/20 10:44:47     30s]               Est.  stn bbox = 7.294e+03 (3.36e+03 3.94e+03)
[03/20 10:44:47     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1954.7M
[03/20 10:44:47     30s] *** cost = 5.913e+03 (2.76e+03 3.15e+03) (cpu for global=0:00:00.7) real=0:00:02.0***
[03/20 10:44:47     30s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[03/20 10:44:47     30s] Saved padding area to DB
[03/20 10:44:47     30s] All LLGs are deleted
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1954.7M, EPOCH TIME: 1742447687.109001
[03/20 10:44:47     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.109105
[03/20 10:44:47     30s] Solver runtime cpu: 0:00:00.6 real: 0:00:00.6
[03/20 10:44:47     30s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:02.0
[03/20 10:44:47     30s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/20 10:44:47     30s] Type 'man IMPSP-9025' for more detail.
[03/20 10:44:47     30s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1954.7M, EPOCH TIME: 1742447687.110104
[03/20 10:44:47     30s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1954.7M, EPOCH TIME: 1742447687.110144
[03/20 10:44:47     30s] Processing tracks to init pin-track alignment.
[03/20 10:44:47     30s] z: 2, totalTracks: 1
[03/20 10:44:47     30s] z: 4, totalTracks: 1
[03/20 10:44:47     30s] z: 6, totalTracks: 1
[03/20 10:44:47     30s] z: 8, totalTracks: 1
[03/20 10:44:47     30s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:44:47     30s] All LLGs are deleted
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1954.7M, EPOCH TIME: 1742447687.111481
[03/20 10:44:47     30s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.111553
[03/20 10:44:47     30s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1954.7M, EPOCH TIME: 1742447687.111604
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1954.7M, EPOCH TIME: 1742447687.111703
[03/20 10:44:47     30s] Max number of tech site patterns supported in site array is 256.
[03/20 10:44:47     30s] Core basic site is gsclib090site
[03/20 10:44:47     30s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1954.7M, EPOCH TIME: 1742447687.116274
[03/20 10:44:47     30s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:44:47     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:44:47     30s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.116380
[03/20 10:44:47     30s] Fast DP-INIT is on for default
[03/20 10:44:47     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/20 10:44:47     30s] Atter site array init, number of instance map data is 0.
[03/20 10:44:47     30s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1954.7M, EPOCH TIME: 1742447687.116686
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:44:47     30s] OPERPROF:       Starting CMU at level 4, MEM:1954.7M, EPOCH TIME: 1742447687.116895
[03/20 10:44:47     30s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.117001
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s] Bad Lib Cell Checking (CMU) is done! (0)
[03/20 10:44:47     30s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1954.7M, EPOCH TIME: 1742447687.117049
[03/20 10:44:47     30s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1954.7M, EPOCH TIME: 1742447687.117058
[03/20 10:44:47     30s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.117072
[03/20 10:44:47     30s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1954.7MB).
[03/20 10:44:47     30s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1954.7M, EPOCH TIME: 1742447687.117156
[03/20 10:44:47     30s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:1954.7M, EPOCH TIME: 1742447687.117172
[03/20 10:44:47     30s] TDRefine: refinePlace mode is spiral
[03/20 10:44:47     30s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.247667.1
[03/20 10:44:47     30s] OPERPROF: Starting RefinePlace at level 1, MEM:1954.7M, EPOCH TIME: 1742447687.117192
[03/20 10:44:47     30s] *** Starting refinePlace (0:00:30.6 mem=1954.7M) ***
[03/20 10:44:47     30s] Total net bbox length = 5.914e+03 (2.765e+03 3.150e+03) (ext = 4.727e+02)
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:44:47     30s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/20 10:44:47     30s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:44:47     30s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:44:47     30s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1954.7M, EPOCH TIME: 1742447687.118603
[03/20 10:44:47     30s] Starting refinePlace ...
[03/20 10:44:47     30s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:44:47     30s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:44:47     30s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1954.7M, EPOCH TIME: 1742447687.119816
[03/20 10:44:47     30s] DDP initSite1 nrRow 29 nrJob 29
[03/20 10:44:47     30s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1954.7M, EPOCH TIME: 1742447687.119848
[03/20 10:44:47     30s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.119862
[03/20 10:44:47     30s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1954.7M, EPOCH TIME: 1742447687.119872
[03/20 10:44:47     30s] DDP markSite nrRow 29 nrJob 29
[03/20 10:44:47     30s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.119891
[03/20 10:44:47     30s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.119901
[03/20 10:44:47     30s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1954.7M, EPOCH TIME: 1742447687.129102
[03/20 10:44:47     30s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1954.7M, EPOCH TIME: 1742447687.129127
[03/20 10:44:47     30s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.129187
[03/20 10:44:47     30s] ** Cut row section cpu time 0:00:00.0.
[03/20 10:44:47     30s]  ** Cut row section real time 0:00:00.0.
[03/20 10:44:47     30s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1954.7M, EPOCH TIME: 1742447687.129205
[03/20 10:44:47     30s]   Spread Effort: high, standalone mode, useDDP on.
[03/20 10:44:47     30s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1954.7MB) @(0:00:30.6 - 0:00:30.6).
[03/20 10:44:47     30s] Move report: preRPlace moves 278 insts, mean move: 0.47 um, max move: 4.68 um 
[03/20 10:44:47     30s] 	Max move on inst (g3314__1617): (58.26, 71.35) --> (60.32, 68.73)
[03/20 10:44:47     30s] 	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: AOI22XL
[03/20 10:44:47     30s] wireLenOptFixPriorityInst 0 inst fixed
[03/20 10:44:47     30s] Placement tweakage begins.
[03/20 10:44:47     30s] wire length = 8.270e+03
[03/20 10:44:47     30s] wire length = 8.052e+03
[03/20 10:44:47     30s] Placement tweakage ends.
[03/20 10:44:47     30s] Move report: tweak moves 42 insts, mean move: 4.70 um, max move: 9.28 um 
[03/20 10:44:47     30s] 	Max move on inst (g3346__4319): (69.60, 58.29) --> (71.05, 66.12)
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/20 10:44:47     30s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/20 10:44:47     30s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/20 10:44:47     30s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/20 10:44:47     30s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1978.7MB) @(0:00:30.6 - 0:00:30.6).
[03/20 10:44:47     30s] Move report: Detail placement moves 278 insts, mean move: 1.00 um, max move: 8.62 um 
[03/20 10:44:47     30s] 	Max move on inst (g3313__5115): (71.12, 66.12) --> (71.92, 58.29)
[03/20 10:44:47     30s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1978.7MB
[03/20 10:44:47     30s] Statistics of distance of Instance movement in refine placement:
[03/20 10:44:47     30s]   maximum (X+Y) =         8.62 um
[03/20 10:44:47     30s]   inst (g3313__5115) with max move: (71.123, 66.118) -> (71.92, 58.29)
[03/20 10:44:47     30s]   mean    (X+Y) =         1.00 um
[03/20 10:44:47     30s] Summary Report:
[03/20 10:44:47     30s] Instances move: 278 (out of 278 movable)
[03/20 10:44:47     30s] Instances flipped: 0
[03/20 10:44:47     30s] Mean displacement: 1.00 um
[03/20 10:44:47     30s] Max displacement: 8.62 um (Instance: g3313__5115) (71.123, 66.118) -> (71.92, 58.29)
[03/20 10:44:47     30s] 	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: AOI22XL
[03/20 10:44:47     30s] Total instances moved : 278
[03/20 10:44:47     30s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.014, REAL:0.023, MEM:1978.7M, EPOCH TIME: 1742447687.141338
[03/20 10:44:47     30s] Total net bbox length = 5.887e+03 (2.736e+03 3.151e+03) (ext = 4.608e+02)
[03/20 10:44:47     30s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1978.7MB
[03/20 10:44:47     30s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1978.7MB) @(0:00:30.6 - 0:00:30.6).
[03/20 10:44:47     30s] *** Finished refinePlace (0:00:30.6 mem=1978.7M) ***
[03/20 10:44:47     30s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.247667.1
[03/20 10:44:47     30s] OPERPROF: Finished RefinePlace at level 1, CPU:0.015, REAL:0.024, MEM:1978.7M, EPOCH TIME: 1742447687.141463
[03/20 10:44:47     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1978.7M, EPOCH TIME: 1742447687.141474
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:423).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] All LLGs are deleted
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1978.7M, EPOCH TIME: 1742447687.141722
[03/20 10:44:47     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1742447687.141783
[03/20 10:44:47     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1978.7M, EPOCH TIME: 1742447687.142353
[03/20 10:44:47     30s] *** End of Placement (cpu=0:00:00.8, real=0:00:02.0, mem=1978.7M) ***
[03/20 10:44:47     30s] Processing tracks to init pin-track alignment.
[03/20 10:44:47     30s] z: 2, totalTracks: 1
[03/20 10:44:47     30s] z: 4, totalTracks: 1
[03/20 10:44:47     30s] z: 6, totalTracks: 1
[03/20 10:44:47     30s] z: 8, totalTracks: 1
[03/20 10:44:47     30s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:44:47     30s] All LLGs are deleted
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1978.7M, EPOCH TIME: 1742447687.143598
[03/20 10:44:47     30s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1742447687.143675
[03/20 10:44:47     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1978.7M, EPOCH TIME: 1742447687.143716
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1978.7M, EPOCH TIME: 1742447687.143804
[03/20 10:44:47     30s] Max number of tech site patterns supported in site array is 256.
[03/20 10:44:47     30s] Core basic site is gsclib090site
[03/20 10:44:47     30s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1978.7M, EPOCH TIME: 1742447687.148321
[03/20 10:44:47     30s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:44:47     30s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:44:47     30s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1742447687.148429
[03/20 10:44:47     30s] Fast DP-INIT is on for default
[03/20 10:44:47     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/20 10:44:47     30s] Atter site array init, number of instance map data is 0.
[03/20 10:44:47     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1978.7M, EPOCH TIME: 1742447687.148738
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:44:47     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1978.7M, EPOCH TIME: 1742447687.148962
[03/20 10:44:47     30s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1978.7M, EPOCH TIME: 1742447687.149015
[03/20 10:44:47     30s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1978.7M, EPOCH TIME: 1742447687.149055
[03/20 10:44:47     30s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1742447687.149129
[03/20 10:44:47     30s] default core: bins with density > 0.750 = 11.11 % ( 1 / 9 )
[03/20 10:44:47     30s] Density distribution unevenness ratio = 4.727%
[03/20 10:44:47     30s] Density distribution unevenness ratio (U70) = 1.641%
[03/20 10:44:47     30s] Density distribution unevenness ratio (U80) = 0.000%
[03/20 10:44:47     30s] Density distribution unevenness ratio (U90) = 0.000%
[03/20 10:44:47     30s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1742447687.149161
[03/20 10:44:47     30s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1978.7M, EPOCH TIME: 1742447687.149172
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] All LLGs are deleted
[03/20 10:44:47     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:44:47     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1978.7M, EPOCH TIME: 1742447687.149369
[03/20 10:44:47     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1978.7M, EPOCH TIME: 1742447687.149424
[03/20 10:44:47     30s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1978.7M, EPOCH TIME: 1742447687.149820
[03/20 10:44:47     30s] Starting IO pin assignment...
[03/20 10:44:47     30s] The design is not routed. Using placement based method for pin assignment.
[03/20 10:44:47     30s] Completed IO pin assignment.
[03/20 10:44:47     30s] **INFO: Enable pre-place timing setting for timing analysis
[03/20 10:44:47     30s] Set Using Default Delay Limit as 101.
[03/20 10:44:47     30s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/20 10:44:47     30s] Set Default Net Delay as 0 ps.
[03/20 10:44:47     30s] Set Default Net Load as 0 pF. 
[03/20 10:44:47     30s] **INFO: Analyzing IO path groups for slack adjustment
[03/20 10:44:47     30s] Effort level <high> specified for reg2reg_tmp.247667 path_group
[03/20 10:44:47     30s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/20 10:44:47     30s] #################################################################################
[03/20 10:44:47     30s] # Design Stage: PreRoute
[03/20 10:44:47     30s] # Design Name: single_port_ram
[03/20 10:44:47     30s] # Design Mode: 90nm
[03/20 10:44:47     30s] # Analysis Mode: MMMC Non-OCV 
[03/20 10:44:47     30s] # Parasitics Mode: No SPEF/RCDB 
[03/20 10:44:47     30s] # Signoff Settings: SI Off 
[03/20 10:44:47     30s] #################################################################################
[03/20 10:44:47     30s] Calculate delays in Single mode...
[03/20 10:44:47     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 1978.7M, InitMEM = 1978.7M)
[03/20 10:44:47     30s] Start delay calculation (fullDC) (1 T). (MEM=1978.71)
[03/20 10:44:47     30s] End AAE Lib Interpolated Model. (MEM=1978.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:44:47     30s] Total number of fetched objects 292
[03/20 10:44:47     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:44:47     30s] End delay calculation. (MEM=2010.4 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:44:47     30s] End delay calculation (fullDC). (MEM=2010.4 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:44:47     30s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2010.4M) ***
[03/20 10:44:47     30s] **INFO: Disable pre-place timing setting for timing analysis
[03/20 10:44:47     30s] Set Using Default Delay Limit as 1000.
[03/20 10:44:47     30s] Set Default Net Delay as 1000 ps.
[03/20 10:44:47     30s] Set Default Net Load as 0.5 pF. 
[03/20 10:44:47     30s] Info: Disable timing driven in postCTS congRepair.
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s] Starting congRepair ...
[03/20 10:44:47     30s] User Input Parameters:
[03/20 10:44:47     30s] - Congestion Driven    : On
[03/20 10:44:47     30s] - Timing Driven        : Off
[03/20 10:44:47     30s] - Area-Violation Based : On
[03/20 10:44:47     30s] - Start Rollback Level : -5
[03/20 10:44:47     30s] - Legalized            : On
[03/20 10:44:47     30s] - Window Based         : Off
[03/20 10:44:47     30s] - eDen incr mode       : Off
[03/20 10:44:47     30s] - Small incr mode      : Off
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2000.9M, EPOCH TIME: 1742447687.272523
[03/20 10:44:47     30s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2000.9M, EPOCH TIME: 1742447687.275141
[03/20 10:44:47     30s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2000.9M, EPOCH TIME: 1742447687.275182
[03/20 10:44:47     30s] Starting Early Global Route congestion estimation: mem = 2000.9M
[03/20 10:44:47     30s] (I)      ==================== Layers =====================
[03/20 10:44:47     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:47     30s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/20 10:44:47     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:47     30s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/20 10:44:47     30s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/20 10:44:47     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:47     30s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/20 10:44:47     30s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/20 10:44:47     30s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/20 10:44:47     30s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/20 10:44:47     30s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/20 10:44:47     30s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/20 10:44:47     30s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/20 10:44:47     30s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/20 10:44:47     30s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/20 10:44:47     30s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:44:47     30s] (I)      Started Import and model ( Curr Mem: 2000.89 MB )
[03/20 10:44:47     30s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:44:47     30s] (I)      == Non-default Options ==
[03/20 10:44:47     30s] (I)      Maximum routing layer                              : 9
[03/20 10:44:47     30s] (I)      Number of threads                                  : 1
[03/20 10:44:47     30s] (I)      Use non-blocking free Dbs wires                    : false
[03/20 10:44:47     30s] (I)      Method to set GCell size                           : row
[03/20 10:44:47     30s] (I)      Counted 846 PG shapes. We will not process PG shapes layer by layer.
[03/20 10:44:47     30s] (I)      Use row-based GCell size
[03/20 10:44:47     30s] (I)      Use row-based GCell align
[03/20 10:44:47     30s] (I)      layer 0 area = 280000
[03/20 10:44:47     30s] (I)      layer 1 area = 320000
[03/20 10:44:47     30s] (I)      layer 2 area = 320000
[03/20 10:44:47     30s] (I)      layer 3 area = 320000
[03/20 10:44:47     30s] (I)      layer 4 area = 320000
[03/20 10:44:47     30s] (I)      layer 5 area = 320000
[03/20 10:44:47     30s] (I)      layer 6 area = 320000
[03/20 10:44:47     30s] (I)      layer 7 area = 800000
[03/20 10:44:47     30s] (I)      layer 8 area = 800000
[03/20 10:44:47     30s] (I)      GCell unit size   : 5220
[03/20 10:44:47     30s] (I)      GCell multiplier  : 1
[03/20 10:44:47     30s] (I)      GCell row height  : 5220
[03/20 10:44:47     30s] (I)      Actual row height : 5220
[03/20 10:44:47     30s] (I)      GCell align ref   : 12180 12180
[03/20 10:44:47     30s] [NR-eGR] Track table information for default rule: 
[03/20 10:44:47     30s] [NR-eGR] Metal1 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal2 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal3 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal4 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal5 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal6 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal7 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal8 has single uniform track structure
[03/20 10:44:47     30s] [NR-eGR] Metal9 has single uniform track structure
[03/20 10:44:47     30s] (I)      =============== Default via ================
[03/20 10:44:47     30s] (I)      +---+------------------+-------------------+
[03/20 10:44:47     30s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/20 10:44:47     30s] (I)      +---+------------------+-------------------+
[03/20 10:44:47     30s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[03/20 10:44:47     30s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/20 10:44:47     30s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/20 10:44:47     30s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/20 10:44:47     30s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/20 10:44:47     30s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/20 10:44:47     30s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/20 10:44:47     30s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[03/20 10:44:47     30s] (I)      +---+------------------+-------------------+
[03/20 10:44:47     30s] [NR-eGR] Read 1404 PG shapes
[03/20 10:44:47     30s] [NR-eGR] Read 0 clock shapes
[03/20 10:44:47     30s] [NR-eGR] Read 0 other shapes
[03/20 10:44:47     30s] [NR-eGR] #Routing Blockages  : 0
[03/20 10:44:47     30s] [NR-eGR] #Instance Blockages : 0
[03/20 10:44:47     30s] [NR-eGR] #PG Blockages       : 1404
[03/20 10:44:47     30s] [NR-eGR] #Halo Blockages     : 0
[03/20 10:44:47     30s] [NR-eGR] #Boundary Blockages : 0
[03/20 10:44:47     30s] [NR-eGR] #Clock Blockages    : 0
[03/20 10:44:47     30s] [NR-eGR] #Other Blockages    : 0
[03/20 10:44:47     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/20 10:44:47     30s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/20 10:44:47     30s] [NR-eGR] Read 292 nets ( ignored 0 )
[03/20 10:44:47     30s] (I)      early_global_route_priority property id does not exist.
[03/20 10:44:47     30s] (I)      Read Num Blocks=1404  Num Prerouted Wires=0  Num CS=0
[03/20 10:44:47     30s] (I)      Layer 1 (V) : #blockages 120 : #preroutes 0
[03/20 10:44:47     30s] (I)      Layer 2 (H) : #blockages 120 : #preroutes 0
[03/20 10:44:47     30s] (I)      Layer 3 (V) : #blockages 120 : #preroutes 0
[03/20 10:44:47     30s] (I)      Layer 4 (H) : #blockages 120 : #preroutes 0
[03/20 10:44:47     30s] (I)      Layer 5 (V) : #blockages 120 : #preroutes 0
[03/20 10:44:47     30s] (I)      Layer 6 (H) : #blockages 120 : #preroutes 0
[03/20 10:44:47     30s] (I)      Layer 7 (V) : #blockages 372 : #preroutes 0
[03/20 10:44:47     30s] (I)      Layer 8 (H) : #blockages 312 : #preroutes 0
[03/20 10:44:47     30s] (I)      Number of ignored nets                =      0
[03/20 10:44:47     30s] (I)      Number of connected nets              =      0
[03/20 10:44:47     30s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/20 10:44:47     30s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/20 10:44:47     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/20 10:44:47     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/20 10:44:47     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/20 10:44:47     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/20 10:44:47     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/20 10:44:47     30s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/20 10:44:47     30s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/20 10:44:47     30s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/20 10:44:47     30s] (I)      Ndr track 0 does not exist
[03/20 10:44:47     30s] (I)      ---------------------Grid Graph Info--------------------
[03/20 10:44:47     30s] (I)      Routing area        : (0, 0) - (177480, 175740)
[03/20 10:44:47     30s] (I)      Core area           : (12180, 12180) - (165300, 163560)
[03/20 10:44:47     30s] (I)      Site width          :   580  (dbu)
[03/20 10:44:47     30s] (I)      Row height          :  5220  (dbu)
[03/20 10:44:47     30s] (I)      GCell row height    :  5220  (dbu)
[03/20 10:44:47     30s] (I)      GCell width         :  5220  (dbu)
[03/20 10:44:47     30s] (I)      GCell height        :  5220  (dbu)
[03/20 10:44:47     30s] (I)      Grid                :    34    34     9
[03/20 10:44:47     30s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/20 10:44:47     30s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/20 10:44:47     30s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/20 10:44:47     30s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/20 10:44:47     30s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/20 10:44:47     30s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/20 10:44:47     30s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/20 10:44:47     30s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/20 10:44:47     30s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/20 10:44:47     30s] (I)      Total num of tracks :   303   306   303   306   303   306   303   101   100
[03/20 10:44:47     30s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/20 10:44:47     30s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/20 10:44:47     30s] (I)      --------------------------------------------------------
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s] [NR-eGR] ============ Routing rule table ============
[03/20 10:44:47     30s] [NR-eGR] Rule id: 0  Nets: 292
[03/20 10:44:47     30s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/20 10:44:47     30s] (I)                    Layer    2    3    4    5    6    7     8     9 
[03/20 10:44:47     30s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[03/20 10:44:47     30s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[03/20 10:44:47     30s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[03/20 10:44:47     30s] [NR-eGR] ========================================
[03/20 10:44:47     30s] [NR-eGR] 
[03/20 10:44:47     30s] (I)      =============== Blocked Tracks ===============
[03/20 10:44:47     30s] (I)      +-------+---------+----------+---------------+
[03/20 10:44:47     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/20 10:44:47     30s] (I)      +-------+---------+----------+---------------+
[03/20 10:44:47     30s] (I)      |     1 |       0 |        0 |         0.00% |
[03/20 10:44:47     30s] (I)      |     2 |   10404 |      662 |         6.36% |
[03/20 10:44:47     30s] (I)      |     3 |   10302 |      420 |         4.08% |
[03/20 10:44:47     30s] (I)      |     4 |   10404 |      662 |         6.36% |
[03/20 10:44:47     30s] (I)      |     5 |   10302 |      420 |         4.08% |
[03/20 10:44:47     30s] (I)      |     6 |   10404 |      662 |         6.36% |
[03/20 10:44:47     30s] (I)      |     7 |   10302 |      420 |         4.08% |
[03/20 10:44:47     30s] (I)      |     8 |    3434 |     1650 |        48.05% |
[03/20 10:44:47     30s] (I)      |     9 |    3400 |     1681 |        49.44% |
[03/20 10:44:47     30s] (I)      +-------+---------+----------+---------------+
[03/20 10:44:47     30s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2000.89 MB )
[03/20 10:44:47     30s] (I)      Reset routing kernel
[03/20 10:44:47     30s] (I)      Started Global Routing ( Curr Mem: 2000.89 MB )
[03/20 10:44:47     30s] (I)      totalPins=1282  totalGlobalPin=1261 (98.36%)
[03/20 10:44:47     30s] (I)      total 2D Cap : 64063 = (31779 H, 32284 V)
[03/20 10:44:47     30s] [NR-eGR] Layer group 1: route 292 net(s) in layer range [2, 9]
[03/20 10:44:47     30s] (I)      
[03/20 10:44:47     30s] (I)      ============  Phase 1a Route ============
[03/20 10:44:47     30s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:44:47     30s] (I)      
[03/20 10:44:47     30s] (I)      ============  Phase 1b Route ============
[03/20 10:44:47     30s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:44:47     30s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.676010e+03um
[03/20 10:44:47     30s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/20 10:44:47     30s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/20 10:44:47     30s] (I)      
[03/20 10:44:47     30s] (I)      ============  Phase 1c Route ============
[03/20 10:44:47     30s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:44:47     30s] (I)      
[03/20 10:44:47     30s] (I)      ============  Phase 1d Route ============
[03/20 10:44:47     30s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:44:47     30s] (I)      
[03/20 10:44:47     30s] (I)      ============  Phase 1e Route ============
[03/20 10:44:47     30s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:44:47     30s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.676010e+03um
[03/20 10:44:47     30s] (I)      
[03/20 10:44:47     30s] (I)      ============  Phase 1l Route ============
[03/20 10:44:47     30s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/20 10:44:47     30s] (I)      Layer  2:       9870      1925         0           0       10098    ( 0.00%) 
[03/20 10:44:47     30s] (I)      Layer  3:       9743      1385         0           0       10098    ( 0.00%) 
[03/20 10:44:47     30s] (I)      Layer  4:       9870        74         0           0       10098    ( 0.00%) 
[03/20 10:44:47     30s] (I)      Layer  5:       9743         0         0           0       10098    ( 0.00%) 
[03/20 10:44:47     30s] (I)      Layer  6:       9870         0         0           0       10098    ( 0.00%) 
[03/20 10:44:47     30s] (I)      Layer  7:       9743         0         0           0       10098    ( 0.00%) 
[03/20 10:44:47     30s] (I)      Layer  8:       1702         0         0         762        2604    (22.64%) 
[03/20 10:44:47     30s] (I)      Layer  9:       1660         0         0         495        2871    (14.71%) 
[03/20 10:44:47     30s] (I)      Total:         62201      3384         0        1257       66063    ( 1.87%) 
[03/20 10:44:47     30s] (I)      
[03/20 10:44:47     30s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/20 10:44:47     30s] [NR-eGR]                        OverCon            
[03/20 10:44:47     30s] [NR-eGR]                         #Gcell     %Gcell
[03/20 10:44:47     30s] [NR-eGR]        Layer             (1-0)    OverCon
[03/20 10:44:47     30s] [NR-eGR] ----------------------------------------------
[03/20 10:44:47     30s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR] ----------------------------------------------
[03/20 10:44:47     30s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/20 10:44:47     30s] [NR-eGR] 
[03/20 10:44:47     30s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2008.89 MB )
[03/20 10:44:47     30s] (I)      total 2D Cap : 64180 = (31816 H, 32364 V)
[03/20 10:44:47     30s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/20 10:44:47     30s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2008.9M
[03/20 10:44:47     30s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.011, REAL:0.011, MEM:2008.9M, EPOCH TIME: 1742447687.286598
[03/20 10:44:47     30s] OPERPROF: Starting HotSpotCal at level 1, MEM:2008.9M, EPOCH TIME: 1742447687.286609
[03/20 10:44:47     30s] [hotspot] +------------+---------------+---------------+
[03/20 10:44:47     30s] [hotspot] |            |   max hotspot | total hotspot |
[03/20 10:44:47     30s] [hotspot] +------------+---------------+---------------+
[03/20 10:44:47     30s] [hotspot] | normalized |          0.00 |          0.00 |
[03/20 10:44:47     30s] [hotspot] +------------+---------------+---------------+
[03/20 10:44:47     30s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/20 10:44:47     30s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/20 10:44:47     30s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2008.9M, EPOCH TIME: 1742447687.286728
[03/20 10:44:47     30s] Skipped repairing congestion.
[03/20 10:44:47     30s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2008.9M, EPOCH TIME: 1742447687.286746
[03/20 10:44:47     30s] Starting Early Global Route wiring: mem = 2008.9M
[03/20 10:44:47     30s] (I)      ============= Track Assignment ============
[03/20 10:44:47     30s] (I)      Started Track Assignment (1T) ( Curr Mem: 2008.89 MB )
[03/20 10:44:47     30s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[03/20 10:44:47     30s] (I)      Run Multi-thread track assignment
[03/20 10:44:47     30s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2008.89 MB )
[03/20 10:44:47     30s] (I)      Started Export ( Curr Mem: 2008.89 MB )
[03/20 10:44:47     30s] [NR-eGR]                 Length (um)  Vias 
[03/20 10:44:47     30s] [NR-eGR] ----------------------------------
[03/20 10:44:47     30s] [NR-eGR]  Metal1  (1H)             0  1260 
[03/20 10:44:47     30s] [NR-eGR]  Metal2  (2V)          4056  2033 
[03/20 10:44:47     30s] [NR-eGR]  Metal3  (3H)          3754    33 
[03/20 10:44:47     30s] [NR-eGR]  Metal4  (4V)           205     3 
[03/20 10:44:47     30s] [NR-eGR]  Metal5  (5H)             1     0 
[03/20 10:44:47     30s] [NR-eGR]  Metal6  (6V)             0     0 
[03/20 10:44:47     30s] [NR-eGR]  Metal7  (7H)             0     0 
[03/20 10:44:47     30s] [NR-eGR]  Metal8  (8V)             0     0 
[03/20 10:44:47     30s] [NR-eGR]  Metal9  (9H)             0     0 
[03/20 10:44:47     30s] [NR-eGR] ----------------------------------
[03/20 10:44:47     30s] [NR-eGR]          Total         8016  3329 
[03/20 10:44:47     30s] [NR-eGR] --------------------------------------------------------------------------
[03/20 10:44:47     30s] [NR-eGR] Total half perimeter of net bounding box: 5880um
[03/20 10:44:47     30s] [NR-eGR] Total length: 8016um, number of vias: 3329
[03/20 10:44:47     30s] [NR-eGR] --------------------------------------------------------------------------
[03/20 10:44:47     30s] [NR-eGR] Total eGR-routed clock nets wire length: 669um, number of vias: 367
[03/20 10:44:47     30s] [NR-eGR] --------------------------------------------------------------------------
[03/20 10:44:47     30s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2008.89 MB )
[03/20 10:44:47     30s] Early Global Route wiring runtime: 0.01 seconds, mem = 1945.9M
[03/20 10:44:47     30s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.013, MEM:1945.9M, EPOCH TIME: 1742447687.299908
[03/20 10:44:47     30s] Tdgp not successfully inited but do clear! skip clearing
[03/20 10:44:47     30s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/20 10:44:47     30s] *** Finishing placeDesign default flow ***
[03/20 10:44:47     30s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 41.18% flops. Placement and timing QoR can be severely impacted in this case!
[03/20 10:44:47     30s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[03/20 10:44:47     30s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1945.9M **
[03/20 10:44:47     30s] Tdgp not successfully inited but do clear! skip clearing
[03/20 10:44:47     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/20 10:44:47     30s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.8/0:00:02.9 (0.6), totSession cpu/real = 0:00:30.7/0:05:52.2 (0.1), mem = 1945.9M
[03/20 10:44:47     30s] 
[03/20 10:44:47     30s] =============================================================================================
[03/20 10:44:47     30s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[03/20 10:44:47     30s] =============================================================================================
[03/20 10:44:47     30s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/20 10:44:47     30s] ---------------------------------------------------------------------------------------------
[03/20 10:44:47     30s] [ TimingUpdate           ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.5
[03/20 10:44:47     30s] [ FullDelayCalc          ]      3   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.7
[03/20 10:44:47     30s] [ MISC                   ]          0:00:02.7  (  95.8 % )     0:00:02.7 /  0:00:01.7    0.6
[03/20 10:44:47     30s] ---------------------------------------------------------------------------------------------
[03/20 10:44:47     30s]  placeDesign #1 TOTAL               0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:01.8    0.6
[03/20 10:44:47     30s] ---------------------------------------------------------------------------------------------
[03/20 10:44:47     30s] 
[03/20 10:48:18     37s] <CMD> add_ndr -name 2w3s -width {Metal1 0.14 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14} -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14}
[03/20 10:48:18     37s] <CMD> create_route_type -name clkroute7 -non_default_rule 2w3s -bottom_preferred_layer Metal5 -top_preferred_layer Metal6
[03/20 10:48:18     37s] <CMD> set_ccopt_property route_type clkroute7 -net_type trunk
[03/20 10:48:18     37s] <CMD> set_ccopt_property route_type clkroute7 -net_type leaf
[03/20 10:48:18     37s] <CMD> set_ccopt_property buffer_cells {CLKBUF12 CLKBUF4X12}
[03/20 10:48:18     37s] <CMD> set_ccopt_property inverter_cells {CLKINV8 CLKINVX12}
[03/20 10:48:18     37s] <CMD> set_ccopt_property clock_gating_cells TLATNTSCA*
[03/20 10:48:18     37s] <CMD> create_ccopt_clock_tree_spec -file ccopt_output.spec
[03/20 10:48:18     37s] Creating clock tree spec for modes (timing configs): SDC
[03/20 10:48:18     37s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/20 10:48:18     37s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/20 10:48:18     37s] Summary for sequential cells identification: 
[03/20 10:48:18     37s]   Identified SBFF number: 112
[03/20 10:48:18     37s]   Identified MBFF number: 0
[03/20 10:48:18     37s]   Identified SB Latch number: 0
[03/20 10:48:18     37s]   Identified MB Latch number: 0
[03/20 10:48:18     37s]   Not identified SBFF number: 8
[03/20 10:48:18     37s]   Not identified MBFF number: 0
[03/20 10:48:18     37s]   Not identified SB Latch number: 0
[03/20 10:48:18     37s]   Not identified MB Latch number: 0
[03/20 10:48:18     37s]   Number of sequential cells which are not FFs: 32
[03/20 10:48:18     37s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[03/20 10:48:18     37s] Type 'man IMPOPT-3000' for more detail.
[03/20 10:48:18     37s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[03/20 10:48:18     37s] Type 'man IMPOPT-3001' for more detail.
[03/20 10:48:18     37s]  Visiting view : BEST
[03/20 10:48:18     37s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = 0
[03/20 10:48:18     37s]    : PowerDomain = none : no stdDelay from this view
[03/20 10:48:18     37s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/20 10:48:18     37s]  Visiting view : WORST
[03/20 10:48:18     37s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/20 10:48:18     37s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/20 10:48:18     37s] *INFO : stdDelay is calculated as zero; using legacy method.
[03/20 10:48:18     37s] *INFO : stdSlew is calculated as zero; using legacy method.
[03/20 10:48:18     37s] TLC MultiMap info (StdDelay):
[03/20 10:48:18     37s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[03/20 10:48:18     37s]   : MAX + SLOW + 1 + RC := 36ps
[03/20 10:48:18     37s]   : MIN + FAST + 1 + no RcCorner := -9.22337e+17ps
[03/20 10:48:18     37s]   : MIN + FAST + 1 + RC := -9.22337e+17ps
[03/20 10:48:18     37s]  Setting StdDelay to: -9.22337e+17ps
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/20 10:48:18     37s] Reset timing graph...
[03/20 10:48:18     37s] Ignoring AAE DB Resetting ...
[03/20 10:48:18     37s] Reset timing graph done.
[03/20 10:48:18     37s] Ignoring AAE DB Resetting ...
[03/20 10:48:18     37s] Analyzing clock structure...
[03/20 10:48:18     37s] Analyzing clock structure done.
[03/20 10:48:18     37s] Reset timing graph...
[03/20 10:48:18     37s] Ignoring AAE DB Resetting ...
[03/20 10:48:18     37s] Reset timing graph done.
[03/20 10:48:18     37s] Wrote: ccopt_output.spec
[03/20 10:48:18     37s] <CMD> get_ccopt_clock_trees
[03/20 10:48:18     37s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/20 10:48:18     37s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[03/20 10:48:18     37s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[03/20 10:48:18     37s] Extracting original clock gating for clk...
[03/20 10:48:18     37s]   clock_tree clk contains 136 sinks and 0 clock gates.
[03/20 10:48:18     37s] Extracting original clock gating for clk done.
[03/20 10:48:18     37s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -early -clock_tree clk 0.100
[03/20 10:48:18     37s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner MIN -late -clock_tree clk 0.100
[03/20 10:48:18     37s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -early -clock_tree clk 0.120
[03/20 10:48:18     37s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -early -clock_tree clk 0.120
[03/20 10:48:18     37s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MIN -late -clock_tree clk 0.120
[03/20 10:48:18     37s] <CMD> set_ccopt_property source_output_max_trans -delay_corner MAX -late -clock_tree clk 0.120
[03/20 10:48:18     37s] <CMD> set_ccopt_property clock_period -pin clk 2
[03/20 10:48:18     37s] <CMD> set_ccopt_property timing_connectivity_info {}
[03/20 10:48:18     37s] <CMD> create_ccopt_skew_group -name clk/SDC -sources clk -auto_sinks
[03/20 10:48:18     37s] The skew group clk/SDC was created. It contains 136 sinks and 1 sources.
[03/20 10:48:18     37s] <CMD> set_ccopt_property include_source_latency -skew_group clk/SDC true
[03/20 10:48:18     37s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/SDC clk
[03/20 10:48:18     37s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/SDC SDC
[03/20 10:48:18     37s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/SDC {MIN MAX}
[03/20 10:48:18     37s] <CMD> check_ccopt_clock_tree_convergence
[03/20 10:48:18     37s] Checking clock tree convergence...
[03/20 10:48:18     37s] Checking clock tree convergence done.
[03/20 10:48:18     37s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/20 10:48:18     37s] <CMD> ccopt_design -cts
[03/20 10:48:18     37s] #% Begin ccopt_design (date=03/20 10:48:18, mem=1679.9M)
[03/20 10:48:18     37s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:37.2/0:09:23.3 (0.1), mem = 1946.6M
[03/20 10:48:18     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[03/20 10:48:18     37s] Runtime...
[03/20 10:48:18     37s] **INFO: User's settings:
[03/20 10:48:18     37s] setNanoRouteMode -droutePostRouteSpreadWire         1
[03/20 10:48:18     37s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFDefaultRouteSpec_gpdk090
[03/20 10:48:18     37s] setNanoRouteMode -extractThirdPartyCompatible       false
[03/20 10:48:18     37s] setNanoRouteMode -timingEngine                      {}
[03/20 10:48:18     37s] setExtractRCMode -engine                            preRoute
[03/20 10:48:18     37s] setDelayCalMode -engine                             aae
[03/20 10:48:18     37s] setDelayCalMode -ignoreNetLoad                      false
[03/20 10:48:18     37s] setPlaceMode -place_design_floorplan_mode           false
[03/20 10:48:18     37s] setPlaceMode -place_detail_check_route              false
[03/20 10:48:18     37s] setPlaceMode -place_detail_preserve_routing         true
[03/20 10:48:18     37s] setPlaceMode -place_detail_remove_affected_routing  false
[03/20 10:48:18     37s] setPlaceMode -place_detail_swap_eeq_cells           false
[03/20 10:48:18     37s] setPlaceMode -place_global_clock_gate_aware         true
[03/20 10:48:18     37s] setPlaceMode -place_global_cong_effort              auto
[03/20 10:48:18     37s] setPlaceMode -place_global_ignore_scan              true
[03/20 10:48:18     37s] setPlaceMode -place_global_ignore_spare             false
[03/20 10:48:18     37s] setPlaceMode -place_global_module_aware_spare       false
[03/20 10:48:18     37s] setPlaceMode -place_global_place_io_pins            true
[03/20 10:48:18     37s] setPlaceMode -place_global_reorder_scan             true
[03/20 10:48:18     37s] setPlaceMode -powerDriven                           false
[03/20 10:48:18     37s] setPlaceMode -timingDriven                          true
[03/20 10:48:18     37s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[03/20 10:48:18     37s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/20 10:48:18     37s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/20 10:48:18     37s] Set place::cacheFPlanSiteMark to 1
[03/20 10:48:18     37s] CCOpt::Phase::Initialization...
[03/20 10:48:18     37s] Check Prerequisites...
[03/20 10:48:18     37s] Leaving CCOpt scope - CheckPlace...
[03/20 10:48:18     37s] OPERPROF: Starting checkPlace at level 1, MEM:1946.6M, EPOCH TIME: 1742447898.447932
[03/20 10:48:18     37s] Processing tracks to init pin-track alignment.
[03/20 10:48:18     37s] z: 2, totalTracks: 1
[03/20 10:48:18     37s] z: 4, totalTracks: 1
[03/20 10:48:18     37s] z: 6, totalTracks: 1
[03/20 10:48:18     37s] z: 8, totalTracks: 1
[03/20 10:48:18     37s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:48:18     37s] All LLGs are deleted
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.449153
[03/20 10:48:18     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.449249
[03/20 10:48:18     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.449269
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1946.6M, EPOCH TIME: 1742447898.449359
[03/20 10:48:18     37s] Max number of tech site patterns supported in site array is 256.
[03/20 10:48:18     37s] Core basic site is gsclib090site
[03/20 10:48:18     37s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1946.6M, EPOCH TIME: 1742447898.449385
[03/20 10:48:18     37s] After signature check, allow fast init is false, keep pre-filter is true.
[03/20 10:48:18     37s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/20 10:48:18     37s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.449474
[03/20 10:48:18     37s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:48:18     37s] SiteArray: use 77,824 bytes
[03/20 10:48:18     37s] SiteArray: current memory after site array memory allocation 1946.6M
[03/20 10:48:18     37s] SiteArray: FP blocked sites are writable
[03/20 10:48:18     37s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:48:18     37s] Atter site array init, number of instance map data is 0.
[03/20 10:48:18     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.449688
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:48:18     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.449747
[03/20 10:48:18     37s] Begin checking placement ... (start mem=1946.6M, init mem=1946.6M)
[03/20 10:48:18     37s] Begin checking exclusive groups violation ...
[03/20 10:48:18     37s] There are 0 groups to check, max #box is 0, total #box is 0
[03/20 10:48:18     37s] Finished checking exclusive groups violations. Found 0 Vio.
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Running CheckPlace using 1 thread in normal mode...
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] ...checkPlace normal is done!
[03/20 10:48:18     37s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.451349
[03/20 10:48:18     37s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.451447
[03/20 10:48:18     37s] *info: Placed = 423            (Fixed = 145)
[03/20 10:48:18     37s] *info: Unplaced = 0           
[03/20 10:48:18     37s] Placement Density:62.23%(3470/5575)
[03/20 10:48:18     37s] Placement Density (including fixed std cells):63.66%(3689/5795)
[03/20 10:48:18     37s] All LLGs are deleted
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:423).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.451589
[03/20 10:48:18     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.451654
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1946.6M)
[03/20 10:48:18     37s] OPERPROF: Finished checkPlace at level 1, CPU:0.004, REAL:0.004, MEM:1946.6M, EPOCH TIME: 1742447898.452107
[03/20 10:48:18     37s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] Innovus will update I/O latencies
[03/20 10:48:18     37s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] Info: 1 threads available for lower-level modules during optimization.
[03/20 10:48:18     37s] Executing ccopt post-processing.
[03/20 10:48:18     37s] Synthesizing clock trees with CCOpt...
[03/20 10:48:18     37s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:37.2/0:09:23.3 (0.1), mem = 1946.6M
[03/20 10:48:18     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/20 10:48:18     37s] CCOpt::Phase::PreparingToBalance...
[03/20 10:48:18     37s] Leaving CCOpt scope - Initializing power interface...
[03/20 10:48:18     37s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Positive (advancing) pin insertion delays
[03/20 10:48:18     37s] =========================================
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Found 0 advancing pin insertion delay (0.000% of 136 clock tree sinks)
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Negative (delaying) pin insertion delays
[03/20 10:48:18     37s] ========================================
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Found 0 delaying pin insertion delay (0.000% of 136 clock tree sinks)
[03/20 10:48:18     37s] Notify start of optimization...
[03/20 10:48:18     37s] Notify start of optimization done.
[03/20 10:48:18     37s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/20 10:48:18     37s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1946.6M, EPOCH TIME: 1742447898.455328
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] All LLGs are deleted
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.455357
[03/20 10:48:18     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.455368
[03/20 10:48:18     37s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.455449
[03/20 10:48:18     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.2 mem=1946.6M
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Trim Metal Layers:
[03/20 10:48:18     37s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:48:18     37s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:48:18     37s] LayerId::1 widthSet size::5
[03/20 10:48:18     37s] LayerId::2 widthSet size::4
[03/20 10:48:18     37s] LayerId::3 widthSet size::4
[03/20 10:48:18     37s] LayerId::4 widthSet size::4
[03/20 10:48:18     37s] LayerId::5 widthSet size::4
[03/20 10:48:18     37s] LayerId::6 widthSet size::4
[03/20 10:48:18     37s] LayerId::7 widthSet size::4
[03/20 10:48:18     37s] LayerId::8 widthSet size::4
[03/20 10:48:18     37s] LayerId::9 widthSet size::3
[03/20 10:48:18     37s] Updating RC grid for preRoute extraction ...
[03/20 10:48:18     37s] eee: pegSigSF::1.070000
[03/20 10:48:18     37s] Initializing multi-corner capacitance tables ... 
[03/20 10:48:18     37s] Initializing multi-corner resistance tables ...
[03/20 10:48:18     37s] eee: l::1 avDens::0.077870 usedTrk::112.133219 availTrk::1440.000000 sigTrk::112.133219
[03/20 10:48:18     37s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:48:18     37s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:48:18     37s] {RT RC 0 9 9 {8 0} 1}
[03/20 10:48:18     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:48:18     37s] ### Creating LA Mngr, finished. totSessionCpu=0:00:37.2 mem=1946.6M
[03/20 10:48:18     37s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      ==================== Layers =====================
[03/20 10:48:18     37s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:48:18     37s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/20 10:48:18     37s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:48:18     37s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/20 10:48:18     37s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/20 10:48:18     37s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:48:18     37s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/20 10:48:18     37s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/20 10:48:18     37s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/20 10:48:18     37s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/20 10:48:18     37s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/20 10:48:18     37s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/20 10:48:18     37s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/20 10:48:18     37s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/20 10:48:18     37s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/20 10:48:18     37s] (I)      +-----+----+---------+---------+--------+-------+
[03/20 10:48:18     37s] (I)      Started Import and model ( Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:48:18     37s] (I)      == Non-default Options ==
[03/20 10:48:18     37s] (I)      Maximum routing layer                              : 9
[03/20 10:48:18     37s] (I)      Number of threads                                  : 1
[03/20 10:48:18     37s] (I)      Method to set GCell size                           : row
[03/20 10:48:18     37s] (I)      Counted 846 PG shapes. We will not process PG shapes layer by layer.
[03/20 10:48:18     37s] (I)      Use row-based GCell size
[03/20 10:48:18     37s] (I)      Use row-based GCell align
[03/20 10:48:18     37s] (I)      layer 0 area = 280000
[03/20 10:48:18     37s] (I)      layer 1 area = 320000
[03/20 10:48:18     37s] (I)      layer 2 area = 320000
[03/20 10:48:18     37s] (I)      layer 3 area = 320000
[03/20 10:48:18     37s] (I)      layer 4 area = 320000
[03/20 10:48:18     37s] (I)      layer 5 area = 320000
[03/20 10:48:18     37s] (I)      layer 6 area = 320000
[03/20 10:48:18     37s] (I)      layer 7 area = 800000
[03/20 10:48:18     37s] (I)      layer 8 area = 800000
[03/20 10:48:18     37s] (I)      GCell unit size   : 5220
[03/20 10:48:18     37s] (I)      GCell multiplier  : 1
[03/20 10:48:18     37s] (I)      GCell row height  : 5220
[03/20 10:48:18     37s] (I)      Actual row height : 5220
[03/20 10:48:18     37s] (I)      GCell align ref   : 12180 12180
[03/20 10:48:18     37s] [NR-eGR] Track table information for default rule: 
[03/20 10:48:18     37s] [NR-eGR] Metal1 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal2 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal3 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal4 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal5 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal6 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal7 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal8 has single uniform track structure
[03/20 10:48:18     37s] [NR-eGR] Metal9 has single uniform track structure
[03/20 10:48:18     37s] (I)      =============== Default via ================
[03/20 10:48:18     37s] (I)      +---+------------------+-------------------+
[03/20 10:48:18     37s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/20 10:48:18     37s] (I)      +---+------------------+-------------------+
[03/20 10:48:18     37s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[03/20 10:48:18     37s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/20 10:48:18     37s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/20 10:48:18     37s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/20 10:48:18     37s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/20 10:48:18     37s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/20 10:48:18     37s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/20 10:48:18     37s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[03/20 10:48:18     37s] (I)      +---+------------------+-------------------+
[03/20 10:48:18     37s] [NR-eGR] Read 1404 PG shapes
[03/20 10:48:18     37s] [NR-eGR] Read 0 clock shapes
[03/20 10:48:18     37s] [NR-eGR] Read 0 other shapes
[03/20 10:48:18     37s] [NR-eGR] #Routing Blockages  : 0
[03/20 10:48:18     37s] [NR-eGR] #Instance Blockages : 0
[03/20 10:48:18     37s] [NR-eGR] #PG Blockages       : 1404
[03/20 10:48:18     37s] [NR-eGR] #Halo Blockages     : 0
[03/20 10:48:18     37s] [NR-eGR] #Boundary Blockages : 0
[03/20 10:48:18     37s] [NR-eGR] #Clock Blockages    : 0
[03/20 10:48:18     37s] [NR-eGR] #Other Blockages    : 0
[03/20 10:48:18     37s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/20 10:48:18     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/20 10:48:18     37s] [NR-eGR] Read 292 nets ( ignored 0 )
[03/20 10:48:18     37s] (I)      early_global_route_priority property id does not exist.
[03/20 10:48:18     37s] (I)      Read Num Blocks=1404  Num Prerouted Wires=0  Num CS=0
[03/20 10:48:18     37s] (I)      Layer 1 (V) : #blockages 120 : #preroutes 0
[03/20 10:48:18     37s] (I)      Layer 2 (H) : #blockages 120 : #preroutes 0
[03/20 10:48:18     37s] (I)      Layer 3 (V) : #blockages 120 : #preroutes 0
[03/20 10:48:18     37s] (I)      Layer 4 (H) : #blockages 120 : #preroutes 0
[03/20 10:48:18     37s] (I)      Layer 5 (V) : #blockages 120 : #preroutes 0
[03/20 10:48:18     37s] (I)      Layer 6 (H) : #blockages 120 : #preroutes 0
[03/20 10:48:18     37s] (I)      Layer 7 (V) : #blockages 372 : #preroutes 0
[03/20 10:48:18     37s] (I)      Layer 8 (H) : #blockages 312 : #preroutes 0
[03/20 10:48:18     37s] (I)      Number of ignored nets                =      0
[03/20 10:48:18     37s] (I)      Number of connected nets              =      0
[03/20 10:48:18     37s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/20 10:48:18     37s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/20 10:48:18     37s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/20 10:48:18     37s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/20 10:48:18     37s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/20 10:48:18     37s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/20 10:48:18     37s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/20 10:48:18     37s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/20 10:48:18     37s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/20 10:48:18     37s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/20 10:48:18     37s] (I)      Ndr track 0 does not exist
[03/20 10:48:18     37s] (I)      ---------------------Grid Graph Info--------------------
[03/20 10:48:18     37s] (I)      Routing area        : (0, 0) - (177480, 175740)
[03/20 10:48:18     37s] (I)      Core area           : (12180, 12180) - (165300, 163560)
[03/20 10:48:18     37s] (I)      Site width          :   580  (dbu)
[03/20 10:48:18     37s] (I)      Row height          :  5220  (dbu)
[03/20 10:48:18     37s] (I)      GCell row height    :  5220  (dbu)
[03/20 10:48:18     37s] (I)      GCell width         :  5220  (dbu)
[03/20 10:48:18     37s] (I)      GCell height        :  5220  (dbu)
[03/20 10:48:18     37s] (I)      Grid                :    34    34     9
[03/20 10:48:18     37s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/20 10:48:18     37s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/20 10:48:18     37s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/20 10:48:18     37s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/20 10:48:18     37s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/20 10:48:18     37s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/20 10:48:18     37s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/20 10:48:18     37s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/20 10:48:18     37s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/20 10:48:18     37s] (I)      Total num of tracks :   303   306   303   306   303   306   303   101   100
[03/20 10:48:18     37s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/20 10:48:18     37s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/20 10:48:18     37s] (I)      --------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] [NR-eGR] ============ Routing rule table ============
[03/20 10:48:18     37s] [NR-eGR] Rule id: 0  Nets: 292
[03/20 10:48:18     37s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/20 10:48:18     37s] (I)                    Layer    2    3    4    5    6    7     8     9 
[03/20 10:48:18     37s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[03/20 10:48:18     37s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[03/20 10:48:18     37s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[03/20 10:48:18     37s] [NR-eGR] ========================================
[03/20 10:48:18     37s] [NR-eGR] 
[03/20 10:48:18     37s] (I)      =============== Blocked Tracks ===============
[03/20 10:48:18     37s] (I)      +-------+---------+----------+---------------+
[03/20 10:48:18     37s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/20 10:48:18     37s] (I)      +-------+---------+----------+---------------+
[03/20 10:48:18     37s] (I)      |     1 |       0 |        0 |         0.00% |
[03/20 10:48:18     37s] (I)      |     2 |   10404 |      662 |         6.36% |
[03/20 10:48:18     37s] (I)      |     3 |   10302 |      420 |         4.08% |
[03/20 10:48:18     37s] (I)      |     4 |   10404 |      662 |         6.36% |
[03/20 10:48:18     37s] (I)      |     5 |   10302 |      420 |         4.08% |
[03/20 10:48:18     37s] (I)      |     6 |   10404 |      662 |         6.36% |
[03/20 10:48:18     37s] (I)      |     7 |   10302 |      420 |         4.08% |
[03/20 10:48:18     37s] (I)      |     8 |    3434 |     1650 |        48.05% |
[03/20 10:48:18     37s] (I)      |     9 |    3400 |     1681 |        49.44% |
[03/20 10:48:18     37s] (I)      +-------+---------+----------+---------------+
[03/20 10:48:18     37s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      Reset routing kernel
[03/20 10:48:18     37s] (I)      Started Global Routing ( Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      totalPins=1282  totalGlobalPin=1261 (98.36%)
[03/20 10:48:18     37s] (I)      total 2D Cap : 64063 = (31779 H, 32284 V)
[03/20 10:48:18     37s] [NR-eGR] Layer group 1: route 292 net(s) in layer range [2, 9]
[03/20 10:48:18     37s] (I)      
[03/20 10:48:18     37s] (I)      ============  Phase 1a Route ============
[03/20 10:48:18     37s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:48:18     37s] (I)      
[03/20 10:48:18     37s] (I)      ============  Phase 1b Route ============
[03/20 10:48:18     37s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:48:18     37s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.676010e+03um
[03/20 10:48:18     37s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/20 10:48:18     37s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/20 10:48:18     37s] (I)      
[03/20 10:48:18     37s] (I)      ============  Phase 1c Route ============
[03/20 10:48:18     37s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:48:18     37s] (I)      
[03/20 10:48:18     37s] (I)      ============  Phase 1d Route ============
[03/20 10:48:18     37s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:48:18     37s] (I)      
[03/20 10:48:18     37s] (I)      ============  Phase 1e Route ============
[03/20 10:48:18     37s] (I)      Usage: 2941 = (1382 H, 1559 V) = (4.35% H, 4.83% V) = (3.607e+03um H, 4.069e+03um V)
[03/20 10:48:18     37s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.676010e+03um
[03/20 10:48:18     37s] (I)      
[03/20 10:48:18     37s] (I)      ============  Phase 1l Route ============
[03/20 10:48:18     37s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/20 10:48:18     37s] (I)      Layer  2:       9870      1925         0           0       10098    ( 0.00%) 
[03/20 10:48:18     37s] (I)      Layer  3:       9743      1385         0           0       10098    ( 0.00%) 
[03/20 10:48:18     37s] (I)      Layer  4:       9870        74         0           0       10098    ( 0.00%) 
[03/20 10:48:18     37s] (I)      Layer  5:       9743         0         0           0       10098    ( 0.00%) 
[03/20 10:48:18     37s] (I)      Layer  6:       9870         0         0           0       10098    ( 0.00%) 
[03/20 10:48:18     37s] (I)      Layer  7:       9743         0         0           0       10098    ( 0.00%) 
[03/20 10:48:18     37s] (I)      Layer  8:       1702         0         0         762        2604    (22.64%) 
[03/20 10:48:18     37s] (I)      Layer  9:       1660         0         0         495        2871    (14.71%) 
[03/20 10:48:18     37s] (I)      Total:         62201      3384         0        1257       66063    ( 1.87%) 
[03/20 10:48:18     37s] (I)      
[03/20 10:48:18     37s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/20 10:48:18     37s] [NR-eGR]                        OverCon            
[03/20 10:48:18     37s] [NR-eGR]                         #Gcell     %Gcell
[03/20 10:48:18     37s] [NR-eGR]        Layer             (1-0)    OverCon
[03/20 10:48:18     37s] [NR-eGR] ----------------------------------------------
[03/20 10:48:18     37s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR] ----------------------------------------------
[03/20 10:48:18     37s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/20 10:48:18     37s] [NR-eGR] 
[03/20 10:48:18     37s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      total 2D Cap : 64180 = (31816 H, 32364 V)
[03/20 10:48:18     37s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/20 10:48:18     37s] (I)      ============= Track Assignment ============
[03/20 10:48:18     37s] (I)      Started Track Assignment (1T) ( Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[03/20 10:48:18     37s] (I)      Run Multi-thread track assignment
[03/20 10:48:18     37s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      Started Export ( Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] [NR-eGR]                 Length (um)  Vias 
[03/20 10:48:18     37s] [NR-eGR] ----------------------------------
[03/20 10:48:18     37s] [NR-eGR]  Metal1  (1H)             0  1260 
[03/20 10:48:18     37s] [NR-eGR]  Metal2  (2V)          4056  2033 
[03/20 10:48:18     37s] [NR-eGR]  Metal3  (3H)          3754    33 
[03/20 10:48:18     37s] [NR-eGR]  Metal4  (4V)           205     3 
[03/20 10:48:18     37s] [NR-eGR]  Metal5  (5H)             1     0 
[03/20 10:48:18     37s] [NR-eGR]  Metal6  (6V)             0     0 
[03/20 10:48:18     37s] [NR-eGR]  Metal7  (7H)             0     0 
[03/20 10:48:18     37s] [NR-eGR]  Metal8  (8V)             0     0 
[03/20 10:48:18     37s] [NR-eGR]  Metal9  (9H)             0     0 
[03/20 10:48:18     37s] [NR-eGR] ----------------------------------
[03/20 10:48:18     37s] [NR-eGR]          Total         8016  3329 
[03/20 10:48:18     37s] [NR-eGR] --------------------------------------------------------------------------
[03/20 10:48:18     37s] [NR-eGR] Total half perimeter of net bounding box: 5880um
[03/20 10:48:18     37s] [NR-eGR] Total length: 8016um, number of vias: 3329
[03/20 10:48:18     37s] [NR-eGR] --------------------------------------------------------------------------
[03/20 10:48:18     37s] [NR-eGR] Total eGR-routed clock nets wire length: 669um, number of vias: 367
[03/20 10:48:18     37s] [NR-eGR] --------------------------------------------------------------------------
[03/20 10:48:18     37s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1946.59 MB )
[03/20 10:48:18     37s] (I)      ===================================== Runtime Summary =====================================
[03/20 10:48:18     37s] (I)       Step                                        %       Start      Finish      Real       CPU 
[03/20 10:48:18     37s] (I)      -------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] (I)       Early Global Route kernel             100.00%  211.62 sec  211.63 sec  0.01 sec  0.01 sec 
[03/20 10:48:18     37s] (I)       +-Import and model                     19.68%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Create place DB                     3.05%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Import place data                 2.90%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Read instances and placement    1.14%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Read nets                       1.48%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Create route DB                    10.45%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Import route data (1T)            9.62%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Read blockages ( Layer 2-9 )    1.97%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Read routing blockages        0.01%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Read instance blockages       0.23%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Read PG blockages             0.51%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Read clock blockages          0.04%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Read other blockages          0.04%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Read halo blockages           0.02%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Read boundary cut boxes       0.00%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Read blackboxes                 0.03%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Read prerouted                  0.13%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Read unlegalized nets           0.07%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Read nets                       0.39%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Set up via pillars              0.02%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Initialize 3D grid graph        0.10%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Model blockage capacity         2.17%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | | +-Initialize 3D capacity        1.89%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Read aux data                       0.01%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Others data preparation             0.12%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Create route kernel                 5.21%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       +-Global Routing                       37.78%  211.62 sec  211.63 sec  0.01 sec  0.01 sec 
[03/20 10:48:18     37s] (I)       | +-Initialization                      0.30%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Net group 1                        34.70%  211.62 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Generate topology                 2.03%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Phase 1a                          3.83%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Pattern routing (1T)            3.16%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Add via demand to 2D            0.26%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Phase 1b                          0.16%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Phase 1c                          0.04%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Phase 1d                          0.04%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Phase 1e                          0.27%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Route legalization              0.01%  211.62 sec  211.62 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Phase 1l                         26.56%  211.62 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | | +-Layer assignment (1T)          26.03%  211.62 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Clean cong LA                       0.00%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       +-Export 3D cong map                    0.94%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Export 2D cong map                  0.19%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       +-Extract Global 3D Wires               0.30%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       +-Track Assignment (1T)                17.28%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Initialization                      0.26%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Track Assignment Kernel            16.30%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Free Memory                         0.01%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       +-Export                               11.31%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Export DB wires                     4.81%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Export all nets                   3.62%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | | +-Set wire vias                     0.72%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Report wirelength                   4.43%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Update net boxes                    1.48%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       | +-Update timing                       0.01%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)       +-Postprocess design                    0.90%  211.63 sec  211.63 sec  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)      ==================== Summary by functions =====================
[03/20 10:48:18     37s] (I)       Lv  Step                                %      Real       CPU 
[03/20 10:48:18     37s] (I)      ---------------------------------------------------------------
[03/20 10:48:18     37s] (I)        0  Early Global Route kernel     100.00%  0.01 sec  0.01 sec 
[03/20 10:48:18     37s] (I)        1  Global Routing                 37.78%  0.01 sec  0.01 sec 
[03/20 10:48:18     37s] (I)        1  Import and model               19.68%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        1  Track Assignment (1T)          17.28%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        1  Export                         11.31%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        1  Export 3D cong map              0.94%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        1  Postprocess design              0.90%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        1  Extract Global 3D Wires         0.30%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Net group 1                    34.70%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Track Assignment Kernel        16.30%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Create route DB                10.45%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Create route kernel             5.21%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Export DB wires                 4.81%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Report wirelength               4.43%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Create place DB                 3.05%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Update net boxes                1.48%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Initialization                  0.57%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Export 2D cong map              0.19%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Others data preparation         0.12%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Phase 1l                       26.56%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Import route data (1T)          9.62%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Phase 1a                        3.83%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Export all nets                 3.62%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Import place data               2.90%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Generate topology               2.03%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Set wire vias                   0.72%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Phase 1e                        0.27%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Phase 1b                        0.16%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Layer assignment (1T)          26.03%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Pattern routing (1T)            3.16%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Model blockage capacity         2.17%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Read blockages ( Layer 2-9 )    1.97%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Read nets                       1.87%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Read instances and placement    1.14%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Add via demand to 2D            0.26%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Read prerouted                  0.13%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Initialize 3D grid graph        0.10%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Read unlegalized nets           0.07%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Initialize 3D capacity          1.89%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Read PG blockages               0.51%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Read instance blockages         0.23%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/20 10:48:18     37s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] Legalization setup...
[03/20 10:48:18     37s] Using cell based legalization.
[03/20 10:48:18     37s] Initializing placement interface...
[03/20 10:48:18     37s]   Use check_library -place or consult logv if problems occur.
[03/20 10:48:18     37s]   Leaving CCOpt scope - Initializing placement interface...
[03/20 10:48:18     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1946.6M, EPOCH TIME: 1742447898.494024
[03/20 10:48:18     37s] Processing tracks to init pin-track alignment.
[03/20 10:48:18     37s] z: 2, totalTracks: 1
[03/20 10:48:18     37s] z: 4, totalTracks: 1
[03/20 10:48:18     37s] z: 6, totalTracks: 1
[03/20 10:48:18     37s] z: 8, totalTracks: 1
[03/20 10:48:18     37s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:48:18     37s] All LLGs are deleted
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.495575
[03/20 10:48:18     37s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.495660
[03/20 10:48:18     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.495722
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1946.6M, EPOCH TIME: 1742447898.495860
[03/20 10:48:18     37s] Max number of tech site patterns supported in site array is 256.
[03/20 10:48:18     37s] Core basic site is gsclib090site
[03/20 10:48:18     37s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1946.6M, EPOCH TIME: 1742447898.500533
[03/20 10:48:18     37s] After signature check, allow fast init is false, keep pre-filter is true.
[03/20 10:48:18     37s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/20 10:48:18     37s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.500667
[03/20 10:48:18     37s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:48:18     37s] SiteArray: use 77,824 bytes
[03/20 10:48:18     37s] SiteArray: current memory after site array memory allocation 1946.6M
[03/20 10:48:18     37s] SiteArray: FP blocked sites are writable
[03/20 10:48:18     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/20 10:48:18     37s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1946.6M, EPOCH TIME: 1742447898.500858
[03/20 10:48:18     37s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.501027
[03/20 10:48:18     37s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:48:18     37s] Atter site array init, number of instance map data is 0.
[03/20 10:48:18     37s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1946.6M, EPOCH TIME: 1742447898.501249
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:48:18     37s] OPERPROF:     Starting CMU at level 3, MEM:1946.6M, EPOCH TIME: 1742447898.501457
[03/20 10:48:18     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.501555
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Bad Lib Cell Checking (CMU) is done! (0)
[03/20 10:48:18     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1946.6M, EPOCH TIME: 1742447898.501595
[03/20 10:48:18     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.501604
[03/20 10:48:18     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.501615
[03/20 10:48:18     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1946.6MB).
[03/20 10:48:18     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:1946.6M, EPOCH TIME: 1742447898.501707
[03/20 10:48:18     37s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] Initializing placement interface done.
[03/20 10:48:18     37s] Leaving CCOpt scope - Cleaning up placement interface...
[03/20 10:48:18     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1946.6M, EPOCH TIME: 1742447898.501789
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1946.6M, EPOCH TIME: 1742447898.502607
[03/20 10:48:18     37s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] Leaving CCOpt scope - Initializing placement interface...
[03/20 10:48:18     37s] OPERPROF: Starting DPlace-Init at level 1, MEM:1946.6M, EPOCH TIME: 1742447898.507081
[03/20 10:48:18     37s] Processing tracks to init pin-track alignment.
[03/20 10:48:18     37s] z: 2, totalTracks: 1
[03/20 10:48:18     37s] z: 4, totalTracks: 1
[03/20 10:48:18     37s] z: 6, totalTracks: 1
[03/20 10:48:18     37s] z: 8, totalTracks: 1
[03/20 10:48:18     37s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:48:18     37s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.508001
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:48:18     37s] OPERPROF:     Starting CMU at level 3, MEM:1946.6M, EPOCH TIME: 1742447898.512701
[03/20 10:48:18     37s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.512807
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Bad Lib Cell Checking (CMU) is done! (0)
[03/20 10:48:18     37s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1946.6M, EPOCH TIME: 1742447898.512861
[03/20 10:48:18     37s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1946.6M, EPOCH TIME: 1742447898.512871
[03/20 10:48:18     37s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.512884
[03/20 10:48:18     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1946.6MB).
[03/20 10:48:18     37s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:1946.6M, EPOCH TIME: 1742447898.512923
[03/20 10:48:18     37s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] (I)      Default pattern map key = single_port_ram_default.
[03/20 10:48:18     37s] (I)      Load db... (mem=1946.6M)
[03/20 10:48:18     37s] (I)      Read data from FE... (mem=1946.6M)
[03/20 10:48:18     37s] (I)      Number of ignored instance 0
[03/20 10:48:18     37s] (I)      Number of inbound cells 0
[03/20 10:48:18     37s] (I)      Number of opened ILM blockages 0
[03/20 10:48:18     37s] (I)      Number of instances temporarily fixed by detailed placement 145
[03/20 10:48:18     37s] (I)      numMoveCells=278, numMacros=0  numPads=22  numMultiRowHeightInsts=0
[03/20 10:48:18     37s] (I)      cell height: 5220, count: 278
[03/20 10:48:18     37s] (I)      Read rows... (mem=1946.6M)
[03/20 10:48:18     37s] (I)      Done Read rows (cpu=0.000s, mem=1946.6M)
[03/20 10:48:18     37s] (I)      Done Read data from FE (cpu=0.000s, mem=1946.6M)
[03/20 10:48:18     37s] (I)      Done Load db (cpu=0.000s, mem=1946.6M)
[03/20 10:48:18     37s] (I)      Constructing placeable region... (mem=1946.6M)
[03/20 10:48:18     37s] (I)      Constructing bin map
[03/20 10:48:18     37s] (I)      Initialize bin information with width=52200 height=52200
[03/20 10:48:18     37s] (I)      Done constructing bin map
[03/20 10:48:18     37s] (I)      Compute region effective width... (mem=1946.6M)
[03/20 10:48:18     37s] (I)      Done Compute region effective width (cpu=0.000s, mem=1946.6M)
[03/20 10:48:18     37s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1946.6M)
[03/20 10:48:18     37s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] Validating CTS configuration...
[03/20 10:48:18     37s] Checking module port directions...
[03/20 10:48:18     37s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] Non-default CCOpt properties:
[03/20 10:48:18     37s]   Public non-default CCOpt properties:
[03/20 10:48:18     37s]     buffer_cells is set for at least one object
[03/20 10:48:18     37s]     clock_gating_cells is set for at least one object
[03/20 10:48:18     37s]     inverter_cells is set for at least one object
[03/20 10:48:18     37s]     route_type is set for at least one object
[03/20 10:48:18     37s]     source_output_max_trans is set for at least one object
[03/20 10:48:18     37s]     target_max_trans_sdc is set for at least one object
[03/20 10:48:18     37s]   No private non-default CCOpt properties
[03/20 10:48:18     37s] Route type trimming info:
[03/20 10:48:18     37s]   No route type modifications were made.
[03/20 10:48:18     37s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**ERROR: (IMPCCOPT-4334):	The lib cell 'CLKBUF4X12' specified in the buffer_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
[03/20 10:48:18     37s] **WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[03/20 10:48:18     37s] **ERROR: (IMPCCOPT-4334):	The lib cell 'CLKINV8' specified in the inverter_cells property was not found.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.

[03/20 10:48:18     37s] Trim Metal Layers:
[03/20 10:48:18     37s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:48:18     37s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:48:18     37s] LayerId::1 widthSet size::5
[03/20 10:48:18     37s] LayerId::2 widthSet size::4
[03/20 10:48:18     37s] LayerId::3 widthSet size::4
[03/20 10:48:18     37s] LayerId::4 widthSet size::4
[03/20 10:48:18     37s] LayerId::5 widthSet size::4
[03/20 10:48:18     37s] LayerId::6 widthSet size::4
[03/20 10:48:18     37s] LayerId::7 widthSet size::4
[03/20 10:48:18     37s] LayerId::8 widthSet size::4
[03/20 10:48:18     37s] LayerId::9 widthSet size::3
[03/20 10:48:18     37s] Updating RC grid for preRoute extraction ...
[03/20 10:48:18     37s] eee: pegSigSF::1.070000
[03/20 10:48:18     37s] Initializing multi-corner capacitance tables ... 
[03/20 10:48:18     37s] Initializing multi-corner resistance tables ...
[03/20 10:48:18     37s] eee: l::1 avDens::0.077870 usedTrk::112.133219 availTrk::1440.000000 sigTrk::112.133219
[03/20 10:48:18     37s] eee: l::2 avDens::0.138725 usedTrk::162.308448 availTrk::1170.000000 sigTrk::162.308448
[03/20 10:48:18     37s] eee: l::3 avDens::0.129471 usedTrk::151.480556 availTrk::1170.000000 sigTrk::151.480556
[03/20 10:48:18     37s] eee: l::4 avDens::0.008615 usedTrk::8.529291 availTrk::990.000000 sigTrk::8.529291
[03/20 10:48:18     37s] eee: l::5 avDens::0.000324 usedTrk::0.058333 availTrk::180.000000 sigTrk::0.058333
[03/20 10:48:18     37s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:48:18     37s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:48:18     37s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:48:18     37s] {RT RC 0 9 9 {8 0} 1}
[03/20 10:48:18     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=1.000000 uaWlH=0.025793 aWlH=0.000000 lMod=0 pMax=0.806400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:48:18     37s] End AAE Lib Interpolated Model. (MEM=1946.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:48:18     37s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[03/20 10:48:18     37s] **ERROR: (IMPCCOPT-1135):	CTS found neither inverters nor buffers while balancing clock_tree clk. CTS cannot continue.
Type 'man IMPCCOPT-1135' for more detail.
[03/20 10:48:18     37s] Clock tree balancer configuration for clock_tree clk:
[03/20 10:48:18     37s] Non-default CCOpt properties:
[03/20 10:48:18     37s]   Public non-default CCOpt properties:
[03/20 10:48:18     37s]     route_type (leaf): clkroute7 (default: default)
[03/20 10:48:18     37s]     route_type (top): default_route_type_nonleaf (default: default)
[03/20 10:48:18     37s]     route_type (trunk): clkroute7 (default: default)
[03/20 10:48:18     37s]   No private non-default CCOpt properties
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Logic Sizing Table:
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] ----------------------------------------------------------
[03/20 10:48:18     37s] Cell    Instance count    Source    Eligible library cells
[03/20 10:48:18     37s] ----------------------------------------------------------
[03/20 10:48:18     37s]   (empty table)
[03/20 10:48:18     37s] ----------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Clock tree balancer configuration for skew_group clk/SDC:
[03/20 10:48:18     37s]   Sources:                     pin clk
[03/20 10:48:18     37s]   Total number of sinks:       136
[03/20 10:48:18     37s]   Delay constrained sinks:     136
[03/20 10:48:18     37s]   Constrains:                  default
[03/20 10:48:18     37s]   Non-leaf sinks:              0
[03/20 10:48:18     37s]   Ignore pins:                 0
[03/20 10:48:18     37s]  Timing corner MIN:setup.late:
[03/20 10:48:18     37s]   Skew target:                 0.000ns
[03/20 10:48:18     37s] Primary reporting skew groups are:
[03/20 10:48:18     37s] skew_group clk/SDC with 136 clock sinks
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Clock DAG stats initial state:
[03/20 10:48:18     37s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/20 10:48:18     37s]   sink counts      : regular=136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=136
[03/20 10:48:18     37s]   misc counts      : r=1, pp=0
[03/20 10:48:18     37s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/20 10:48:18     37s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/20 10:48:18     37s] Clock DAG hash initial state: 3067150232912622065 14748434124463152716
[03/20 10:48:18     37s] CTS services accumulated run-time stats initial state:
[03/20 10:48:18     37s]   delay calculator: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/20 10:48:18     37s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/20 10:48:18     37s]   steiner router: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/20 10:48:18     37s] Route-type name: clkroute7; Top/bottom preferred layer name: Metal6/Metal5; 
[03/20 10:48:18     37s] Non-default rule name: 2w3s; Unshielded; Mask Constraint: 0; Source: route_type.
[03/20 10:48:18     37s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M8. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
[03/20 10:48:18     37s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M9. As a result, an RC of wire width '880' is being used instead. This may cause some accuracy degradation.
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Layer information for route type clkroute7:
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------
[03/20 10:48:18     37s] Layer     Preferred    Route    Res.          Cap.          RC           Tracks
[03/20 10:48:18     37s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[03/20 10:48:18     37s]                                                                          to Layer
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------
[03/20 10:48:18     37s] Metal1    N            H          0.571         0.213         0.122         1
[03/20 10:48:18     37s] Metal2    N            V          0.429         0.196         0.084         1
[03/20 10:48:18     37s] Metal3    N            H          0.429         0.193         0.083         1
[03/20 10:48:18     37s] Metal4    N            V          0.429         0.195         0.083         1
[03/20 10:48:18     37s] Metal5    Y            H          0.429         0.195         0.083         1
[03/20 10:48:18     37s] Metal6    Y            V          0.429         0.195         0.084         1
[03/20 10:48:18     37s] Metal7    N            H          0.429         0.272         0.116         1
[03/20 10:48:18     37s] Metal8    N            V          0.143         0.202         0.029         1
[03/20 10:48:18     37s] Metal9    N            H          0.143         0.271         0.039         1
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[03/20 10:48:18     37s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Layer information for route type default_route_type_nonleaf:
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] ---------------------------------------------------------------------
[03/20 10:48:18     37s] Layer     Preferred    Route    Res.          Cap.          RC
[03/20 10:48:18     37s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/20 10:48:18     37s] ---------------------------------------------------------------------
[03/20 10:48:18     37s] Metal1    N            H          0.667         0.196         0.131
[03/20 10:48:18     37s] Metal2    N            V          0.429         0.196         0.084
[03/20 10:48:18     37s] Metal3    Y            H          0.429         0.193         0.083
[03/20 10:48:18     37s] Metal4    Y            V          0.429         0.195         0.083
[03/20 10:48:18     37s] Metal5    N            H          0.429         0.195         0.083
[03/20 10:48:18     37s] Metal6    N            V          0.429         0.195         0.084
[03/20 10:48:18     37s] Metal7    N            H          0.429         0.272         0.116
[03/20 10:48:18     37s] Metal8    N            V          0.045         0.264         0.012
[03/20 10:48:18     37s] Metal9    N            H          0.045         0.327         0.015
[03/20 10:48:18     37s] ---------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Via selection for estimated routes (rule default):
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] --------------------------------------------------------------------
[03/20 10:48:18     37s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[03/20 10:48:18     37s] Range                        (Ohm)    (fF)     (fs)     Only
[03/20 10:48:18     37s] --------------------------------------------------------------------
[03/20 10:48:18     37s] Metal1-Metal2    VIA1X       1.400    0.019    0.026    false
[03/20 10:48:18     37s] Metal2-Metal3    VIA2X       1.400    0.017    0.024    false
[03/20 10:48:18     37s] Metal3-Metal4    VIA3X       1.400    0.018    0.025    false
[03/20 10:48:18     37s] Metal4-Metal5    VIA4X       1.400    0.018    0.025    false
[03/20 10:48:18     37s] Metal5-Metal6    VIA5X       1.400    0.018    0.025    false
[03/20 10:48:18     37s] Metal6-Metal7    VIA6X       1.400    0.019    0.027    false
[03/20 10:48:18     37s] Metal7-Metal8    VIA7V       0.350    0.076    0.027    false
[03/20 10:48:18     37s] Metal8-Metal9    VIA8X       0.350    0.057    0.020    false
[03/20 10:48:18     37s] --------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Via selection for estimated routes (rule 2w3s):
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] --------------------------------------------------------------------
[03/20 10:48:18     37s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[03/20 10:48:18     37s] Range                        (Ohm)    (fF)     (fs)     Only
[03/20 10:48:18     37s] --------------------------------------------------------------------
[03/20 10:48:18     37s] Metal1-Metal2    VIA1X       1.400    0.019    0.026    false
[03/20 10:48:18     37s] Metal2-Metal3    VIA2X       1.400    0.017    0.024    false
[03/20 10:48:18     37s] Metal3-Metal4    VIA3X       1.400    0.018    0.025    false
[03/20 10:48:18     37s] Metal4-Metal5    VIA4X       1.400    0.018    0.025    false
[03/20 10:48:18     37s] Metal5-Metal6    VIA5X       1.400    0.018    0.025    false
[03/20 10:48:18     37s] Metal6-Metal7    VIA6X       1.400    0.019    0.027    false
[03/20 10:48:18     37s] Metal7-Metal8    VIA7V       0.350    0.076    0.027    false
[03/20 10:48:18     37s] Metal8-Metal9    VIA8X       0.350    0.057    0.020    false
[03/20 10:48:18     37s] --------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] No ideal or dont_touch nets found in the clock tree
[03/20 10:48:18     37s] No dont_touch hnets found in the clock tree
[03/20 10:48:18     37s] No dont_touch hpins found in the clock network.
[03/20 10:48:18     37s] Checking for illegal sizes of clock logic instances...
[03/20 10:48:18     37s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Filtering reasons for cell type: inverter
[03/20 10:48:18     37s] =========================================
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] --------------------------------------------------------------------------
[03/20 10:48:18     37s] Clock trees    Power domain    Reason                        Library cells
[03/20 10:48:18     37s] --------------------------------------------------------------------------
[03/20 10:48:18     37s] all            auto-default    Not available in all views    { CLKINVX12 }
[03/20 10:48:18     37s] --------------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Filtering reasons for cell type: clock gate cell
[03/20 10:48:18     37s] ================================================
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] -----------------------------------------------------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] Clock trees    Power domain    Reason                        Library cells
[03/20 10:48:18     37s] -----------------------------------------------------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] all            auto-default    Not available in all views    { TLATNTSCAX12 TLATNTSCAX16 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX3 TLATNTSCAX4
[03/20 10:48:18     37s]                                                                TLATNTSCAX6 TLATNTSCAX8 }
[03/20 10:48:18     37s] all            auto-default    Is a clockgate cell           { TLATNTSCAX12 TLATNTSCAX16 TLATNTSCAX2 TLATNTSCAX20 TLATNTSCAX3 TLATNTSCAX4
[03/20 10:48:18     37s]                                                                TLATNTSCAX6 TLATNTSCAX8 }
[03/20 10:48:18     37s] -----------------------------------------------------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] CCOpt configuration status: cannot run ccopt_design.
[03/20 10:48:18     37s] Check the log for details of problem(s) found:
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] ---------------------------------------------------
[03/20 10:48:18     37s] Design configuration problems
[03/20 10:48:18     37s] ---------------------------------------------------
[03/20 10:48:18     37s] One or more clock trees have configuration problems
[03/20 10:48:18     37s] ---------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Clock tree configuration problems:
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] ------------------------------------------------
[03/20 10:48:18     37s] Clock tree    Problem
[03/20 10:48:18     37s] ------------------------------------------------
[03/20 10:48:18     37s] clk           Could not determine drivers to use
[03/20 10:48:18     37s] ------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/20 10:48:18     37s] Runtime done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/20 10:48:18     37s] Runtime Report Coverage % = 92.2
[03/20 10:48:18     37s] Runtime Summary
[03/20 10:48:18     37s] ===============
[03/20 10:48:18     37s] Clock Runtime:  (63%) Core CTS           0.07 (Init 0.07, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[03/20 10:48:18     37s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[03/20 10:48:18     37s] Clock Runtime:  (36%) Other CTS          0.04 (Init 0.04, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[03/20 10:48:18     37s] Clock Runtime: (100%) Total              0.11
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] Runtime Summary:
[03/20 10:48:18     37s] ================
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] ------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] wall  % time  children  called  name
[03/20 10:48:18     37s] ------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] 0.12  100.00    0.12      0       
[03/20 10:48:18     37s] 0.12  100.00    0.11      1     Runtime
[03/20 10:48:18     37s] 0.00    4.28    0.00      1     CCOpt::Phase::Initialization
[03/20 10:48:18     37s] 0.00    4.25    0.00      1       Check Prerequisites
[03/20 10:48:18     37s] 0.00    4.16    0.00      1         Leaving CCOpt scope - CheckPlace
[03/20 10:48:18     37s] 0.10   87.96    0.10      1     CCOpt::Phase::PreparingToBalance
[03/20 10:48:18     37s] 0.00    0.11    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/20 10:48:18     37s] 0.03   29.00    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/20 10:48:18     37s] 0.03   21.82    0.01      1       Legalization setup
[03/20 10:48:18     37s] 0.01   11.66    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/20 10:48:18     37s] 0.00    0.73    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/20 10:48:18     37s] 0.04   36.50    0.00      1       Validating CTS configuration
[03/20 10:48:18     37s] 0.00    0.01    0.00      1         Checking module port directions
[03/20 10:48:18     37s] 0.00    0.01    0.00      1         Checking for illegal sizes of clock logic instances
[03/20 10:48:18     37s] ------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/20 10:48:18     37s] Leaving CCOpt scope - Cleaning up placement interface...
[03/20 10:48:18     37s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1946.6M, EPOCH TIME: 1742447898.561246
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1946.6M, EPOCH TIME: 1742447898.562377
[03/20 10:48:18     37s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:48:18     37s] **ERROR: 3
[03/20 10:48:18     37s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), totSession cpu/real = 0:00:37.3/0:09:23.4 (0.1), mem = 1946.6M
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] =============================================================================================
[03/20 10:48:18     37s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[03/20 10:48:18     37s] =============================================================================================
[03/20 10:48:18     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:48:18     37s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (  13.8 % )     0:00:00.0 /  0:00:00.0    0.6
[03/20 10:48:18     37s] [ MISC                   ]          0:00:00.1  (  86.1 % )     0:00:00.1 /  0:00:00.1    0.8
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------------------
[03/20 10:48:18     37s]  CTS #1 TOTAL                       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[03/20 10:48:18     37s] Set place::cacheFPlanSiteMark to 0
[03/20 10:48:18     37s] All LLGs are deleted
[03/20 10:48:18     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:48:18     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1946.6M, EPOCH TIME: 1742447898.584163
[03/20 10:48:18     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1946.6M, EPOCH TIME: 1742447898.584199
[03/20 10:48:18     37s] Info: pop threads available for lower-level modules during optimization.
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] *** Summary of all messages that are not suppressed in this session:
[03/20 10:48:18     37s] Severity  ID               Count  Summary                                  
[03/20 10:48:18     37s] ERROR     IMPEXT-2827          4  Found NONDEFAULT RULE for layer %d havin...
[03/20 10:48:18     37s] WARNING   IMPEXT-6140          2  The RC table is not interpolated for wir...
[03/20 10:48:18     37s] WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
[03/20 10:48:18     37s] ERROR     IMPCCOPT-1135        1  CTS found neither inverters nor buffers ...
[03/20 10:48:18     37s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/20 10:48:18     37s] WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
[03/20 10:48:18     37s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[03/20 10:48:18     37s] ERROR     IMPCCOPT-4334        3  The lib cell '%s' specified in %s was no...
[03/20 10:48:18     37s] *** Message Summary: 5 warning(s), 9 error(s)
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.1/0:00:00.2 (0.9), totSession cpu/real = 0:00:37.3/0:09:23.4 (0.1), mem = 1946.6M
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] =============================================================================================
[03/20 10:48:18     37s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[03/20 10:48:18     37s] =============================================================================================
[03/20 10:48:18     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:48:18     37s] [ CTS                    ]      1   0:00:00.1  (  66.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/20 10:48:18     37s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (  10.6 % )     0:00:00.0 /  0:00:00.0    0.6
[03/20 10:48:18     37s] [ MISC                   ]          0:00:00.0  (  23.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------------------
[03/20 10:48:18     37s]  ccopt_design #1 TOTAL              0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.9
[03/20 10:48:18     37s] ---------------------------------------------------------------------------------------------
[03/20 10:48:18     37s] 
[03/20 10:48:18     37s] #% End ccopt_design (date=03/20 10:48:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1686.9M, current mem=1686.9M)
[03/20 10:48:18     37s] 
[03/20 10:48:31     37s] <CMD> getCTSMode -engine -quiet
[03/20 10:48:34     37s] <CMD> ctd_win -side none -id ctd_window
[03/20 10:48:34     37s] Clock tree timing engine global stage delay update for MIN:setup.late...
[03/20 10:48:34     37s] End AAE Lib Interpolated Model. (MEM=1950.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:48:34     37s] Clock tree timing engine global stage delay update for MIN:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/20 10:49:06     39s] <CMD> getAnalysisMode -checkType -quiet
[03/20 10:49:11     39s] <CMD> get_time_unit
[03/20 10:49:11     39s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[03/20 10:49:11     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/20 10:49:11     39s] #################################################################################
[03/20 10:49:11     39s] # Design Stage: PreRoute
[03/20 10:49:11     39s] # Design Name: single_port_ram
[03/20 10:49:11     39s] # Design Mode: 90nm
[03/20 10:49:11     39s] # Analysis Mode: MMMC Non-OCV 
[03/20 10:49:11     39s] # Parasitics Mode: No SPEF/RCDB 
[03/20 10:49:11     39s] # Signoff Settings: SI Off 
[03/20 10:49:11     39s] #################################################################################
[03/20 10:49:11     39s] Extraction called for design 'single_port_ram' of instances=423 and nets=294 using extraction engine 'preRoute' .
[03/20 10:49:11     39s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/20 10:49:11     39s] Type 'man IMPEXT-3530' for more detail.
[03/20 10:49:11     39s] PreRoute RC Extraction called for design single_port_ram.
[03/20 10:49:11     39s] RC Extraction called in multi-corner(1) mode.
[03/20 10:49:11     39s] RCMode: PreRoute
[03/20 10:49:11     39s]       RC Corner Indexes            0   
[03/20 10:49:11     39s] Capacitance Scaling Factor   : 1.00000 
[03/20 10:49:11     39s] Resistance Scaling Factor    : 1.00000 
[03/20 10:49:11     39s] Clock Cap. Scaling Factor    : 1.00000 
[03/20 10:49:11     39s] Clock Res. Scaling Factor    : 1.00000 
[03/20 10:49:11     39s] Shrink Factor                : 1.00000
[03/20 10:49:11     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/20 10:49:11     39s] Using capacitance table file ...
[03/20 10:49:11     39s] 
[03/20 10:49:11     39s] Trim Metal Layers:
[03/20 10:49:11     39s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:49:11     39s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:49:11     39s] LayerId::1 widthSet size::5
[03/20 10:49:11     39s] LayerId::2 widthSet size::4
[03/20 10:49:11     39s] LayerId::3 widthSet size::4
[03/20 10:49:11     39s] LayerId::4 widthSet size::4
[03/20 10:49:11     39s] LayerId::5 widthSet size::4
[03/20 10:49:11     39s] LayerId::6 widthSet size::4
[03/20 10:49:11     39s] LayerId::7 widthSet size::4
[03/20 10:49:11     39s] LayerId::8 widthSet size::4
[03/20 10:49:11     39s] LayerId::9 widthSet size::3
[03/20 10:49:11     39s] Updating RC grid for preRoute extraction ...
[03/20 10:49:11     39s] eee: pegSigSF::1.070000
[03/20 10:49:11     39s] Initializing multi-corner capacitance tables ... 
[03/20 10:49:11     39s] Initializing multi-corner resistance tables ...
[03/20 10:49:11     39s] eee: l::1 avDens::0.077870 usedTrk::112.133219 availTrk::1440.000000 sigTrk::112.133219
[03/20 10:49:11     39s] eee: l::2 avDens::0.138725 usedTrk::162.308448 availTrk::1170.000000 sigTrk::162.308448
[03/20 10:49:11     39s] eee: l::3 avDens::0.129471 usedTrk::151.480556 availTrk::1170.000000 sigTrk::151.480556
[03/20 10:49:11     39s] eee: l::4 avDens::0.008615 usedTrk::8.529291 availTrk::990.000000 sigTrk::8.529291
[03/20 10:49:11     39s] eee: l::5 avDens::0.000324 usedTrk::0.058333 availTrk::180.000000 sigTrk::0.058333
[03/20 10:49:11     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:49:11     39s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:49:11     39s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:49:11     39s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:49:11     39s] {RT RC 0 9 9 {8 0} 1}
[03/20 10:49:11     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=1.000000 uaWlH=0.025793 aWlH=0.000000 lMod=0 pMax=0.806400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:49:11     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2000.035M)
[03/20 10:49:11     39s] Calculate delays in Single mode...
[03/20 10:49:11     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 2030.9M, InitMEM = 2030.9M)
[03/20 10:49:11     39s] Start delay calculation (fullDC) (1 T). (MEM=2030.89)
[03/20 10:49:11     39s] End AAE Lib Interpolated Model. (MEM=2030.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:49:11     39s] Total number of fetched objects 292
[03/20 10:49:11     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:49:11     39s] End delay calculation. (MEM=2076.12 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:49:11     39s] End delay calculation (fullDC). (MEM=2076.12 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:49:11     39s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2076.1M) ***
[03/20 10:49:11     39s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[03/20 10:49:11     39s] Parsing file top.mtarpt...
[03/20 10:49:11     39s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[03/20 10:49:11     39s] This could be because the report is not of the correct format,
[03/20 10:49:11     39s] or because it does not contain any paths (because there are no
[03/20 10:49:11     39s] failing paths in the design, for instance).
[03/20 10:49:11     39s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
[03/20 10:49:59     41s] <CMD> get_time_unit
[03/20 10:49:59     41s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[03/20 10:49:59     41s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/20 10:49:59     41s] #################################################################################
[03/20 10:49:59     41s] # Design Stage: PreRoute
[03/20 10:49:59     41s] # Design Name: single_port_ram
[03/20 10:49:59     41s] # Design Mode: 90nm
[03/20 10:49:59     41s] # Analysis Mode: MMMC Non-OCV 
[03/20 10:49:59     41s] # Parasitics Mode: No SPEF/RCDB 
[03/20 10:49:59     41s] # Signoff Settings: SI Off 
[03/20 10:49:59     41s] #################################################################################
[03/20 10:49:59     41s] Calculate delays in Single mode...
[03/20 10:49:59     41s] Topological Sorting (REAL = 0:00:00.0, MEM = 2076.1M, InitMEM = 2076.1M)
[03/20 10:49:59     41s] Start delay calculation (fullDC) (1 T). (MEM=2076.12)
[03/20 10:49:59     41s] End AAE Lib Interpolated Model. (MEM=2076.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:49:59     41s] Total number of fetched objects 292
[03/20 10:49:59     41s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:49:59     41s] End delay calculation. (MEM=2080.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:49:59     41s] End delay calculation (fullDC). (MEM=2080.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:49:59     41s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2080.6M) ***
[03/20 10:49:59     41s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[03/20 10:49:59     41s] Parsing file top.mtarpt...
[03/20 10:50:41     43s] <CMD> getAnalysisMode -checkType -quiet
[03/20 10:50:45     43s] <CMD> get_time_unit
[03/20 10:50:45     43s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[03/20 10:50:45     43s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/20 10:50:45     43s] #################################################################################
[03/20 10:50:45     43s] # Design Stage: PreRoute
[03/20 10:50:45     43s] # Design Name: single_port_ram
[03/20 10:50:45     43s] # Design Mode: 90nm
[03/20 10:50:45     43s] # Analysis Mode: MMMC Non-OCV 
[03/20 10:50:45     43s] # Parasitics Mode: No SPEF/RCDB 
[03/20 10:50:45     43s] # Signoff Settings: SI Off 
[03/20 10:50:45     43s] #################################################################################
[03/20 10:50:45     43s] Calculate delays in Single mode...
[03/20 10:50:45     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2080.6M, InitMEM = 2080.6M)
[03/20 10:50:45     43s] Start delay calculation (fullDC) (1 T). (MEM=2080.64)
[03/20 10:50:45     43s] End AAE Lib Interpolated Model. (MEM=2080.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:50:45     43s] Total number of fetched objects 292
[03/20 10:50:45     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:50:45     43s] End delay calculation. (MEM=2086.17 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:50:45     43s] End delay calculation (fullDC). (MEM=2086.17 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:50:45     43s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2086.2M) ***
[03/20 10:50:45     43s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[03/20 10:50:45     43s] Parsing file top.mtarpt...
[03/20 10:50:45     43s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[03/20 10:50:45     43s] This could be because the report is not of the correct format,
[03/20 10:50:45     43s] or because it does not contain any paths (because there are no
[03/20 10:50:45     43s] failing paths in the design, for instance).
[03/20 10:50:45     43s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> setLayerPreference node_layer -isVisible 0
[03/20 10:51:04     44s] <CMD> getFillerMode -quiet
[03/20 10:51:16     44s] <CMD> addFiller -cell FILL64 FILL8 FILL16 FILL4 FILL32 FILL2 FILL1 -prefix FILLER
[03/20 10:51:16     44s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2086.2M, EPOCH TIME: 1742448076.396975
[03/20 10:51:16     44s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2086.2M, EPOCH TIME: 1742448076.399245
[03/20 10:51:16     44s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2086.2M, EPOCH TIME: 1742448076.399273
[03/20 10:51:16     44s] Processing tracks to init pin-track alignment.
[03/20 10:51:16     44s] z: 2, totalTracks: 1
[03/20 10:51:16     44s] z: 4, totalTracks: 1
[03/20 10:51:16     44s] z: 6, totalTracks: 1
[03/20 10:51:16     44s] z: 8, totalTracks: 1
[03/20 10:51:16     44s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:51:16     44s] All LLGs are deleted
[03/20 10:51:16     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:51:16     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:51:16     44s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2086.2M, EPOCH TIME: 1742448076.400516
[03/20 10:51:16     44s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2086.2M, EPOCH TIME: 1742448076.400587
[03/20 10:51:16     44s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2086.2M, EPOCH TIME: 1742448076.400613
[03/20 10:51:16     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:51:16     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:51:16     44s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2086.2M, EPOCH TIME: 1742448076.400689
[03/20 10:51:16     44s] Max number of tech site patterns supported in site array is 256.
[03/20 10:51:16     44s] Core basic site is gsclib090site
[03/20 10:51:16     44s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2086.2M, EPOCH TIME: 1742448076.405247
[03/20 10:51:16     44s] After signature check, allow fast init is false, keep pre-filter is true.
[03/20 10:51:16     44s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/20 10:51:16     44s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2086.2M, EPOCH TIME: 1742448076.405857
[03/20 10:51:16     44s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:51:16     44s] SiteArray: use 77,824 bytes
[03/20 10:51:16     44s] SiteArray: current memory after site array memory allocation 2086.2M
[03/20 10:51:16     44s] SiteArray: FP blocked sites are writable
[03/20 10:51:16     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/20 10:51:16     44s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2086.2M, EPOCH TIME: 1742448076.406042
[03/20 10:51:16     44s] Process 6011 wires and vias for routing blockage and capacity analysis
[03/20 10:51:16     44s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.001, REAL:0.001, MEM:2086.2M, EPOCH TIME: 1742448076.406800
[03/20 10:51:16     44s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:51:16     44s] Atter site array init, number of instance map data is 0.
[03/20 10:51:16     44s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.006, REAL:0.006, MEM:2086.2M, EPOCH TIME: 1742448076.407021
[03/20 10:51:16     44s] 
[03/20 10:51:16     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:51:16     44s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.007, REAL:0.007, MEM:2086.2M, EPOCH TIME: 1742448076.407283
[03/20 10:51:16     44s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2086.2M, EPOCH TIME: 1742448076.407298
[03/20 10:51:16     44s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2086.2M, EPOCH TIME: 1742448076.407314
[03/20 10:51:16     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2086.2MB).
[03/20 10:51:16     44s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2086.2M, EPOCH TIME: 1742448076.407350
[03/20 10:51:16     44s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.008, REAL:0.008, MEM:2086.2M, EPOCH TIME: 1742448076.407359
[03/20 10:51:16     44s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2086.2M, EPOCH TIME: 1742448076.407368
[03/20 10:51:16     44s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/20 10:51:16     44s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2086.2M, EPOCH TIME: 1742448076.407415
[03/20 10:51:16     44s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2086.2M, EPOCH TIME: 1742448076.407698
[03/20 10:51:16     44s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2086.2M, EPOCH TIME: 1742448076.407712
[03/20 10:51:16     44s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2086.2M, EPOCH TIME: 1742448076.407777
[03/20 10:51:16     44s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2086.2M, EPOCH TIME: 1742448076.407791
[03/20 10:51:16     44s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/20 10:51:16     44s] AddFiller main function time CPU:0.003, REAL:0.004
[03/20 10:51:16     44s] Filler instance commit time CPU:0.001, REAL:0.001
[03/20 10:51:16     44s] *INFO: Adding fillers to top-module.
[03/20 10:51:16     44s] *INFO:   Added 3 filler insts (cell FILL64 / prefix FILLER).
[03/20 10:51:16     44s] *INFO:   Added 11 filler insts (cell FILL32 / prefix FILLER).
[03/20 10:51:16     44s] *INFO:   Added 48 filler insts (cell FILL16 / prefix FILLER).
[03/20 10:51:16     44s] *INFO:   Added 86 filler insts (cell FILL8 / prefix FILLER).
[03/20 10:51:16     44s] *INFO:   Added 106 filler insts (cell FILL4 / prefix FILLER).
[03/20 10:51:16     44s] *INFO:   Added 108 filler insts (cell FILL2 / prefix FILLER).
[03/20 10:51:16     44s] *INFO:   Added 142 filler insts (cell FILL1 / prefix FILLER).
[03/20 10:51:16     44s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.004, REAL:0.004, MEM:2102.2M, EPOCH TIME: 1742448076.412115
[03/20 10:51:16     44s] *INFO: Total 504 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[03/20 10:51:16     44s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.004, REAL:0.004, MEM:2102.2M, EPOCH TIME: 1742448076.412135
[03/20 10:51:16     44s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2102.2M, EPOCH TIME: 1742448076.412145
[03/20 10:51:16     44s] For 504 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2102.2M, EPOCH TIME: 1742448076.412404
[03/20 10:51:16     44s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.004, REAL:0.005, MEM:2102.2M, EPOCH TIME: 1742448076.412413
[03/20 10:51:16     44s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.004, REAL:0.005, MEM:2102.2M, EPOCH TIME: 1742448076.412422
[03/20 10:51:16     44s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2102.2M, EPOCH TIME: 1742448076.412438
[03/20 10:51:16     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:927).
[03/20 10:51:16     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:51:16     44s] All LLGs are deleted
[03/20 10:51:16     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:51:16     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:51:16     44s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2102.2M, EPOCH TIME: 1742448076.412871
[03/20 10:51:16     44s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2102.1M, EPOCH TIME: 1742448076.412939
[03/20 10:51:16     44s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.001, REAL:0.001, MEM:2060.1M, EPOCH TIME: 1742448076.413639
[03/20 10:51:16     44s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.014, REAL:0.017, MEM:2060.1M, EPOCH TIME: 1742448076.413661
[03/20 10:51:19     44s] <CMD> fit
[03/20 10:51:44     45s] <CMD> setLayerPreference node_layer -isVisible 1
[03/20 10:52:14     46s] <CMD> setLayerPreference Metal7 -isVisible 0
[03/20 10:52:14     46s] <CMD> setLayerPreference Via6 -isVisible 0
[03/20 10:52:15     46s] <CMD> setLayerPreference Metal6 -isVisible 0
[03/20 10:52:15     46s] <CMD> setLayerPreference Via5 -isVisible 0
[03/20 10:52:16     46s] <CMD> setLayerPreference node_layer -isVisible 1
[03/20 10:52:17     46s] <CMD> setLayerPreference node_layer -isVisible 0
[03/20 10:52:18     46s] <CMD> setLayerPreference Metal9 -isVisible 1
[03/20 10:52:21     46s] <CMD> setLayerPreference node_layer -isVisible 1
[03/20 10:52:23     46s] <CMD> setDrawView ameba
[03/20 10:52:25     47s] <CMD> zoomBox -7.39800 25.25600 92.13750 75.71200
[03/20 10:52:27     47s] <CMD> zoomBox -50.96950 -4.39450 139.70950 92.26350
[03/20 10:52:29     47s] <CMD> setDrawView fplan
[03/20 10:52:51     47s] <CMD> setLayerPreference node_layer -isVisible 0
[03/20 10:53:18     48s] <CMD> setLayerPreference node_layer -isVisible 1
[03/20 10:53:41     49s] <CMD> fit
[03/20 10:53:46     49s] <CMD> setDrawView place
[03/20 10:54:03     50s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[03/20 10:54:03     50s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[03/20 10:54:03     50s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[03/20 10:54:03     50s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/20 10:54:03     50s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[03/20 10:54:03     50s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/20 10:54:03     50s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[03/20 10:54:03     50s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/20 10:54:03     50s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/20 10:54:03     50s] <CMD> routeDesign -globalDetail
[03/20 10:54:03     50s] ### Time Record (routeDesign) is installed.
[03/20 10:54:03     50s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.46 (MB), peak = 1899.73 (MB)
[03/20 10:54:03     50s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/20 10:54:03     50s] #**INFO: setDesignMode -flowEffort standard
[03/20 10:54:03     50s] #**INFO: setDesignMode -powerEffort none
[03/20 10:54:03     50s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/20 10:54:03     50s] **INFO: User settings:
[03/20 10:54:03     50s] setNanoRouteMode -drouteEndIteration            1
[03/20 10:54:03     50s] setNanoRouteMode -droutePostRouteSpreadWire     1
[03/20 10:54:03     50s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
[03/20 10:54:03     50s] setNanoRouteMode -extractThirdPartyCompatible   false
[03/20 10:54:03     50s] setNanoRouteMode -routeBottomRoutingLayer       1
[03/20 10:54:03     50s] setNanoRouteMode -routeTopRoutingLayer          9
[03/20 10:54:03     50s] setNanoRouteMode -routeWithSiDriven             true
[03/20 10:54:03     50s] setNanoRouteMode -routeWithTimingDriven         true
[03/20 10:54:03     50s] setNanoRouteMode -timingEngine                  {}
[03/20 10:54:03     50s] setExtractRCMode -engine                        preRoute
[03/20 10:54:03     50s] setDelayCalMode -engine                         aae
[03/20 10:54:03     50s] setDelayCalMode -ignoreNetLoad                  false
[03/20 10:54:03     50s] 
[03/20 10:54:03     50s] #RC has no qx tech file defined
[03/20 10:54:03     50s] #No active RC corner or QRC tech file is missing.
[03/20 10:54:03     50s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/20 10:54:03     50s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/20 10:54:03     50s] OPERPROF: Starting checkPlace at level 1, MEM:2170.4M, EPOCH TIME: 1742448243.928049
[03/20 10:54:03     50s] Processing tracks to init pin-track alignment.
[03/20 10:54:03     50s] z: 2, totalTracks: 1
[03/20 10:54:03     50s] z: 4, totalTracks: 1
[03/20 10:54:03     50s] z: 6, totalTracks: 1
[03/20 10:54:03     50s] z: 8, totalTracks: 1
[03/20 10:54:03     50s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/20 10:54:03     50s] All LLGs are deleted
[03/20 10:54:03     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:54:03     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:54:03     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2170.4M, EPOCH TIME: 1742448243.929637
[03/20 10:54:03     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2170.4M, EPOCH TIME: 1742448243.929734
[03/20 10:54:03     50s] # Building single_port_ram llgBox search-tree.
[03/20 10:54:03     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2170.4M, EPOCH TIME: 1742448243.929763
[03/20 10:54:03     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:54:03     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:54:03     50s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2170.4M, EPOCH TIME: 1742448243.929863
[03/20 10:54:03     50s] Max number of tech site patterns supported in site array is 256.
[03/20 10:54:03     50s] Core basic site is gsclib090site
[03/20 10:54:03     50s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2170.4M, EPOCH TIME: 1742448243.929896
[03/20 10:54:03     50s] After signature check, allow fast init is false, keep pre-filter is true.
[03/20 10:54:03     50s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/20 10:54:03     50s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2170.4M, EPOCH TIME: 1742448243.930002
[03/20 10:54:03     50s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:54:03     50s] SiteArray: use 77,824 bytes
[03/20 10:54:03     50s] SiteArray: current memory after site array memory allocation 2170.5M
[03/20 10:54:03     50s] SiteArray: FP blocked sites are writable
[03/20 10:54:03     50s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:54:03     50s] Atter site array init, number of instance map data is 0.
[03/20 10:54:03     50s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:2170.5M, EPOCH TIME: 1742448243.930217
[03/20 10:54:03     50s] 
[03/20 10:54:03     50s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:54:03     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.001, REAL:0.001, MEM:2170.5M, EPOCH TIME: 1742448243.930294
[03/20 10:54:03     50s] Begin checking placement ... (start mem=2170.4M, init mem=2170.5M)
[03/20 10:54:03     50s] Begin checking exclusive groups violation ...
[03/20 10:54:03     50s] There are 0 groups to check, max #box is 0, total #box is 0
[03/20 10:54:03     50s] Finished checking exclusive groups violations. Found 0 Vio.
[03/20 10:54:03     50s] 
[03/20 10:54:03     50s] Running CheckPlace using 1 thread in normal mode...
[03/20 10:54:03     50s] 
[03/20 10:54:03     50s] ...checkPlace normal is done!
[03/20 10:54:03     50s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2170.5M, EPOCH TIME: 1742448243.933088
[03/20 10:54:03     50s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2170.5M, EPOCH TIME: 1742448243.933308
[03/20 10:54:03     50s] *info: Placed = 927            (Fixed = 145)
[03/20 10:54:03     50s] *info: Unplaced = 0           
[03/20 10:54:03     50s] Placement Density:100.00%(5575/5575)
[03/20 10:54:03     50s] Placement Density (including fixed std cells):100.00%(5795/5795)
[03/20 10:54:03     50s] All LLGs are deleted
[03/20 10:54:03     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:927).
[03/20 10:54:03     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:54:03     50s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2170.5M, EPOCH TIME: 1742448243.933481
[03/20 10:54:03     50s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2170.5M, EPOCH TIME: 1742448243.933559
[03/20 10:54:03     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:54:03     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:54:03     50s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2170.5M)
[03/20 10:54:03     50s] OPERPROF: Finished checkPlace at level 1, CPU:0.006, REAL:0.006, MEM:2170.5M, EPOCH TIME: 1742448243.934085
[03/20 10:54:03     50s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/20 10:54:03     50s] 
[03/20 10:54:03     50s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/20 10:54:03     50s] *** Changed status on (0) nets in Clock.
[03/20 10:54:03     50s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2170.5M) ***
[03/20 10:54:03     50s] 
[03/20 10:54:03     50s] globalDetailRoute
[03/20 10:54:03     50s] 
[03/20 10:54:03     50s] #Start globalDetailRoute on Thu Mar 20 10:54:03 2025
[03/20 10:54:03     50s] #
[03/20 10:54:03     50s] ### Time Record (globalDetailRoute) is installed.
[03/20 10:54:03     50s] ### Time Record (Pre Callback) is installed.
[03/20 10:54:03     50s] ### Time Record (Pre Callback) is uninstalled.
[03/20 10:54:03     50s] ### Time Record (DB Import) is installed.
[03/20 10:54:03     50s] ### Time Record (Timing Data Generation) is installed.
[03/20 10:54:03     50s] #Generating timing data, please wait...
[03/20 10:54:04     50s] #292 total nets, 292 already routed, 292 will ignore in trialRoute
[03/20 10:54:04     50s] ### run_trial_route starts on Thu Mar 20 10:54:04 2025 with memory = 1856.75 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     50s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/20 10:54:04     50s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/20 10:54:04     50s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/20 10:54:04     50s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/20 10:54:04     50s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:04     50s] ### dump_timing_file starts on Thu Mar 20 10:54:04 2025 with memory = 1835.91 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     50s] ### extractRC starts on Thu Mar 20 10:54:04 2025 with memory = 1835.91 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     50s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/20 10:54:04     50s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
**ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
{RT RC 0 9 9 {8 0} 1}
[03/20 10:54:04     50s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:04     50s] #Dump tif for version 2.1
[03/20 10:54:04     50s] End AAE Lib Interpolated Model. (MEM=2163.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:54:04     50s] Total number of fetched objects 292
[03/20 10:54:04     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:54:04     50s] End delay calculation. (MEM=2195.23 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:54:04     50s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.97 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     50s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:04     50s] #Done generating timing data.
[03/20 10:54:04     50s] ### Time Record (Timing Data Generation) is uninstalled.
[03/20 10:54:04     50s] ### info: trigger incremental rule import ( 1 new NDR ).
[03/20 10:54:04     50s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[03/20 10:54:04     50s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/20 10:54:04     50s] ### Net info: total nets: 294
[03/20 10:54:04     50s] ### Net info: dirty nets: 0
[03/20 10:54:04     50s] ### Net info: marked as disconnected nets: 0
[03/20 10:54:04     50s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/20 10:54:04     50s] #num needed restored net=0
[03/20 10:54:04     50s] #need_extraction net=0 (total=294)
[03/20 10:54:04     50s] ### Net info: fully routed nets: 0
[03/20 10:54:04     50s] ### Net info: trivial (< 2 pins) nets: 2
[03/20 10:54:04     50s] ### Net info: unrouted nets: 292
[03/20 10:54:04     50s] ### Net info: re-extraction nets: 0
[03/20 10:54:04     50s] ### Net info: ignored nets: 0
[03/20 10:54:04     50s] ### Net info: skip routing nets: 0
[03/20 10:54:04     50s] #Start reading timing information from file .timing_file_247667.tif.gz ...
[03/20 10:54:04     50s] #WARNING (NRDB-194) 
[03/20 10:54:04     50s] #No setup time constraints read in
[03/20 10:54:04     50s] #Read in timing information for 22 ports, 278 instances from timing file .timing_file_247667.tif.gz.
[03/20 10:54:04     50s] ### import design signature (5): route=1578889063 fixed_route=1578889063 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1994702595 dirty_area=0 del_dirty_area=0 cell=151667184 placement=748579012 pin_access=1 inst_pattern=1
[03/20 10:54:04     50s] ### Time Record (DB Import) is uninstalled.
[03/20 10:54:04     50s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[03/20 10:54:04     50s] #RTESIG:78da95d24d4fc320180060cffe8a376c879a6cca4b0b85ab719e8c9afa716d70655d6347
[03/20 10:54:04     50s] #       97420ffe7b49f432b381bbc203efe76cfebeaa8030bc46be7488b44678ac18a30ad99251
[03/20 10:54:04     50s] #       5adc30acc3d5db2db99ccd9f9e5f592e0121ebac37ad19173039338233de77b6bdfa254a
[03/20 10:54:04     50s] #       c246f7ce40f6310cfd029a2fab77dd1a1ab3d153effff0822ba0f11f4bca802081ccf931
[03/20 10:54:04     50s] #       9c9e3012c8c3eafeee2748354cdebceccdba6ef7cd275534fe1a69087190f431844c821f
[03/20 10:54:04     50s] #       a77f168658e467714ecfe15c8974c6a2e469544a919a29960a816cbb769be8a3946154ce
[03/20 10:54:04     50s] #       6bdbe8b109d6d869774ae640ec604d4cb1b092074d396a840095d849941c483cf760443a
[03/20 10:54:04     50s] #       96541173f10d04cb0510
[03/20 10:54:04     50s] #
[03/20 10:54:04     50s] ### Time Record (Data Preparation) is installed.
[03/20 10:54:04     50s] #RTESIG:78da9592b14ec330108699798a93db21482df82e7162af8832214029b04669e3a65153a7
[03/20 10:54:04     50s] #       8a9d81b7c70296a236a6abfdd9dfdd7f37997e2c726084b728e616911708cf3911574873
[03/20 10:54:04     50s] #       e23cb9232cfcd5fb3dbb9e4c5f5edf2896801035c6e95af73318aceec16ae71a53dffc22
[03/20 10:54:04     50s] #       4ac2a66cad8668d575ed0caa4f53ee9b35547a530eadfb832742011fff31e3040c1944d6
[03/20 10:54:04     50s] #       f5fef40c23813d2d1e1f7e24793738bd3ce875511faa1d577cfc3572af382afa148424c1
[03/20 10:54:04     50s] #       f5c33f1b434ce28b70c12fc1854ac315a7990843994c4333c54c21b06d536f03394ae947
[03/20 10:54:04     50s] #       655d69aab2af3cabcdb03f47c6c04c67f428a54800fbee605c4c7e778fd23bc9a429a8c0
[03/20 10:54:04     50s] #       f2a2f4c290cb0716744935c25c7d01edf311c5
[03/20 10:54:04     50s] #
[03/20 10:54:04     50s] ### Time Record (Data Preparation) is uninstalled.
[03/20 10:54:04     50s] ### Time Record (Global Routing) is installed.
[03/20 10:54:04     50s] ### Time Record (Global Routing) is uninstalled.
[03/20 10:54:04     50s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/20 10:54:04     50s] #Total number of routable nets = 292.
[03/20 10:54:04     50s] #Total number of nets in the design = 294.
[03/20 10:54:04     50s] #292 routable nets do not have any wires.
[03/20 10:54:04     50s] #292 nets will be global routed.
[03/20 10:54:04     50s] ### Time Record (Data Preparation) is installed.
[03/20 10:54:04     50s] #Start routing data preparation on Thu Mar 20 10:54:04 2025
[03/20 10:54:04     50s] #
[03/20 10:54:04     50s] #Minimum voltage of a net in the design = 0.000.
[03/20 10:54:04     50s] #Maximum voltage of a net in the design = 0.900.
[03/20 10:54:04     50s] #Voltage range [0.000 - 0.900] has 292 nets.
[03/20 10:54:04     50s] #Voltage range [0.900 - 0.900] has 1 net.
[03/20 10:54:04     50s] #Voltage range [0.000 - 0.000] has 1 net.
[03/20 10:54:04     50s] #Build and mark too close pins for the same net.
[03/20 10:54:04     50s] ### Time Record (Cell Pin Access) is installed.
[03/20 10:54:04     50s] #Rebuild pin access data for design.
[03/20 10:54:04     50s] #Initial pin access analysis.
[03/20 10:54:04     51s] #Detail pin access analysis.
[03/20 10:54:04     51s] ### Time Record (Cell Pin Access) is uninstalled.
[03/20 10:54:04     51s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[03/20 10:54:04     51s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/20 10:54:04     51s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/20 10:54:04     51s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/20 10:54:04     51s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/20 10:54:04     51s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/20 10:54:04     51s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/20 10:54:04     51s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[03/20 10:54:04     51s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[03/20 10:54:04     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.73 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     51s] #Regenerating Ggrids automatically.
[03/20 10:54:04     51s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[03/20 10:54:04     51s] #Using automatically generated G-grids.
[03/20 10:54:04     51s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/20 10:54:04     51s] #Done routing data preparation.
[03/20 10:54:04     51s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1856.27 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] #Finished routing data preparation on Thu Mar 20 10:54:04 2025
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] #Cpu time = 00:00:01
[03/20 10:54:04     51s] #Elapsed time = 00:00:01
[03/20 10:54:04     51s] #Increased memory = 18.42 (MB)
[03/20 10:54:04     51s] #Total memory = 1856.27 (MB)
[03/20 10:54:04     51s] #Peak memory = 1899.73 (MB)
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] ### Time Record (Data Preparation) is uninstalled.
[03/20 10:54:04     51s] ### Time Record (Global Routing) is installed.
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] #Start global routing on Thu Mar 20 10:54:04 2025
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] #Start global routing initialization on Thu Mar 20 10:54:04 2025
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] #Number of eco nets is 0
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] #Start global routing data preparation on Thu Mar 20 10:54:04 2025
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 20 10:54:04 2025 with memory = 1856.27 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     51s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:04     51s] #Start routing resource analysis on Thu Mar 20 10:54:04 2025
[03/20 10:54:04     51s] #
[03/20 10:54:04     51s] ### init_is_bin_blocked starts on Thu Mar 20 10:54:04 2025 with memory = 1856.27 (MB), peak = 1899.73 (MB)
[03/20 10:54:04     51s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:04     51s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### adjust_flow_cap starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### set_via_blocked starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### copy_flow starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] #Routing resource analysis is done on Thu Mar 20 10:54:04 2025
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### report_flow_cap starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #  Resource Analysis:
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/20 10:54:05     51s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/20 10:54:05     51s] #  --------------------------------------------------------------
[03/20 10:54:05     51s] #  Metal1         H         103         200         400    50.25%
[03/20 10:54:05     51s] #  Metal2         V         289          17         400     0.00%
[03/20 10:54:05     51s] #  Metal3         H         290          13         400     0.00%
[03/20 10:54:05     51s] #  Metal4         V         289          17         400     0.00%
[03/20 10:54:05     51s] #  Metal5         H         290          13         400     0.00%
[03/20 10:54:05     51s] #  Metal6         V         289          17         400     0.00%
[03/20 10:54:05     51s] #  Metal7         H         291          12         400     0.00%
[03/20 10:54:05     51s] #  Metal8         V          51          50         400     5.00%
[03/20 10:54:05     51s] #  Metal9         H          50          50         400     0.00%
[03/20 10:54:05     51s] #  --------------------------------------------------------------
[03/20 10:54:05     51s] #  Total                   1944      21.56%        3600     6.14%
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### analyze_m2_tracks starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### report_initial_resource starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### mark_pg_pins_accessibility starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### set_net_region starts on Thu Mar 20 10:54:04 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Global routing data preparation is done on Thu Mar 20 10:54:05 2025
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### prepare_level starts on Thu Mar 20 10:54:05 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### init level 1 starts on Thu Mar 20 10:54:05 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### Level 1 hgrid = 20 X 20
[03/20 10:54:05     51s] ### prepare_level_flow starts on Thu Mar 20 10:54:05 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Global routing initialization is done on Thu Mar 20 10:54:05 2025
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #start global routing iteration 1...
[03/20 10:54:05     51s] ### init_flow_edge starts on Thu Mar 20 10:54:05 2025 with memory = 1856.58 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### routing at level 1 (topmost level) iter 0
[03/20 10:54:05     51s] ### measure_qor starts on Thu Mar 20 10:54:05 2025 with memory = 1860.67 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### measure_congestion starts on Thu Mar 20 10:54:05 2025 with memory = 1860.67 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.12 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #start global routing iteration 2...
[03/20 10:54:05     51s] ### routing at level 1 (topmost level) iter 1
[03/20 10:54:05     51s] ### measure_qor starts on Thu Mar 20 10:54:05 2025 with memory = 1861.43 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### measure_congestion starts on Thu Mar 20 10:54:05 2025 with memory = 1861.43 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.43 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### route_end starts on Thu Mar 20 10:54:05 2025 with memory = 1861.43 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/20 10:54:05     51s] #Total number of routable nets = 292.
[03/20 10:54:05     51s] #Total number of nets in the design = 294.
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #292 routable nets have routed wires.
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Routed nets constraints summary:
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #        Rules   Unconstrained  
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #      Default             292  
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #        Total             292  
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Routing constraints summary of the whole design:
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #        Rules   Unconstrained  
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #      Default             292  
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #        Total             292  
[03/20 10:54:05     51s] #-----------------------------
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 20 10:54:05 2025 with memory = 1861.43 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### cal_base_flow starts on Thu Mar 20 10:54:05 2025 with memory = 1861.43 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### init_flow_edge starts on Thu Mar 20 10:54:05 2025 with memory = 1861.43 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### cal_flow starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### report_overcon starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #                 OverCon          
[03/20 10:54:05     51s] #                  #Gcell    %Gcell
[03/20 10:54:05     51s] #     Layer           (1)   OverCon  Flow/Cap
[03/20 10:54:05     51s] #  ----------------------------------------------
[03/20 10:54:05     51s] #  Metal1        0(0.00%)   (0.00%)     0.53  
[03/20 10:54:05     51s] #  Metal2        0(0.00%)   (0.00%)     0.33  
[03/20 10:54:05     51s] #  Metal3        0(0.00%)   (0.00%)     0.25  
[03/20 10:54:05     51s] #  Metal4        0(0.00%)   (0.00%)     0.07  
[03/20 10:54:05     51s] #  Metal5        0(0.00%)   (0.00%)     0.04  
[03/20 10:54:05     51s] #  Metal6        0(0.00%)   (0.00%)     0.05  
[03/20 10:54:05     51s] #  Metal7        0(0.00%)   (0.00%)     0.04  
[03/20 10:54:05     51s] #  Metal8        0(0.00%)   (0.00%)     0.16  
[03/20 10:54:05     51s] #  Metal9        0(0.00%)   (0.00%)     0.17  
[03/20 10:54:05     51s] #  ----------------------------------------------
[03/20 10:54:05     51s] #     Total      0(0.00%)   (0.00%)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/20 10:54:05     51s] #  Overflow after GR: 0.00% H + 0.00% V
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### cal_base_flow starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### init_flow_edge starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### cal_flow starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### generate_cong_map_content starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### Sync with Inovus CongMap starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #Hotspot report including placement blocked areas
[03/20 10:54:05     51s] OPERPROF: Starting HotSpotCal at level 1, MEM:2156.3M, EPOCH TIME: 1742448245.027299
[03/20 10:54:05     51s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/20 10:54:05     51s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[03/20 10:54:05     51s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/20 10:54:05     51s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[03/20 10:54:05     51s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/20 10:54:05     51s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[03/20 10:54:05     51s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/20 10:54:05     51s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[03/20 10:54:05     51s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/20 10:54:05     51s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/20 10:54:05     51s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/20 10:54:05     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/20 10:54:05     51s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2156.3M, EPOCH TIME: 1742448245.027770
[03/20 10:54:05     51s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### update starts on Thu Mar 20 10:54:05 2025 with memory = 1861.45 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #Complete Global Routing.
[03/20 10:54:05     51s] #Total wire length = 7632 um.
[03/20 10:54:05     51s] #Total half perimeter of net bounding box = 6240 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal1 = 48 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal2 = 3849 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal3 = 3394 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal4 = 305 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal5 = 36 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal6 = 0 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal7 = 0 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal8 = 0 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal9 = 0 um.
[03/20 10:54:05     51s] #Total number of vias = 2132
[03/20 10:54:05     51s] #Up-Via Summary (total 2132):
[03/20 10:54:05     51s] #           
[03/20 10:54:05     51s] #-----------------------
[03/20 10:54:05     51s] # Metal1           1266
[03/20 10:54:05     51s] # Metal2            848
[03/20 10:54:05     51s] # Metal3             17
[03/20 10:54:05     51s] # Metal4              1
[03/20 10:54:05     51s] #-----------------------
[03/20 10:54:05     51s] #                  2132 
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### report_overcon starts on Thu Mar 20 10:54:05 2025 with memory = 1861.70 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### report_overcon starts on Thu Mar 20 10:54:05 2025 with memory = 1861.70 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #Max overcon = 0 track.
[03/20 10:54:05     51s] #Total overcon = 0.00%.
[03/20 10:54:05     51s] #Worst layer Gcell overcon rate = 0.00%.
[03/20 10:54:05     51s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### global_route design signature (8): route=1688897126 net_attr=1828447039
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Global routing statistics:
[03/20 10:54:05     51s] #Cpu time = 00:00:00
[03/20 10:54:05     51s] #Elapsed time = 00:00:00
[03/20 10:54:05     51s] #Increased memory = 5.23 (MB)
[03/20 10:54:05     51s] #Total memory = 1861.50 (MB)
[03/20 10:54:05     51s] #Peak memory = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Finished global routing on Thu Mar 20 10:54:05 2025
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### Time Record (Global Routing) is uninstalled.
[03/20 10:54:05     51s] ### Time Record (Data Preparation) is installed.
[03/20 10:54:05     51s] ### Time Record (Data Preparation) is uninstalled.
[03/20 10:54:05     51s] ### track-assign external-init starts on Thu Mar 20 10:54:05 2025 with memory = 1861.50 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### Time Record (Track Assignment) is installed.
[03/20 10:54:05     51s] ### Time Record (Track Assignment) is uninstalled.
[03/20 10:54:05     51s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.50 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### track-assign engine-init starts on Thu Mar 20 10:54:05 2025 with memory = 1861.50 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] ### Time Record (Track Assignment) is installed.
[03/20 10:54:05     51s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### track-assign core-engine starts on Thu Mar 20 10:54:05 2025 with memory = 1861.50 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #Start Track Assignment.
[03/20 10:54:05     51s] #Done with 588 horizontal wires in 1 hboxes and 619 vertical wires in 1 hboxes.
[03/20 10:54:05     51s] #Done with 146 horizontal wires in 1 hboxes and 157 vertical wires in 1 hboxes.
[03/20 10:54:05     51s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Track assignment summary:
[03/20 10:54:05     51s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/20 10:54:05     51s] #------------------------------------------------------------------------
[03/20 10:54:05     51s] # Metal1        48.21 	  0.00%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal2      3850.77 	  0.04%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal3      3361.76 	  0.10%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal4       301.56 	  0.00%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal5        36.97 	  0.00%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[03/20 10:54:05     51s] #------------------------------------------------------------------------
[03/20 10:54:05     51s] # All        7599.26  	  0.06% 	  0.00% 	  0.00%
[03/20 10:54:05     51s] #Complete Track Assignment.
[03/20 10:54:05     51s] #Total wire length = 7548 um.
[03/20 10:54:05     51s] #Total half perimeter of net bounding box = 6240 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal1 = 48 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal2 = 3830 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal3 = 3334 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal4 = 300 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal5 = 37 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal6 = 0 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal7 = 0 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal8 = 0 um.
[03/20 10:54:05     51s] #Total wire length on LAYER Metal9 = 0 um.
[03/20 10:54:05     51s] #Total number of vias = 2132
[03/20 10:54:05     51s] #Up-Via Summary (total 2132):
[03/20 10:54:05     51s] #           
[03/20 10:54:05     51s] #-----------------------
[03/20 10:54:05     51s] # Metal1           1266
[03/20 10:54:05     51s] # Metal2            848
[03/20 10:54:05     51s] # Metal3             17
[03/20 10:54:05     51s] # Metal4              1
[03/20 10:54:05     51s] #-----------------------
[03/20 10:54:05     51s] #                  2132 
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] ### track_assign design signature (11): route=2069897726
[03/20 10:54:05     51s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:05     51s] ### Time Record (Track Assignment) is uninstalled.
[03/20 10:54:05     51s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.65 (MB), peak = 1899.73 (MB)
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/20 10:54:05     51s] #Cpu time = 00:00:01
[03/20 10:54:05     51s] #Elapsed time = 00:00:01
[03/20 10:54:05     51s] #Increased memory = 23.80 (MB)
[03/20 10:54:05     51s] #Total memory = 1861.65 (MB)
[03/20 10:54:05     51s] #Peak memory = 1899.73 (MB)
[03/20 10:54:05     51s] ### Time Record (Detail Routing) is installed.
[03/20 10:54:05     51s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/20 10:54:05     51s] #
[03/20 10:54:05     51s] #Start Detail Routing..
[03/20 10:54:05     51s] #start initial detail routing ...
[03/20 10:54:05     51s] ### Design has 2 dirty nets, has valid drcs
[03/20 10:54:06     52s] ### Routing stats: routing = 100.00%
[03/20 10:54:06     52s] #   number of violations = 0
[03/20 10:54:06     52s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1872.60 (MB), peak = 1919.37 (MB)
[03/20 10:54:06     52s] #Complete Detail Routing.
[03/20 10:54:06     52s] #Total wire length = 8389 um.
[03/20 10:54:06     52s] #Total half perimeter of net bounding box = 6240 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal1 = 339 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal2 = 3898 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal3 = 3423 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal4 = 691 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal5 = 38 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal6 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal7 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal8 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal9 = 0 um.
[03/20 10:54:06     52s] #Total number of vias = 2413
[03/20 10:54:06     52s] #Up-Via Summary (total 2413):
[03/20 10:54:06     52s] #           
[03/20 10:54:06     52s] #-----------------------
[03/20 10:54:06     52s] # Metal1           1304
[03/20 10:54:06     52s] # Metal2           1036
[03/20 10:54:06     52s] # Metal3             72
[03/20 10:54:06     52s] # Metal4              1
[03/20 10:54:06     52s] #-----------------------
[03/20 10:54:06     52s] #                  2413 
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Total number of DRC violations = 0
[03/20 10:54:06     52s] ### Time Record (Detail Routing) is uninstalled.
[03/20 10:54:06     52s] #Cpu time = 00:00:01
[03/20 10:54:06     52s] #Elapsed time = 00:00:01
[03/20 10:54:06     52s] #Increased memory = 10.95 (MB)
[03/20 10:54:06     52s] #Total memory = 1872.60 (MB)
[03/20 10:54:06     52s] #Peak memory = 1919.37 (MB)
[03/20 10:54:06     52s] ### Time Record (Post Route Wire Spreading) is installed.
[03/20 10:54:06     52s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Start Post Route wire spreading..
[03/20 10:54:06     52s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Start DRC checking..
[03/20 10:54:06     52s] #   number of violations = 0
[03/20 10:54:06     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1872.43 (MB), peak = 1919.37 (MB)
[03/20 10:54:06     52s] #CELL_VIEW single_port_ram,init has no DRC violation.
[03/20 10:54:06     52s] #Total number of DRC violations = 0
[03/20 10:54:06     52s] #Total number of process antenna violations = 0
[03/20 10:54:06     52s] #Total number of net violated process antenna rule = 0
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Start data preparation for wire spreading...
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Data preparation is done on Thu Mar 20 10:54:06 2025
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] ### track-assign engine-init starts on Thu Mar 20 10:54:06 2025 with memory = 1872.43 (MB), peak = 1919.37 (MB)
[03/20 10:54:06     52s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Start Post Route Wire Spread.
[03/20 10:54:06     52s] #Done with 115 horizontal wires in 1 hboxes and 80 vertical wires in 1 hboxes.
[03/20 10:54:06     52s] #Complete Post Route Wire Spread.
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Total wire length = 8485 um.
[03/20 10:54:06     52s] #Total half perimeter of net bounding box = 6240 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal1 = 340 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal2 = 3928 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal3 = 3484 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal4 = 694 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal5 = 38 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal6 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal7 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal8 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal9 = 0 um.
[03/20 10:54:06     52s] #Total number of vias = 2413
[03/20 10:54:06     52s] #Up-Via Summary (total 2413):
[03/20 10:54:06     52s] #           
[03/20 10:54:06     52s] #-----------------------
[03/20 10:54:06     52s] # Metal1           1304
[03/20 10:54:06     52s] # Metal2           1036
[03/20 10:54:06     52s] # Metal3             72
[03/20 10:54:06     52s] # Metal4              1
[03/20 10:54:06     52s] #-----------------------
[03/20 10:54:06     52s] #                  2413 
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #Start DRC checking..
[03/20 10:54:06     52s] #   number of violations = 0
[03/20 10:54:06     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.11 (MB), peak = 1919.37 (MB)
[03/20 10:54:06     52s] #CELL_VIEW single_port_ram,init has no DRC violation.
[03/20 10:54:06     52s] #Total number of DRC violations = 0
[03/20 10:54:06     52s] #Total number of process antenna violations = 0
[03/20 10:54:06     52s] #Total number of net violated process antenna rule = 0
[03/20 10:54:06     52s] #   number of violations = 0
[03/20 10:54:06     52s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1873.11 (MB), peak = 1919.37 (MB)
[03/20 10:54:06     52s] #CELL_VIEW single_port_ram,init has no DRC violation.
[03/20 10:54:06     52s] #Total number of DRC violations = 0
[03/20 10:54:06     52s] #Total number of process antenna violations = 0
[03/20 10:54:06     52s] #Total number of net violated process antenna rule = 0
[03/20 10:54:06     52s] #Post Route wire spread is done.
[03/20 10:54:06     52s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/20 10:54:06     52s] #Total wire length = 8485 um.
[03/20 10:54:06     52s] #Total half perimeter of net bounding box = 6240 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal1 = 340 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal2 = 3928 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal3 = 3484 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal4 = 694 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal5 = 38 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal6 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal7 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal8 = 0 um.
[03/20 10:54:06     52s] #Total wire length on LAYER Metal9 = 0 um.
[03/20 10:54:06     52s] #Total number of vias = 2413
[03/20 10:54:06     52s] #Up-Via Summary (total 2413):
[03/20 10:54:06     52s] #           
[03/20 10:54:06     52s] #-----------------------
[03/20 10:54:06     52s] # Metal1           1304
[03/20 10:54:06     52s] # Metal2           1036
[03/20 10:54:06     52s] # Metal3             72
[03/20 10:54:06     52s] # Metal4              1
[03/20 10:54:06     52s] #-----------------------
[03/20 10:54:06     52s] #                  2413 
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #detailRoute Statistics:
[03/20 10:54:06     52s] #Cpu time = 00:00:01
[03/20 10:54:06     52s] #Elapsed time = 00:00:01
[03/20 10:54:06     52s] #Increased memory = 11.46 (MB)
[03/20 10:54:06     52s] #Total memory = 1873.11 (MB)
[03/20 10:54:06     52s] #Peak memory = 1919.37 (MB)
[03/20 10:54:06     52s] ### global_detail_route design signature (29): route=1285155917 flt_obj=0 vio=1905142130 shield_wire=1
[03/20 10:54:06     52s] ### Time Record (DB Export) is installed.
[03/20 10:54:06     52s] ### export design design signature (30): route=1285155917 fixed_route=1578889063 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=886376942 dirty_area=0 del_dirty_area=0 cell=151667184 placement=748579012 pin_access=2102524476 inst_pattern=1
[03/20 10:54:06     52s] #	no debugging net set
[03/20 10:54:06     52s] ### Time Record (DB Export) is uninstalled.
[03/20 10:54:06     52s] ### Time Record (Post Callback) is installed.
[03/20 10:54:06     52s] ### Time Record (Post Callback) is uninstalled.
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] #globalDetailRoute statistics:
[03/20 10:54:06     52s] #Cpu time = 00:00:02
[03/20 10:54:06     52s] #Elapsed time = 00:00:02
[03/20 10:54:06     52s] #Increased memory = 13.03 (MB)
[03/20 10:54:06     52s] #Total memory = 1879.47 (MB)
[03/20 10:54:06     52s] #Peak memory = 1919.37 (MB)
[03/20 10:54:06     52s] #Number of warnings = 2
[03/20 10:54:06     52s] #Total number of warnings = 6
[03/20 10:54:06     52s] #Number of fails = 0
[03/20 10:54:06     52s] #Total number of fails = 0
[03/20 10:54:06     52s] #Complete globalDetailRoute on Thu Mar 20 10:54:06 2025
[03/20 10:54:06     52s] #
[03/20 10:54:06     52s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2102524476 inst_pattern=1
[03/20 10:54:06     52s] ### Time Record (globalDetailRoute) is uninstalled.
[03/20 10:54:06     52s] #Default setup view is reset to BEST.
[03/20 10:54:06     52s] #Default setup view is reset to BEST.
[03/20 10:54:06     52s] AAE_INFO: Post Route call back at the end of routeDesign
[03/20 10:54:06     52s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1874.52 (MB), peak = 1919.37 (MB)
[03/20 10:54:06     52s] 
[03/20 10:54:06     52s] *** Summary of all messages that are not suppressed in this session:
[03/20 10:54:06     52s] Severity  ID               Count  Summary                                  
[03/20 10:54:06     52s] ERROR     IMPEXT-2827          2  Found NONDEFAULT RULE for layer %d havin...
[03/20 10:54:06     52s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/20 10:54:06     52s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/20 10:54:06     52s] *** Message Summary: 5 warning(s), 2 error(s)
[03/20 10:54:06     52s] 
[03/20 10:54:06     52s] ### Time Record (routeDesign) is uninstalled.
[03/20 10:54:06     52s] ### 
[03/20 10:54:06     52s] ###   Scalability Statistics
[03/20 10:54:06     52s] ### 
[03/20 10:54:06     52s] ### --------------------------------+----------------+----------------+----------------+
[03/20 10:54:06     52s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/20 10:54:06     52s] ### --------------------------------+----------------+----------------+----------------+
[03/20 10:54:06     52s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[03/20 10:54:06     52s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[03/20 10:54:06     52s] ###   Entire Command                |        00:00:02|        00:00:03|             1.0|
[03/20 10:54:06     52s] ### --------------------------------+----------------+----------------+----------------+
[03/20 10:54:06     52s] ### 
[03/20 10:54:39     54s] <CMD> fit
[03/20 10:54:40     54s] <CMD> zoomBox 2.09100 29.17100 74.00650 65.62600
[03/20 10:54:40     54s] <CMD> zoomBox 11.01900 34.81100 62.97850 61.15000
[03/20 10:54:41     54s] <CMD> zoomBox -10.26800 21.36350 89.27150 71.82150
[03/20 10:54:42     54s] <CMD> zoomBox -18.12700 16.39900 98.97850 75.76150
[03/20 10:54:42     54s] <CMD> zoomBox -27.37250 10.55850 110.39850 80.39650
[03/20 10:54:42     54s] <CMD> zoomBox -38.24950 3.68700 123.83400 85.84950
[03/20 10:54:43     54s] <CMD> zoomBox -66.10100 -13.90750 158.23650 99.81250
[03/20 10:54:44     54s] <CMD> zoomBox -10.26950 21.36250 89.27150 71.82150
[03/20 10:54:44     54s] <CMD> zoomBox 14.50300 37.01300 58.67050 59.40200
[03/20 10:54:45     54s] <CMD> zoomBox 25.49500 43.95700 45.09300 53.89150
[03/20 10:54:45     54s] <CMD> zoomBox 26.81000 44.78750 43.46850 53.23200
[03/20 10:54:48     54s] <CMD> gui_select -rect {34.66350 50.08650 34.69350 49.70600}
[03/20 10:55:13     55s] <CMD> zoomBox 18.79300 39.47650 50.70550 55.65350
[03/20 10:55:14     55s] <CMD> zoomBox 15.83300 37.51550 53.37750 56.54750
[03/20 10:55:14     55s] <CMD> zoomBox 12.35050 35.20850 56.52150 57.59950
[03/20 10:55:14     55s] <CMD> zoomBox -2.23650 25.54500 69.69000 62.00550
[03/20 10:55:14     55s] <CMD> zoomBox -8.90750 21.12550 75.71200 64.02050
[03/20 10:55:14     55s] <CMD> zoomBox -16.75550 15.92650 82.79700 66.39100
[03/20 10:55:15     55s] <CMD> zoomBox -25.98850 9.81000 91.13200 69.18000
[03/20 10:55:15     55s] <CMD> zoomBox -36.85100 2.61350 100.93800 72.46100
[03/20 10:55:15     55s] <CMD> zoomBox -64.66550 -15.81250 126.04700 80.86250
[03/20 10:55:17     55s] <CMD> fit
[03/20 10:55:28     56s] <CMD> saveDesign single_port_ram.enc
[03/20 10:55:28     56s] #% Begin save design ... (date=03/20 10:55:28, mem=1885.3M)
[03/20 10:55:28     56s] % Begin Save ccopt configuration ... (date=03/20 10:55:28, mem=1885.3M)
[03/20 10:55:28     56s] % End Save ccopt configuration ... (date=03/20 10:55:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1885.3M, current mem=1883.3M)
[03/20 10:55:28     56s] % Begin Save netlist data ... (date=03/20 10:55:28, mem=1883.3M)
[03/20 10:55:28     56s] Writing Binary DB to single_port_ram.enc.dat/single_port_ram.v.bin in single-threaded mode...
[03/20 10:55:28     56s] % End Save netlist data ... (date=03/20 10:55:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1883.4M, current mem=1883.4M)
[03/20 10:55:28     56s] Saving symbol-table file ...
[03/20 10:55:29     56s] Saving congestion map file single_port_ram.enc.dat/single_port_ram.route.congmap.gz ...
[03/20 10:55:29     56s] % Begin Save AAE data ... (date=03/20 10:55:29, mem=1883.7M)
[03/20 10:55:29     56s] Saving AAE Data ...
[03/20 10:55:29     56s] AAE DB initialization (MEM=2106.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/20 10:55:29     56s] % End Save AAE data ... (date=03/20 10:55:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1884.8M, current mem=1884.8M)
[03/20 10:55:29     56s] Saving preference file single_port_ram.enc.dat/gui.pref.tcl ...
[03/20 10:55:29     56s] Saving mode setting ...
[03/20 10:55:29     56s] Saving global file ...
[03/20 10:55:29     56s] % Begin Save floorplan data ... (date=03/20 10:55:29, mem=1885.8M)
[03/20 10:55:29     56s] Saving floorplan file ...
[03/20 10:55:29     56s] % End Save floorplan data ... (date=03/20 10:55:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.0M, current mem=1886.0M)
[03/20 10:55:29     56s] Saving PG file single_port_ram.enc.dat/single_port_ram.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Mar 20 10:55:29 2025)
[03/20 10:55:29     56s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2106.1M) ***
[03/20 10:55:29     56s] Saving Drc markers ...
[03/20 10:55:29     56s] ... No Drc file written since there is no markers found.
[03/20 10:55:29     56s] % Begin Save placement data ... (date=03/20 10:55:29, mem=1886.0M)
[03/20 10:55:29     56s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/20 10:55:29     56s] Save Adaptive View Pruning View Names to Binary file
[03/20 10:55:29     56s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2109.1M) ***
[03/20 10:55:29     56s] % End Save placement data ... (date=03/20 10:55:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.2M, current mem=1886.2M)
[03/20 10:55:29     56s] % Begin Save routing data ... (date=03/20 10:55:29, mem=1886.2M)
[03/20 10:55:29     56s] Saving route file ...
[03/20 10:55:29     56s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2106.1M) ***
[03/20 10:55:29     56s] % End Save routing data ... (date=03/20 10:55:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.5M, current mem=1886.5M)
[03/20 10:55:29     56s] Saving property file single_port_ram.enc.dat/single_port_ram.prop
[03/20 10:55:29     56s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2109.1M) ***
[03/20 10:55:29     56s] #Saving pin access data to file single_port_ram.enc.dat/single_port_ram.apa ...
[03/20 10:55:29     56s] #
[03/20 10:55:29     56s] % Begin Save power constraints data ... (date=03/20 10:55:29, mem=1887.7M)
[03/20 10:55:29     56s] % End Save power constraints data ... (date=03/20 10:55:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1887.7M, current mem=1887.7M)
[03/20 10:55:29     56s] Generated self-contained design single_port_ram.enc.dat
[03/20 10:55:29     56s] #% End save design ... (date=03/20 10:55:29, total cpu=0:00:00.3, real=0:00:01.0, peak res=1890.4M, current mem=1890.4M)
[03/20 10:55:29     56s] *** Message Summary: 0 warning(s), 0 error(s)
[03/20 10:55:29     56s] 
[03/20 10:55:54     57s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[03/20 10:56:10     58s] <CMD> fit
[03/20 10:56:22     58s] <CMD> getAnalysisMode -checkType -quiet
[03/20 10:56:57     59s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/20 10:56:57     59s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix single_port_ram_preCTS -outDir timingReports
[03/20 10:56:57     59s] AAE DB initialization (MEM=2160.53 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/20 10:56:57     59s] #optDebug: fT-S <1 1 0 0 0>
[03/20 10:56:57     59s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:59.6/0:18:02.7 (0.1), mem = 2160.5M
[03/20 10:56:57     59s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/20 10:56:57     59s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/20 10:56:57     59s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2147.5M, EPOCH TIME: 1742448417.918144
[03/20 10:56:57     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] All LLGs are deleted
[03/20 10:56:57     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2147.5M, EPOCH TIME: 1742448417.918190
[03/20 10:56:57     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2147.5M, EPOCH TIME: 1742448417.918206
[03/20 10:56:57     59s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2147.5M, EPOCH TIME: 1742448417.918224
[03/20 10:56:57     59s] Start to check current routing status for nets...
[03/20 10:56:57     59s] All nets are already routed correctly.
[03/20 10:56:57     59s] End to check current routing status for nets (mem=2147.5M)
[03/20 10:56:57     59s] Extraction called for design 'single_port_ram' of instances=927 and nets=294 using extraction engine 'preRoute' .
[03/20 10:56:57     59s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/20 10:56:57     59s] Type 'man IMPEXT-3530' for more detail.
[03/20 10:56:57     59s] PreRoute RC Extraction called for design single_port_ram.
[03/20 10:56:57     59s] RC Extraction called in multi-corner(1) mode.
[03/20 10:56:57     59s] RCMode: PreRoute
[03/20 10:56:57     59s]       RC Corner Indexes            0   
[03/20 10:56:57     59s] Capacitance Scaling Factor   : 1.00000 
[03/20 10:56:57     59s] Resistance Scaling Factor    : 1.00000 
[03/20 10:56:57     59s] Clock Cap. Scaling Factor    : 1.00000 
[03/20 10:56:57     59s] Clock Res. Scaling Factor    : 1.00000 
[03/20 10:56:57     59s] Shrink Factor                : 1.00000
[03/20 10:56:57     59s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/20 10:56:57     59s] Using capacitance table file ...
[03/20 10:56:57     59s] 
[03/20 10:56:57     59s] Trim Metal Layers:
[03/20 10:56:57     59s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:56:57     59s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:56:57     59s] LayerId::1 widthSet size::5
[03/20 10:56:57     59s] LayerId::2 widthSet size::4
[03/20 10:56:57     59s] LayerId::3 widthSet size::4
[03/20 10:56:57     59s] LayerId::4 widthSet size::4
[03/20 10:56:57     59s] LayerId::5 widthSet size::4
[03/20 10:56:57     59s] LayerId::6 widthSet size::4
[03/20 10:56:57     59s] LayerId::7 widthSet size::4
[03/20 10:56:57     59s] LayerId::8 widthSet size::4
[03/20 10:56:57     59s] LayerId::9 widthSet size::3
[03/20 10:56:57     59s] Updating RC grid for preRoute extraction ...
[03/20 10:56:57     59s] eee: pegSigSF::1.070000
[03/20 10:56:57     59s] Initializing multi-corner capacitance tables ... 
[03/20 10:56:57     59s] Initializing multi-corner resistance tables ...
[03/20 10:56:57     59s] eee: l::1 avDens::0.088850 usedTrk::127.943946 availTrk::1440.000000 sigTrk::127.943946
[03/20 10:56:57     59s] eee: l::2 avDens::0.135586 usedTrk::158.635328 availTrk::1170.000000 sigTrk::158.635328
[03/20 10:56:57     59s] eee: l::3 avDens::0.121749 usedTrk::142.445958 availTrk::1170.000000 sigTrk::142.445958
[03/20 10:56:57     59s] eee: l::4 avDens::0.043164 usedTrk::27.193429 availTrk::630.000000 sigTrk::27.193429
[03/20 10:56:57     59s] eee: l::5 avDens::0.007521 usedTrk::2.030556 availTrk::270.000000 sigTrk::2.030556
[03/20 10:56:57     59s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:56:57     59s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:56:57     59s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:56:57     59s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:56:57     59s] {RT RC 0 9 9 {8 0} 1}
[03/20 10:56:57     59s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=1.000000 uaWlH=0.084840 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:56:57     59s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2147.527M)
[03/20 10:56:57     59s] Effort level <high> specified for reg2reg path_group
[03/20 10:56:57     59s] All LLGs are deleted
[03/20 10:56:57     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2169.4M, EPOCH TIME: 1742448417.966726
[03/20 10:56:57     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2169.4M, EPOCH TIME: 1742448417.966816
[03/20 10:56:57     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2169.4M, EPOCH TIME: 1742448417.966903
[03/20 10:56:57     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2169.4M, EPOCH TIME: 1742448417.967019
[03/20 10:56:57     59s] Max number of tech site patterns supported in site array is 256.
[03/20 10:56:57     59s] Core basic site is gsclib090site
[03/20 10:56:57     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2169.4M, EPOCH TIME: 1742448417.971671
[03/20 10:56:57     59s] After signature check, allow fast init is false, keep pre-filter is true.
[03/20 10:56:57     59s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/20 10:56:57     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2169.4M, EPOCH TIME: 1742448417.971790
[03/20 10:56:57     59s] SiteArray: non-trimmed site array dimensions = 29 x 264
[03/20 10:56:57     59s] SiteArray: use 77,824 bytes
[03/20 10:56:57     59s] SiteArray: current memory after site array memory allocation 2169.4M
[03/20 10:56:57     59s] SiteArray: FP blocked sites are writable
[03/20 10:56:57     59s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2169.4M, EPOCH TIME: 1742448417.971972
[03/20 10:56:57     59s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2169.4M, EPOCH TIME: 1742448417.972139
[03/20 10:56:57     59s] SiteArray: number of non floorplan blocked sites for llg default is 7656
[03/20 10:56:57     59s] Atter site array init, number of instance map data is 0.
[03/20 10:56:57     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2169.4M, EPOCH TIME: 1742448417.972364
[03/20 10:56:57     59s] 
[03/20 10:56:57     59s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:56:57     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2169.4M, EPOCH TIME: 1742448417.972623
[03/20 10:56:57     59s] All LLGs are deleted
[03/20 10:56:57     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:56:57     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:57     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2169.4M, EPOCH TIME: 1742448417.972843
[03/20 10:56:57     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2169.4M, EPOCH TIME: 1742448417.972899
[03/20 10:56:57     59s] Starting delay calculation for Setup views
[03/20 10:56:58     59s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/20 10:56:58     59s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/20 10:56:58     59s] AAE DB initialization (MEM=2167.37 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/20 10:56:58     59s] #################################################################################
[03/20 10:56:58     59s] # Design Stage: PostRoute
[03/20 10:56:58     59s] # Design Name: single_port_ram
[03/20 10:56:58     59s] # Design Mode: 90nm
[03/20 10:56:58     59s] # Analysis Mode: MMMC OCV 
[03/20 10:56:58     59s] # Parasitics Mode: No SPEF/RCDB 
[03/20 10:56:58     59s] # Signoff Settings: SI Off 
[03/20 10:56:58     59s] #################################################################################
[03/20 10:56:58     59s] Calculate early delays in OCV mode...
[03/20 10:56:58     59s] Calculate late delays in OCV mode...
[03/20 10:56:58     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 2187.1M, InitMEM = 2187.1M)
[03/20 10:56:58     59s] Start delay calculation (fullDC) (1 T). (MEM=2187.1)
[03/20 10:56:58     59s] Start AAE Lib Loading. (MEM=2187.1)
[03/20 10:56:58     59s] End AAE Lib Loading. (MEM=2206.18 CPU=0:00:00.0 Real=0:00:00.0)
[03/20 10:56:58     59s] End AAE Lib Interpolated Model. (MEM=2206.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:56:58     59s] Total number of fetched objects 292
[03/20 10:56:58     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:56:58     59s] End delay calculation. (MEM=2267.93 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:56:58     59s] End delay calculation (fullDC). (MEM=2267.93 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:56:58     59s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2267.9M) ***
[03/20 10:56:58     59s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:00:59.8 mem=2259.9M)
[03/20 10:56:58     59s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 BEST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/20 10:56:58     59s] All LLGs are deleted
[03/20 10:56:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2227.4M, EPOCH TIME: 1742448418.538953
[03/20 10:56:58     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2227.4M, EPOCH TIME: 1742448418.539026
[03/20 10:56:58     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2227.4M, EPOCH TIME: 1742448418.539103
[03/20 10:56:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2227.4M, EPOCH TIME: 1742448418.539192
[03/20 10:56:58     59s] Max number of tech site patterns supported in site array is 256.
[03/20 10:56:58     59s] Core basic site is gsclib090site
[03/20 10:56:58     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2227.4M, EPOCH TIME: 1742448418.543740
[03/20 10:56:58     59s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:56:58     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:56:58     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2227.4M, EPOCH TIME: 1742448418.543865
[03/20 10:56:58     59s] Fast DP-INIT is on for default
[03/20 10:56:58     59s] Atter site array init, number of instance map data is 0.
[03/20 10:56:58     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2227.4M, EPOCH TIME: 1742448418.544185
[03/20 10:56:58     59s] 
[03/20 10:56:58     59s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:56:58     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2227.4M, EPOCH TIME: 1742448418.544464
[03/20 10:56:58     59s] All LLGs are deleted
[03/20 10:56:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:56:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2227.4M, EPOCH TIME: 1742448418.544700
[03/20 10:56:58     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2227.4M, EPOCH TIME: 1742448418.544755
[03/20 10:56:58     59s] Density: 62.232%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[03/20 10:56:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2227.4M, EPOCH TIME: 1742448418.546271
[03/20 10:56:58     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2227.4M, EPOCH TIME: 1742448418.546333
[03/20 10:56:58     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2227.4M, EPOCH TIME: 1742448418.546406
[03/20 10:56:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2227.4M, EPOCH TIME: 1742448418.546471
[03/20 10:56:58     59s] Max number of tech site patterns supported in site array is 256.
[03/20 10:56:58     59s] Core basic site is gsclib090site
[03/20 10:56:58     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2227.4M, EPOCH TIME: 1742448418.550907
[03/20 10:56:58     59s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:56:58     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:56:58     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2227.4M, EPOCH TIME: 1742448418.551033
[03/20 10:56:58     59s] Fast DP-INIT is on for default
[03/20 10:56:58     59s] Atter site array init, number of instance map data is 0.
[03/20 10:56:58     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2227.4M, EPOCH TIME: 1742448418.551344
[03/20 10:56:58     59s] 
[03/20 10:56:58     59s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:56:58     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2227.4M, EPOCH TIME: 1742448418.551555
[03/20 10:56:58     59s] All LLGs are deleted
[03/20 10:56:58     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:56:58     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:56:58     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2227.4M, EPOCH TIME: 1742448418.551773
[03/20 10:56:58     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2227.4M, EPOCH TIME: 1742448418.551826
[03/20 10:56:58     59s] Reported timing to dir timingReports
[03/20 10:56:58     59s] Total CPU time: 0.26 sec
[03/20 10:56:58     59s] Total Real time: 1.0 sec
[03/20 10:56:58     59s] Total Memory Usage: 2227.351562 Mbytes
[03/20 10:56:58     59s] Info: pop threads available for lower-level modules during optimization.
[03/20 10:56:58     59s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.3/0:00:00.7 (0.4), totSession cpu/real = 0:00:59.8/0:18:03.4 (0.1), mem = 2227.4M
[03/20 10:56:58     59s] 
[03/20 10:56:58     59s] =============================================================================================
[03/20 10:56:58     59s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[03/20 10:56:58     59s] =============================================================================================
[03/20 10:56:58     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/20 10:56:58     59s] ---------------------------------------------------------------------------------------------
[03/20 10:56:58     59s] [ ViewPruning            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:56:58     59s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.7 % )     0:00:00.6 /  0:00:00.2    0.3
[03/20 10:56:58     59s] [ DrvReport              ]      1   0:00:00.4  (  60.6 % )     0:00:00.4 /  0:00:00.0    0.0
[03/20 10:56:58     59s] [ ExtractRC              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/20 10:56:58     59s] [ TimingUpdate           ]      1   0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/20 10:56:58     59s] [ FullDelayCalc          ]      1   0:00:00.1  (   8.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/20 10:56:58     59s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:56:58     59s] [ GenerateReports        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:56:58     59s] [ MISC                   ]          0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    0.7
[03/20 10:56:58     59s] ---------------------------------------------------------------------------------------------
[03/20 10:56:58     59s]  timeDesign #1 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.3    0.4
[03/20 10:56:58     59s] ---------------------------------------------------------------------------------------------
[03/20 10:56:58     59s] 
[03/20 10:57:10     60s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/20 10:57:10     60s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix single_port_ram_preCTS -outDir timingReports
[03/20 10:57:10     60s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:00.2/0:18:15.0 (0.1), mem = 2231.9M
[03/20 10:57:10     60s] 
[03/20 10:57:10     60s] TimeStamp Deleting Cell Server Begin ...
[03/20 10:57:10     60s] 
[03/20 10:57:10     60s] TimeStamp Deleting Cell Server End ...
[03/20 10:57:10     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2191.2M, EPOCH TIME: 1742448430.229805
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] All LLGs are deleted
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2191.2M, EPOCH TIME: 1742448430.229838
[03/20 10:57:10     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2191.2M, EPOCH TIME: 1742448430.229852
[03/20 10:57:10     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2191.2M, EPOCH TIME: 1742448430.229882
[03/20 10:57:10     60s] Start to check current routing status for nets...
[03/20 10:57:10     60s] All nets are already routed correctly.
[03/20 10:57:10     60s] End to check current routing status for nets (mem=2191.2M)
[03/20 10:57:10     60s] Effort level <high> specified for reg2reg path_group
[03/20 10:57:10     60s] All LLGs are deleted
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2209.2M, EPOCH TIME: 1742448430.250338
[03/20 10:57:10     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2209.2M, EPOCH TIME: 1742448430.250418
[03/20 10:57:10     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2209.2M, EPOCH TIME: 1742448430.250508
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2209.2M, EPOCH TIME: 1742448430.250608
[03/20 10:57:10     60s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:10     60s] Core basic site is gsclib090site
[03/20 10:57:10     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2209.2M, EPOCH TIME: 1742448430.255321
[03/20 10:57:10     60s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:10     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:10     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2209.2M, EPOCH TIME: 1742448430.255439
[03/20 10:57:10     60s] Fast DP-INIT is on for default
[03/20 10:57:10     60s] Atter site array init, number of instance map data is 0.
[03/20 10:57:10     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2209.2M, EPOCH TIME: 1742448430.255778
[03/20 10:57:10     60s] 
[03/20 10:57:10     60s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:10     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2209.2M, EPOCH TIME: 1742448430.255987
[03/20 10:57:10     60s] All LLGs are deleted
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2209.2M, EPOCH TIME: 1742448430.256208
[03/20 10:57:10     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2209.2M, EPOCH TIME: 1742448430.256264
[03/20 10:57:10     60s] Starting delay calculation for Hold views
[03/20 10:57:10     60s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/20 10:57:10     60s] #################################################################################
[03/20 10:57:10     60s] # Design Stage: PostRoute
[03/20 10:57:10     60s] # Design Name: single_port_ram
[03/20 10:57:10     60s] # Design Mode: 90nm
[03/20 10:57:10     60s] # Analysis Mode: MMMC OCV 
[03/20 10:57:10     60s] # Parasitics Mode: No SPEF/RCDB 
[03/20 10:57:10     60s] # Signoff Settings: SI Off 
[03/20 10:57:10     60s] #################################################################################
[03/20 10:57:10     60s] Calculate late delays in OCV mode...
[03/20 10:57:10     60s] Calculate early delays in OCV mode...
[03/20 10:57:10     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 2227.0M, InitMEM = 2227.0M)
[03/20 10:57:10     60s] Start delay calculation (fullDC) (1 T). (MEM=2226.95)
[03/20 10:57:10     60s] End AAE Lib Interpolated Model. (MEM=2226.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:10     60s] Total number of fetched objects 292
[03/20 10:57:10     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:10     60s] End delay calculation. (MEM=2263.91 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:10     60s] End delay calculation (fullDC). (MEM=2263.91 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:10     60s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2263.9M) ***
[03/20 10:57:10     60s] Turning on fast DC mode.
[03/20 10:57:10     60s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:00 mem=2271.9M)
[03/20 10:57:10     60s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 WORST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.246  |  0.302  |  0.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   264   |   136   |   136   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/20 10:57:10     60s] All LLGs are deleted
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2225.9M, EPOCH TIME: 1742448430.401726
[03/20 10:57:10     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2225.9M, EPOCH TIME: 1742448430.401805
[03/20 10:57:10     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2225.9M, EPOCH TIME: 1742448430.401896
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2225.9M, EPOCH TIME: 1742448430.401985
[03/20 10:57:10     60s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:10     60s] Core basic site is gsclib090site
[03/20 10:57:10     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2225.9M, EPOCH TIME: 1742448430.406651
[03/20 10:57:10     60s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:10     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:10     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2225.9M, EPOCH TIME: 1742448430.406775
[03/20 10:57:10     60s] Fast DP-INIT is on for default
[03/20 10:57:10     60s] Atter site array init, number of instance map data is 0.
[03/20 10:57:10     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2225.9M, EPOCH TIME: 1742448430.407099
[03/20 10:57:10     60s] 
[03/20 10:57:10     60s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:10     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2225.9M, EPOCH TIME: 1742448430.407364
[03/20 10:57:10     60s] All LLGs are deleted
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2225.9M, EPOCH TIME: 1742448430.407589
[03/20 10:57:10     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2225.9M, EPOCH TIME: 1742448430.407646
[03/20 10:57:10     60s] Density: 62.232%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2225.9M, EPOCH TIME: 1742448430.408956
[03/20 10:57:10     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2225.9M, EPOCH TIME: 1742448430.409018
[03/20 10:57:10     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2225.9M, EPOCH TIME: 1742448430.409092
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2225.9M, EPOCH TIME: 1742448430.409153
[03/20 10:57:10     60s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:10     60s] Core basic site is gsclib090site
[03/20 10:57:10     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2225.9M, EPOCH TIME: 1742448430.413497
[03/20 10:57:10     60s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:10     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:10     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2225.9M, EPOCH TIME: 1742448430.413592
[03/20 10:57:10     60s] Fast DP-INIT is on for default
[03/20 10:57:10     60s] Atter site array init, number of instance map data is 0.
[03/20 10:57:10     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2225.9M, EPOCH TIME: 1742448430.413901
[03/20 10:57:10     60s] 
[03/20 10:57:10     60s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:10     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2225.9M, EPOCH TIME: 1742448430.414085
[03/20 10:57:10     60s] All LLGs are deleted
[03/20 10:57:10     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:10     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:10     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2225.9M, EPOCH TIME: 1742448430.414310
[03/20 10:57:10     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2225.9M, EPOCH TIME: 1742448430.414370
[03/20 10:57:10     60s] Reported timing to dir timingReports
[03/20 10:57:10     60s] Total CPU time: 0.25 sec
[03/20 10:57:10     60s] Total Real time: 0.0 sec
[03/20 10:57:10     60s] Total Memory Usage: 2180.183594 Mbytes
[03/20 10:57:10     60s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:00.5/0:18:15.3 (0.1), mem = 2180.2M
[03/20 10:57:10     60s] 
[03/20 10:57:10     60s] =============================================================================================
[03/20 10:57:10     60s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[03/20 10:57:10     60s] =============================================================================================
[03/20 10:57:10     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/20 10:57:10     60s] ---------------------------------------------------------------------------------------------
[03/20 10:57:10     60s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:57:10     60s] [ OptSummaryReport       ]      1   0:00:00.0  (   9.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/20 10:57:10     60s] [ TimingUpdate           ]      1   0:00:00.1  (  28.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/20 10:57:10     60s] [ FullDelayCalc          ]      1   0:00:00.0  (  15.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/20 10:57:10     60s] [ TimingReport           ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:57:10     60s] [ GenerateReports        ]      1   0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/20 10:57:10     60s] [ MISC                   ]          0:00:00.1  (  33.8 % )     0:00:00.1 /  0:00:00.1    1.2
[03/20 10:57:10     60s] ---------------------------------------------------------------------------------------------
[03/20 10:57:10     60s]  timeDesign #2 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/20 10:57:10     60s] ---------------------------------------------------------------------------------------------
[03/20 10:57:10     60s] 
[03/20 10:57:23     60s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/20 10:57:23     60s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix single_port_ram_postRoute -outDir timingReports
[03/20 10:57:23     60s] Switching SI Aware to true by default in postroute mode   
[03/20 10:57:23     60s] AAE_INFO: switching -siAware from false to true ...
[03/20 10:57:23     60s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/20 10:57:23     60s] *** timeDesign #3 [begin] : totSession cpu/real = 0:01:01.0/0:18:28.0 (0.1), mem = 2184.7M
[03/20 10:57:23     60s] Turning off fast DC mode.
[03/20 10:57:23     60s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/20 10:57:23     60s] Type 'man IMPEXT-3493' for more detail.
[03/20 10:57:23     60s]  Reset EOS DB
[03/20 10:57:23     60s] Ignoring AAE DB Resetting ...
[03/20 10:57:23     60s] Extraction called for design 'single_port_ram' of instances=927 and nets=294 using extraction engine 'postRoute' at effort level 'low' .
[03/20 10:57:23     60s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/20 10:57:23     60s] Type 'man IMPEXT-3530' for more detail.
[03/20 10:57:23     60s] PostRoute (effortLevel low) RC Extraction called for design single_port_ram.
[03/20 10:57:23     60s] RC Extraction called in multi-corner(1) mode.
[03/20 10:57:23     60s] Process corner(s) are loaded.
[03/20 10:57:23     60s]  Corner: RC
[03/20 10:57:23     60s] extractDetailRC Option : -outfile /tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d  -extended
[03/20 10:57:23     60s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/20 10:57:23     60s]       RC Corner Indexes            0   
[03/20 10:57:23     60s] Capacitance Scaling Factor   : 1.00000 
[03/20 10:57:23     60s] Coupling Cap. Scaling Factor : 1.00000 
[03/20 10:57:23     60s] Resistance Scaling Factor    : 1.00000 
[03/20 10:57:23     60s] Clock Cap. Scaling Factor    : 1.00000 
[03/20 10:57:23     60s] Clock Res. Scaling Factor    : 1.00000 
[03/20 10:57:23     60s] Shrink Factor                : 1.00000
[03/20 10:57:23     60s] 
[03/20 10:57:23     60s] Trim Metal Layers:
[03/20 10:57:23     60s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:23     60s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:23     60s] LayerId::1 widthSet size::5
[03/20 10:57:23     60s] LayerId::2 widthSet size::4
[03/20 10:57:23     60s] LayerId::3 widthSet size::4
[03/20 10:57:23     60s] LayerId::4 widthSet size::4
[03/20 10:57:23     60s] LayerId::5 widthSet size::4
[03/20 10:57:23     60s] LayerId::6 widthSet size::4
[03/20 10:57:23     60s] LayerId::7 widthSet size::4
[03/20 10:57:23     60s] LayerId::8 widthSet size::4
[03/20 10:57:23     60s] LayerId::9 widthSet size::3
[03/20 10:57:23     60s] eee: pegSigSF::1.070000
[03/20 10:57:23     60s] Initializing multi-corner capacitance tables ... 
[03/20 10:57:23     60s] Initializing multi-corner resistance tables ...
[03/20 10:57:23     61s] eee: l::1 avDens::0.088850 usedTrk::127.943946 availTrk::1440.000000 sigTrk::127.943946
[03/20 10:57:23     61s] eee: l::2 avDens::0.135586 usedTrk::158.635328 availTrk::1170.000000 sigTrk::158.635328
[03/20 10:57:23     61s] eee: l::3 avDens::0.121749 usedTrk::142.445958 availTrk::1170.000000 sigTrk::142.445958
[03/20 10:57:23     61s] eee: l::4 avDens::0.043164 usedTrk::27.193429 availTrk::630.000000 sigTrk::27.193429
[03/20 10:57:23     61s] eee: l::5 avDens::0.007521 usedTrk::2.030556 availTrk::270.000000 sigTrk::2.030556
[03/20 10:57:23     61s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:23     61s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:23     61s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:57:23     61s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:57:23     61s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=1.000000 uaWlH=0.084840 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:57:23     61s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2188.7M)
[03/20 10:57:23     61s] Creating parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for storing RC.
[03/20 10:57:23     61s] Extracted 10.0528% (CPU Time= 0:00:00.0  MEM= 2224.7M)
[03/20 10:57:23     61s] Extracted 20.05% (CPU Time= 0:00:00.0  MEM= 2224.7M)
[03/20 10:57:23     61s] Extracted 30.0472% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Extracted 40.0444% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Extracted 50.0417% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Extracted 60.0389% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Extracted 70.0361% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Extracted 80.0333% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Extracted 90.0305% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2248.7M)
[03/20 10:57:23     61s] Number of Extracted Resistors     : 6292
[03/20 10:57:23     61s] Number of Extracted Ground Cap.   : 6298
[03/20 10:57:23     61s] Number of Extracted Coupling Cap. : 10920
[03/20 10:57:23     61s] Opening parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for reading (mem: 2232.715M)
[03/20 10:57:23     61s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/20 10:57:23     61s]  Corner: RC
[03/20 10:57:23     61s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2232.7M)
[03/20 10:57:23     61s] Creating parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb_Filter.rcdb.d' for storing RC.
[03/20 10:57:23     61s] Closing parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d': 292 access done (mem: 2240.715M)
[03/20 10:57:23     61s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2240.715M)
[03/20 10:57:23     61s] Opening parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for reading (mem: 2240.715M)
[03/20 10:57:23     61s] processing rcdb (/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d) for hinst (top) of cell (single_port_ram);
[03/20 10:57:23     61s] Closing parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d': 0 access done (mem: 2240.715M)
[03/20 10:57:23     61s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2240.715M)
[03/20 10:57:23     61s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2240.715M)
[03/20 10:57:23     61s] Starting delay calculation for Setup views
[03/20 10:57:23     61s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/20 10:57:23     61s] AAE_INFO: resetNetProps viewIdx 0 
[03/20 10:57:23     61s] Starting SI iteration 1 using Infinite Timing Windows
[03/20 10:57:23     61s] #################################################################################
[03/20 10:57:23     61s] # Design Stage: PostRoute
[03/20 10:57:23     61s] # Design Name: single_port_ram
[03/20 10:57:23     61s] # Design Mode: 90nm
[03/20 10:57:23     61s] # Analysis Mode: MMMC OCV 
[03/20 10:57:23     61s] # Parasitics Mode: SPEF/RCDB 
[03/20 10:57:23     61s] # Signoff Settings: SI On 
[03/20 10:57:23     61s] #################################################################################
[03/20 10:57:23     61s] AAE_INFO: 1 threads acquired from CTE.
[03/20 10:57:23     61s] Setting infinite Tws ...
[03/20 10:57:23     61s] First Iteration Infinite Tw... 
[03/20 10:57:23     61s] Calculate early delays in OCV mode...
[03/20 10:57:23     61s] Calculate late delays in OCV mode...
[03/20 10:57:23     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2250.3M, InitMEM = 2250.3M)
[03/20 10:57:23     61s] Start delay calculation (fullDC) (1 T). (MEM=2250.32)
[03/20 10:57:23     61s] 
[03/20 10:57:23     61s] Trim Metal Layers:
[03/20 10:57:23     61s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:23     61s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:23     61s] LayerId::1 widthSet size::5
[03/20 10:57:23     61s] LayerId::2 widthSet size::4
[03/20 10:57:23     61s] LayerId::3 widthSet size::4
[03/20 10:57:23     61s] LayerId::4 widthSet size::4
[03/20 10:57:23     61s] LayerId::5 widthSet size::4
[03/20 10:57:23     61s] LayerId::6 widthSet size::4
[03/20 10:57:23     61s] LayerId::7 widthSet size::4
[03/20 10:57:23     61s] LayerId::8 widthSet size::4
[03/20 10:57:23     61s] LayerId::9 widthSet size::3
[03/20 10:57:23     61s] eee: pegSigSF::1.070000
[03/20 10:57:23     61s] Initializing multi-corner capacitance tables ... 
[03/20 10:57:23     61s] Initializing multi-corner resistance tables ...
[03/20 10:57:23     61s] eee: l::1 avDens::0.088850 usedTrk::127.943946 availTrk::1440.000000 sigTrk::127.943946
[03/20 10:57:23     61s] eee: l::2 avDens::0.135586 usedTrk::158.635328 availTrk::1170.000000 sigTrk::158.635328
[03/20 10:57:23     61s] eee: l::3 avDens::0.121749 usedTrk::142.445958 availTrk::1170.000000 sigTrk::142.445958
[03/20 10:57:23     61s] eee: l::4 avDens::0.043164 usedTrk::27.193429 availTrk::630.000000 sigTrk::27.193429
[03/20 10:57:23     61s] eee: l::5 avDens::0.007521 usedTrk::2.030556 availTrk::270.000000 sigTrk::2.030556
[03/20 10:57:23     61s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:23     61s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:23     61s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:57:23     61s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:57:23     61s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=1.000000 uaWlH=0.084840 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:57:23     61s] End AAE Lib Interpolated Model. (MEM=2250.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:23     61s] Opening parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for reading (mem: 2250.324M)
[03/20 10:57:23     61s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2250.3M)
[03/20 10:57:23     61s] Total number of fetched objects 292
[03/20 10:57:23     61s] AAE_INFO-618: Total number of nets in the design is 294,  99.3 percent of the nets selected for SI analysis
[03/20 10:57:23     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:23     61s] End delay calculation. (MEM=2266.02 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:23     61s] End delay calculation (fullDC). (MEM=2266.02 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:23     61s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2266.0M) ***
[03/20 10:57:23     61s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2266.0M)
[03/20 10:57:23     61s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/20 10:57:23     61s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2266.0M)
[03/20 10:57:23     61s] Starting SI iteration 2
[03/20 10:57:23     61s] Calculate early delays in OCV mode...
[03/20 10:57:23     61s] Calculate late delays in OCV mode...
[03/20 10:57:23     61s] Start delay calculation (fullDC) (1 T). (MEM=2223.14)
[03/20 10:57:23     61s] End AAE Lib Interpolated Model. (MEM=2223.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:23     61s] Glitch Analysis: View BEST -- Total Number of Nets Skipped = 0. 
[03/20 10:57:23     61s] Glitch Analysis: View BEST -- Total Number of Nets Analyzed = 292. 
[03/20 10:57:23     61s] Total number of fetched objects 292
[03/20 10:57:23     61s] AAE_INFO-618: Total number of nets in the design is 294,  57.5 percent of the nets selected for SI analysis
[03/20 10:57:23     61s] End delay calculation. (MEM=2267.91 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:23     61s] End delay calculation (fullDC). (MEM=2267.91 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:23     61s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2267.9M) ***
[03/20 10:57:23     61s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:01 mem=2267.9M)
[03/20 10:57:23     61s] Effort level <high> specified for reg2reg path_group
[03/20 10:57:23     61s] All LLGs are deleted
[03/20 10:57:23     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:23     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:23     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2227.9M, EPOCH TIME: 1742448443.716495
[03/20 10:57:23     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2227.9M, EPOCH TIME: 1742448443.716589
[03/20 10:57:23     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2227.9M, EPOCH TIME: 1742448443.716672
[03/20 10:57:23     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:23     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:23     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2227.9M, EPOCH TIME: 1742448443.716763
[03/20 10:57:23     61s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:23     61s] Core basic site is gsclib090site
[03/20 10:57:23     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2227.9M, EPOCH TIME: 1742448443.721537
[03/20 10:57:23     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:23     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:23     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2227.9M, EPOCH TIME: 1742448443.721670
[03/20 10:57:23     61s] Fast DP-INIT is on for default
[03/20 10:57:23     61s] Atter site array init, number of instance map data is 0.
[03/20 10:57:23     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2227.9M, EPOCH TIME: 1742448443.722007
[03/20 10:57:23     61s] 
[03/20 10:57:23     61s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:23     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2227.9M, EPOCH TIME: 1742448443.722246
[03/20 10:57:23     61s] All LLGs are deleted
[03/20 10:57:23     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:23     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:23     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2227.9M, EPOCH TIME: 1742448443.722493
[03/20 10:57:23     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2227.9M, EPOCH TIME: 1742448443.722549
[03/20 10:57:24     61s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 BEST 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/20 10:57:24     61s] All LLGs are deleted
[03/20 10:57:24     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2240.5M, EPOCH TIME: 1742448444.176611
[03/20 10:57:24     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1742448444.176710
[03/20 10:57:24     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2240.5M, EPOCH TIME: 1742448444.176799
[03/20 10:57:24     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2240.5M, EPOCH TIME: 1742448444.176904
[03/20 10:57:24     61s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:24     61s] Core basic site is gsclib090site
[03/20 10:57:24     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2240.5M, EPOCH TIME: 1742448444.181625
[03/20 10:57:24     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:24     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:24     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1742448444.181761
[03/20 10:57:24     61s] Fast DP-INIT is on for default
[03/20 10:57:24     61s] Atter site array init, number of instance map data is 0.
[03/20 10:57:24     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2240.5M, EPOCH TIME: 1742448444.182102
[03/20 10:57:24     61s] 
[03/20 10:57:24     61s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:24     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2240.5M, EPOCH TIME: 1742448444.182384
[03/20 10:57:24     61s] All LLGs are deleted
[03/20 10:57:24     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:24     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2240.5M, EPOCH TIME: 1742448444.182629
[03/20 10:57:24     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1742448444.182687
[03/20 10:57:24     61s] Density: 62.232%
       (100.000% with Fillers)
------------------------------------------------------------------
All LLGs are deleted
[03/20 10:57:24     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2240.5M, EPOCH TIME: 1742448444.184220
[03/20 10:57:24     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1742448444.184290
[03/20 10:57:24     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2240.5M, EPOCH TIME: 1742448444.184366
[03/20 10:57:24     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2240.5M, EPOCH TIME: 1742448444.184428
[03/20 10:57:24     61s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:24     61s] Core basic site is gsclib090site
[03/20 10:57:24     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2240.5M, EPOCH TIME: 1742448444.189013
[03/20 10:57:24     61s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:24     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:24     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1742448444.189160
[03/20 10:57:24     61s] Fast DP-INIT is on for default
[03/20 10:57:24     61s] Atter site array init, number of instance map data is 0.
[03/20 10:57:24     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2240.5M, EPOCH TIME: 1742448444.189497
[03/20 10:57:24     61s] 
[03/20 10:57:24     61s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:24     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2240.5M, EPOCH TIME: 1742448444.189716
[03/20 10:57:24     61s] All LLGs are deleted
[03/20 10:57:24     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:24     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:24     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2240.5M, EPOCH TIME: 1742448444.189954
[03/20 10:57:24     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2240.5M, EPOCH TIME: 1742448444.190015
[03/20 10:57:24     61s] Reported timing to dir timingReports
[03/20 10:57:24     61s] Total CPU time: 0.5 sec
[03/20 10:57:24     61s] Total Real time: 1.0 sec
[03/20 10:57:24     61s] Total Memory Usage: 2240.492188 Mbytes
[03/20 10:57:24     61s] Reset AAE Options
[03/20 10:57:24     61s] Info: pop threads available for lower-level modules during optimization.
[03/20 10:57:24     61s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.5/0:00:01.1 (0.5), totSession cpu/real = 0:01:01.5/0:18:29.0 (0.1), mem = 2240.5M
[03/20 10:57:24     61s] 
[03/20 10:57:24     61s] =============================================================================================
[03/20 10:57:24     61s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[03/20 10:57:24     61s] =============================================================================================
[03/20 10:57:24     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/20 10:57:24     61s] ---------------------------------------------------------------------------------------------
[03/20 10:57:24     61s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:57:24     61s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.5 /  0:00:00.0    0.1
[03/20 10:57:24     61s] [ DrvReport              ]      1   0:00:00.4  (  41.4 % )     0:00:00.4 /  0:00:00.0    0.0
[03/20 10:57:24     61s] [ ExtractRC              ]      1   0:00:00.3  (  25.1 % )     0:00:00.3 /  0:00:00.2    0.6
[03/20 10:57:24     61s] [ TimingUpdate           ]      2   0:00:00.2  (  16.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/20 10:57:24     61s] [ FullDelayCalc          ]      2   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/20 10:57:24     61s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:57:24     61s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:57:24     61s] [ MISC                   ]          0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/20 10:57:24     61s] ---------------------------------------------------------------------------------------------
[03/20 10:57:24     61s]  timeDesign #3 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.5    0.5
[03/20 10:57:24     61s] ---------------------------------------------------------------------------------------------
[03/20 10:57:24     61s] 
[03/20 10:57:32     61s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[03/20 10:57:32     61s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix single_port_ram_postRoute -outDir timingReports
[03/20 10:57:32     61s] *** timeDesign #4 [begin] : totSession cpu/real = 0:01:01.8/0:18:37.6 (0.1), mem = 2245.0M
[03/20 10:57:32     61s]  Reset EOS DB
[03/20 10:57:32     61s] Ignoring AAE DB Resetting ...
[03/20 10:57:32     61s] Closing parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d': 292 access done (mem: 2245.023M)
[03/20 10:57:32     61s] Extraction called for design 'single_port_ram' of instances=927 and nets=294 using extraction engine 'postRoute' at effort level 'low' .
[03/20 10:57:32     61s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/20 10:57:32     61s] Type 'man IMPEXT-3530' for more detail.
[03/20 10:57:32     61s] PostRoute (effortLevel low) RC Extraction called for design single_port_ram.
[03/20 10:57:32     61s] RC Extraction called in multi-corner(1) mode.
[03/20 10:57:32     61s] Process corner(s) are loaded.
[03/20 10:57:32     61s]  Corner: RC
[03/20 10:57:32     61s] extractDetailRC Option : -outfile /tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d -maxResLength 200  -extended
[03/20 10:57:32     61s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[03/20 10:57:32     61s]       RC Corner Indexes            0   
[03/20 10:57:32     61s] Capacitance Scaling Factor   : 1.00000 
[03/20 10:57:32     61s] Coupling Cap. Scaling Factor : 1.00000 
[03/20 10:57:32     61s] Resistance Scaling Factor    : 1.00000 
[03/20 10:57:32     61s] Clock Cap. Scaling Factor    : 1.00000 
[03/20 10:57:32     61s] Clock Res. Scaling Factor    : 1.00000 
[03/20 10:57:32     61s] Shrink Factor                : 1.00000
[03/20 10:57:32     61s] 
[03/20 10:57:32     61s] Trim Metal Layers:
[03/20 10:57:32     61s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:32     61s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:32     61s] LayerId::1 widthSet size::5
[03/20 10:57:32     61s] LayerId::2 widthSet size::4
[03/20 10:57:32     61s] LayerId::3 widthSet size::4
[03/20 10:57:32     61s] LayerId::4 widthSet size::4
[03/20 10:57:32     61s] LayerId::5 widthSet size::4
[03/20 10:57:32     61s] LayerId::6 widthSet size::4
[03/20 10:57:32     61s] LayerId::7 widthSet size::4
[03/20 10:57:32     61s] LayerId::8 widthSet size::4
[03/20 10:57:32     61s] LayerId::9 widthSet size::3
[03/20 10:57:32     61s] eee: pegSigSF::1.070000
[03/20 10:57:32     61s] Initializing multi-corner capacitance tables ... 
[03/20 10:57:32     61s] Initializing multi-corner resistance tables ...
[03/20 10:57:32     61s] eee: l::1 avDens::0.088850 usedTrk::127.943946 availTrk::1440.000000 sigTrk::127.943946
[03/20 10:57:32     61s] eee: l::2 avDens::0.135586 usedTrk::158.635328 availTrk::1170.000000 sigTrk::158.635328
[03/20 10:57:32     61s] eee: l::3 avDens::0.121749 usedTrk::142.445958 availTrk::1170.000000 sigTrk::142.445958
[03/20 10:57:32     61s] eee: l::4 avDens::0.043164 usedTrk::27.193429 availTrk::630.000000 sigTrk::27.193429
[03/20 10:57:32     61s] eee: l::5 avDens::0.007521 usedTrk::2.030556 availTrk::270.000000 sigTrk::2.030556
[03/20 10:57:32     61s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:32     61s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:32     61s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:57:32     61s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:57:32     61s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=1.000000 uaWlH=0.084840 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:57:32     61s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2238.0M)
[03/20 10:57:32     61s] Creating parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for storing RC.
[03/20 10:57:32     61s] Extracted 10.0528% (CPU Time= 0:00:00.0  MEM= 2274.0M)
[03/20 10:57:32     61s] Extracted 20.05% (CPU Time= 0:00:00.0  MEM= 2274.0M)
[03/20 10:57:32     61s] Extracted 30.0472% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Extracted 40.0444% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Extracted 50.0417% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Extracted 60.0389% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Extracted 70.0361% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Extracted 80.0333% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Extracted 90.0305% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2298.0M)
[03/20 10:57:32     61s] Number of Extracted Resistors     : 6292
[03/20 10:57:32     61s] Number of Extracted Ground Cap.   : 6298
[03/20 10:57:32     61s] Number of Extracted Coupling Cap. : 10920
[03/20 10:57:32     61s] Opening parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for reading (mem: 2274.762M)
[03/20 10:57:32     61s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[03/20 10:57:32     61s]  Corner: RC
[03/20 10:57:32     61s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2274.8M)
[03/20 10:57:32     61s] Creating parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb_Filter.rcdb.d' for storing RC.
[03/20 10:57:32     61s] Closing parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d': 292 access done (mem: 2282.762M)
[03/20 10:57:32     61s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2282.762M)
[03/20 10:57:32     61s] Opening parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for reading (mem: 2282.762M)
[03/20 10:57:32     61s] processing rcdb (/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d) for hinst (top) of cell (single_port_ram);
[03/20 10:57:32     61s] Closing parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d': 0 access done (mem: 2282.762M)
[03/20 10:57:32     61s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=2282.762M)
[03/20 10:57:32     61s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2282.762M)
[03/20 10:57:33     62s] Effort level <high> specified for reg2reg path_group
[03/20 10:57:33     62s] All LLGs are deleted
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2232.8M, EPOCH TIME: 1742448453.055116
[03/20 10:57:33     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2232.8M, EPOCH TIME: 1742448453.055189
[03/20 10:57:33     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2232.8M, EPOCH TIME: 1742448453.055284
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2232.8M, EPOCH TIME: 1742448453.055376
[03/20 10:57:33     62s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:33     62s] Core basic site is gsclib090site
[03/20 10:57:33     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2232.8M, EPOCH TIME: 1742448453.059999
[03/20 10:57:33     62s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:33     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:33     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2232.8M, EPOCH TIME: 1742448453.060126
[03/20 10:57:33     62s] Fast DP-INIT is on for default
[03/20 10:57:33     62s] Atter site array init, number of instance map data is 0.
[03/20 10:57:33     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2232.8M, EPOCH TIME: 1742448453.060466
[03/20 10:57:33     62s] 
[03/20 10:57:33     62s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:33     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2232.8M, EPOCH TIME: 1742448453.060712
[03/20 10:57:33     62s] All LLGs are deleted
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2232.8M, EPOCH TIME: 1742448453.060936
[03/20 10:57:33     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2232.8M, EPOCH TIME: 1742448453.060996
[03/20 10:57:33     62s] Starting delay calculation for Hold views
[03/20 10:57:33     62s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/20 10:57:33     62s] AAE_INFO: resetNetProps viewIdx 1 
[03/20 10:57:33     62s] Starting SI iteration 1 using Infinite Timing Windows
[03/20 10:57:33     62s] #################################################################################
[03/20 10:57:33     62s] # Design Stage: PostRoute
[03/20 10:57:33     62s] # Design Name: single_port_ram
[03/20 10:57:33     62s] # Design Mode: 90nm
[03/20 10:57:33     62s] # Analysis Mode: MMMC OCV 
[03/20 10:57:33     62s] # Parasitics Mode: SPEF/RCDB 
[03/20 10:57:33     62s] # Signoff Settings: SI On 
[03/20 10:57:33     62s] #################################################################################
[03/20 10:57:33     62s] AAE_INFO: 1 threads acquired from CTE.
[03/20 10:57:33     62s] Setting infinite Tws ...
[03/20 10:57:33     62s] First Iteration Infinite Tw... 
[03/20 10:57:33     62s] Calculate late delays in OCV mode...
[03/20 10:57:33     62s] Calculate early delays in OCV mode...
[03/20 10:57:33     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 2242.4M, InitMEM = 2242.4M)
[03/20 10:57:33     62s] Start delay calculation (fullDC) (1 T). (MEM=2242.44)
[03/20 10:57:33     62s] 
[03/20 10:57:33     62s] Trim Metal Layers:
[03/20 10:57:33     62s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 8 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:33     62s] **ERROR: (IMPEXT-2827):	Found NONDEFAULT RULE for layer 9 having wire width (280), which is less than the minimum wire width (880)
for this layer. This may cause inaccuracy in the extraction results. Check the design for correctness.
Type 'man IMPEXT-2827' for more detail.
[03/20 10:57:33     62s] LayerId::1 widthSet size::5
[03/20 10:57:33     62s] LayerId::2 widthSet size::4
[03/20 10:57:33     62s] LayerId::3 widthSet size::4
[03/20 10:57:33     62s] LayerId::4 widthSet size::4
[03/20 10:57:33     62s] LayerId::5 widthSet size::4
[03/20 10:57:33     62s] LayerId::6 widthSet size::4
[03/20 10:57:33     62s] LayerId::7 widthSet size::4
[03/20 10:57:33     62s] LayerId::8 widthSet size::4
[03/20 10:57:33     62s] LayerId::9 widthSet size::3
[03/20 10:57:33     62s] eee: pegSigSF::1.070000
[03/20 10:57:33     62s] Initializing multi-corner capacitance tables ... 
[03/20 10:57:33     62s] Initializing multi-corner resistance tables ...
[03/20 10:57:33     62s] eee: l::1 avDens::0.088850 usedTrk::127.943946 availTrk::1440.000000 sigTrk::127.943946
[03/20 10:57:33     62s] eee: l::2 avDens::0.135586 usedTrk::158.635328 availTrk::1170.000000 sigTrk::158.635328
[03/20 10:57:33     62s] eee: l::3 avDens::0.121749 usedTrk::142.445958 availTrk::1170.000000 sigTrk::142.445958
[03/20 10:57:33     62s] eee: l::4 avDens::0.043164 usedTrk::27.193429 availTrk::630.000000 sigTrk::27.193429
[03/20 10:57:33     62s] eee: l::5 avDens::0.007521 usedTrk::2.030556 availTrk::270.000000 sigTrk::2.030556
[03/20 10:57:33     62s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:33     62s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/20 10:57:33     62s] eee: l::8 avDens::0.195205 usedTrk::93.698430 availTrk::480.000000 sigTrk::93.698430
[03/20 10:57:33     62s] eee: l::9 avDens::0.200380 usedTrk::96.182568 availTrk::480.000000 sigTrk::96.182568
[03/20 10:57:33     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294193 uaWl=1.000000 uaWlH=0.084840 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/20 10:57:33     62s] End AAE Lib Interpolated Model. (MEM=2242.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:33     62s] Opening parasitic data file '/tmp/innovus_temp_247667_user3.nielitchennai.edu.in_user_pb0tVD/single_port_ram_247667_XGhIzz.rcdb.d' for reading (mem: 2242.441M)
[03/20 10:57:33     62s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2242.4M)
[03/20 10:57:33     62s] Total number of fetched objects 292
[03/20 10:57:33     62s] AAE_INFO-618: Total number of nets in the design is 294,  99.3 percent of the nets selected for SI analysis
[03/20 10:57:33     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:33     62s] End delay calculation. (MEM=2262.66 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:33     62s] End delay calculation (fullDC). (MEM=2262.66 CPU=0:00:00.1 REAL=0:00:00.0)
[03/20 10:57:33     62s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2262.7M) ***
[03/20 10:57:33     62s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2270.7M)
[03/20 10:57:33     62s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/20 10:57:33     62s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2270.7M)
[03/20 10:57:33     62s] Starting SI iteration 2
[03/20 10:57:33     62s] Calculate late delays in OCV mode...
[03/20 10:57:33     62s] Calculate early delays in OCV mode...
[03/20 10:57:33     62s] Start delay calculation (fullDC) (1 T). (MEM=2226.78)
[03/20 10:57:33     62s] End AAE Lib Interpolated Model. (MEM=2226.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:57:33     62s] Glitch Analysis: View WORST -- Total Number of Nets Skipped = 0. 
[03/20 10:57:33     62s] Glitch Analysis: View WORST -- Total Number of Nets Analyzed = 292. 
[03/20 10:57:33     62s] Total number of fetched objects 292
[03/20 10:57:33     62s] AAE_INFO-618: Total number of nets in the design is 294,  0.0 percent of the nets selected for SI analysis
[03/20 10:57:33     62s] End delay calculation. (MEM=2265.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:33     62s] End delay calculation (fullDC). (MEM=2265.94 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:57:33     62s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2265.9M) ***
[03/20 10:57:33     62s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:02 mem=2273.9M)
[03/20 10:57:33     62s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 WORST 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.247  |  0.304  |  0.247  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   264   |   136   |   136   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/20 10:57:33     62s] All LLGs are deleted
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2237.9M, EPOCH TIME: 1742448453.342721
[03/20 10:57:33     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2237.9M, EPOCH TIME: 1742448453.342789
[03/20 10:57:33     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2237.9M, EPOCH TIME: 1742448453.342878
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2237.9M, EPOCH TIME: 1742448453.342962
[03/20 10:57:33     62s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:33     62s] Core basic site is gsclib090site
[03/20 10:57:33     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2237.9M, EPOCH TIME: 1742448453.347554
[03/20 10:57:33     62s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:33     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:33     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2237.9M, EPOCH TIME: 1742448453.347681
[03/20 10:57:33     62s] Fast DP-INIT is on for default
[03/20 10:57:33     62s] Atter site array init, number of instance map data is 0.
[03/20 10:57:33     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2237.9M, EPOCH TIME: 1742448453.348017
[03/20 10:57:33     62s] 
[03/20 10:57:33     62s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:33     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2237.9M, EPOCH TIME: 1742448453.348337
[03/20 10:57:33     62s] All LLGs are deleted
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2237.9M, EPOCH TIME: 1742448453.348574
[03/20 10:57:33     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2237.9M, EPOCH TIME: 1742448453.348631
[03/20 10:57:33     62s] Density: 62.232%
       (100.000% with Fillers)
------------------------------------------------------------------
All LLGs are deleted
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2237.9M, EPOCH TIME: 1742448453.350119
[03/20 10:57:33     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2237.9M, EPOCH TIME: 1742448453.350180
[03/20 10:57:33     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2237.9M, EPOCH TIME: 1742448453.350258
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2237.9M, EPOCH TIME: 1742448453.350319
[03/20 10:57:33     62s] Max number of tech site patterns supported in site array is 256.
[03/20 10:57:33     62s] Core basic site is gsclib090site
[03/20 10:57:33     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2237.9M, EPOCH TIME: 1742448453.354660
[03/20 10:57:33     62s] After signature check, allow fast init is true, keep pre-filter is true.
[03/20 10:57:33     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/20 10:57:33     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2237.9M, EPOCH TIME: 1742448453.354782
[03/20 10:57:33     62s] Fast DP-INIT is on for default
[03/20 10:57:33     62s] Atter site array init, number of instance map data is 0.
[03/20 10:57:33     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2237.9M, EPOCH TIME: 1742448453.355099
[03/20 10:57:33     62s] 
[03/20 10:57:33     62s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/20 10:57:33     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2237.9M, EPOCH TIME: 1742448453.355283
[03/20 10:57:33     62s] All LLGs are deleted
[03/20 10:57:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:145).
[03/20 10:57:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/20 10:57:33     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2237.9M, EPOCH TIME: 1742448453.355488
[03/20 10:57:33     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2237.9M, EPOCH TIME: 1742448453.355542
[03/20 10:57:33     62s] Reported timing to dir timingReports
[03/20 10:57:33     62s] Total CPU time: 0.54 sec
[03/20 10:57:33     62s] Total Real time: 1.0 sec
[03/20 10:57:33     62s] Total Memory Usage: 2196.214844 Mbytes
[03/20 10:57:33     62s] Reset AAE Options
[03/20 10:57:33     62s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.5/0:00:00.7 (0.8), totSession cpu/real = 0:01:02.4/0:18:38.2 (0.1), mem = 2196.2M
[03/20 10:57:33     62s] 
[03/20 10:57:33     62s] =============================================================================================
[03/20 10:57:33     62s]  Final TAT Report : timeDesign #4                                               21.15-s110_1
[03/20 10:57:33     62s] =============================================================================================
[03/20 10:57:33     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/20 10:57:33     62s] ---------------------------------------------------------------------------------------------
[03/20 10:57:33     62s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:57:33     62s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[03/20 10:57:33     62s] [ ExtractRC              ]      1   0:00:00.3  (  43.2 % )     0:00:00.3 /  0:00:00.2    0.6
[03/20 10:57:33     62s] [ TimingUpdate           ]      1   0:00:00.2  (  26.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/20 10:57:33     62s] [ FullDelayCalc          ]      2   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/20 10:57:33     62s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/20 10:57:33     62s] [ GenerateReports        ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/20 10:57:33     62s] [ MISC                   ]          0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    0.8
[03/20 10:57:33     62s] ---------------------------------------------------------------------------------------------
[03/20 10:57:33     62s]  timeDesign #4 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.5    0.8
[03/20 10:57:33     62s] ---------------------------------------------------------------------------------------------
[03/20 10:57:33     62s] 
[03/20 10:58:13     63s] <CMD> report_area > area_postroute.rpt
[03/20 10:58:27     64s] <CMD> report_power > power_postroute.rpt
[03/20 10:58:27     64s] env CDS_WORKAREA is set to /home/user/pooja/ram1
[03/20 10:58:27     64s] 
[03/20 10:58:27     64s] Power Net Detected:
[03/20 10:58:27     64s]         Voltage	    Name
[03/20 10:58:27     64s]              0V	    VSS
[03/20 10:58:27     64s]            0.9V	    VDD
[03/20 10:58:27     64s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/20 10:58:27     64s] AAE_INFO: resetNetProps viewIdx 0 
[03/20 10:58:27     64s] Starting SI iteration 1 using Infinite Timing Windows
[03/20 10:58:27     64s] #################################################################################
[03/20 10:58:27     64s] # Design Stage: PostRoute
[03/20 10:58:27     64s] # Design Name: single_port_ram
[03/20 10:58:27     64s] # Design Mode: 90nm
[03/20 10:58:27     64s] # Analysis Mode: MMMC OCV 
[03/20 10:58:27     64s] # Parasitics Mode: SPEF/RCDB 
[03/20 10:58:27     64s] # Signoff Settings: SI On 
[03/20 10:58:27     64s] #################################################################################
[03/20 10:58:27     64s] AAE_INFO: 1 threads acquired from CTE.
[03/20 10:58:27     64s] Setting infinite Tws ...
[03/20 10:58:27     64s] First Iteration Infinite Tw... 
[03/20 10:58:27     64s] Calculate early delays in OCV mode...
[03/20 10:58:27     64s] Calculate late delays in OCV mode...
[03/20 10:58:27     64s] Topological Sorting (REAL = 0:00:00.0, MEM = 2215.9M, InitMEM = 2215.9M)
[03/20 10:58:27     64s] Start delay calculation (fullDC) (1 T). (MEM=2215.87)
[03/20 10:58:28     64s] End AAE Lib Interpolated Model. (MEM=2215.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:58:28     64s] Total number of fetched objects 292
[03/20 10:58:28     64s] AAE_INFO-618: Total number of nets in the design is 294,  99.3 percent of the nets selected for SI analysis
[03/20 10:58:28     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:58:28     64s] End delay calculation. (MEM=2269.1 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:58:28     64s] End delay calculation (fullDC). (MEM=2269.1 CPU=0:00:00.0 REAL=0:00:01.0)
[03/20 10:58:28     64s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 2269.1M) ***
[03/20 10:58:28     64s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2269.1M)
[03/20 10:58:28     64s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/20 10:58:28     64s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2269.1M)
[03/20 10:58:28     64s] Starting SI iteration 2
[03/20 10:58:28     64s] Calculate early delays in OCV mode...
[03/20 10:58:28     64s] Calculate late delays in OCV mode...
[03/20 10:58:28     64s] Start delay calculation (fullDC) (1 T). (MEM=2233.21)
[03/20 10:58:28     64s] End AAE Lib Interpolated Model. (MEM=2233.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/20 10:58:28     64s] Glitch Analysis: View BEST -- Total Number of Nets Skipped = 0. 
[03/20 10:58:28     64s] Glitch Analysis: View BEST -- Total Number of Nets Analyzed = 292. 
[03/20 10:58:28     64s] Total number of fetched objects 292
[03/20 10:58:28     64s] AAE_INFO-618: Total number of nets in the design is 294,  57.5 percent of the nets selected for SI analysis
[03/20 10:58:28     64s] End delay calculation. (MEM=2277.9 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:58:28     64s] End delay calculation (fullDC). (MEM=2277.9 CPU=0:00:00.0 REAL=0:00:00.0)
[03/20 10:58:28     64s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2277.9M) ***
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Power Analysis
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s]              0V	    VSS
[03/20 10:58:28     64s]            0.9V	    VDD
[03/20 10:58:28     64s] Begin Processing Timing Library for Power Calculation
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Processing Timing Library for Power Calculation
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Processing Power Net/Grid for Power Calculation
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Processing Timing Window Data for Power Calculation
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] clk(500MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Processing User Attributes
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Processing Signal Activity
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.79MB/3798.92MB/1963.79MB)
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Power Computation
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s]       ----------------------------------------------------------
[03/20 10:58:28     64s]       # of cell(s) missing both power/leakage table: 0
[03/20 10:58:28     64s]       # of cell(s) missing power table: 0
[03/20 10:58:28     64s]       # of cell(s) missing leakage table: 0
[03/20 10:58:28     64s]       ----------------------------------------------------------
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s]       # of MSMV cell(s) missing power_level: 0
[03/20 10:58:28     64s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Begin Processing User Attributes
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.46MB/3806.93MB/1965.46MB)
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] *



[03/20 10:58:28     64s] Total Power
[03/20 10:58:28     64s] -----------------------------------------------------------------------------------------
[03/20 10:58:28     64s] Total Internal Power:        1.23803580 	   93.4210%
[03/20 10:58:28     64s] Total Switching Power:       0.06714784 	    5.0669%
[03/20 10:58:28     64s] Total Leakage Power:         0.02003878 	    1.5121%
[03/20 10:58:28     64s] Total Power:                 1.32522243
[03/20 10:58:28     64s] -----------------------------------------------------------------------------------------
[03/20 10:58:28     64s] Processing average sequential pin duty cycle 
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/20 10:58:28     64s] Summary for sequential cells identification: 
[03/20 10:58:28     64s]   Identified SBFF number: 112
[03/20 10:58:28     64s]   Identified MBFF number: 0
[03/20 10:58:28     64s]   Identified SB Latch number: 0
[03/20 10:58:28     64s]   Identified MB Latch number: 0
[03/20 10:58:28     64s]   Not identified SBFF number: 8
[03/20 10:58:28     64s]   Not identified MBFF number: 0
[03/20 10:58:28     64s]   Not identified SB Latch number: 0
[03/20 10:58:28     64s]   Not identified MB Latch number: 0
[03/20 10:58:28     64s]   Number of sequential cells which are not FFs: 32
[03/20 10:58:28     64s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[03/20 10:58:28     64s] Type 'man IMPOPT-3000' for more detail.
[03/20 10:58:28     64s] **WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
[03/20 10:58:28     64s] Type 'man IMPOPT-3001' for more detail.
[03/20 10:58:28     64s]  Visiting view : BEST
[03/20 10:58:28     64s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = 0
[03/20 10:58:28     64s]    : PowerDomain = none : no stdDelay from this view
[03/20 10:58:28     64s]    : PowerDomain = none : Weighted F : unweighted  = -922337203685477632.00 (1.000) with rcCorner = -1
[03/20 10:58:28     64s]  Visiting view : WORST
[03/20 10:58:28     64s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/20 10:58:28     64s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/20 10:58:28     64s] *INFO : stdDelay is calculated as zero; using legacy method.
[03/20 10:58:28     64s] *INFO : stdSlew is calculated as zero; using legacy method.
[03/20 10:58:28     64s] TLC MultiMap info (StdDelay):
[03/20 10:58:28     64s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[03/20 10:58:28     64s]   : MAX + SLOW + 1 + RC := 36ps
[03/20 10:58:28     64s]   : MIN + FAST + 1 + no RcCorner := -9.22337e+17ps
[03/20 10:58:28     64s]   : MIN + FAST + 1 + RC := -9.22337e+17ps
[03/20 10:58:28     64s]  Setting StdDelay to: -9.22337e+17ps
[03/20 10:58:28     64s] 
[03/20 10:58:28     64s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/20 10:59:17     65s] <CMD> report_timing > power_timing.rpt
[03/20 10:59:49     67s] <CMD> fit
[03/20 11:00:07     67s] <CMD> streamOut single_port_ram.gds -libName DesignLib -units 2000 -mode ALL
[03/20 11:00:07     67s] Parse flat map file...
[03/20 11:00:07     67s] Writing GDSII file ...
[03/20 11:00:07     67s] 	****** db unit per micron = 2000 ******
[03/20 11:00:07     67s] 	****** output gds2 file unit per micron = 2000 ******
[03/20 11:00:07     67s] 	****** unit scaling factor = 1 ******
[03/20 11:00:07     67s] Output for instance
[03/20 11:00:07     67s] Output for bump
[03/20 11:00:07     67s] Output for physical terminals
[03/20 11:00:07     67s] Output for logical terminals
[03/20 11:00:07     67s] Output for regular nets
[03/20 11:00:07     67s] Output for special nets and metal fills
[03/20 11:00:07     67s] Output for via structure generation total number 17
[03/20 11:00:07     67s] Statistics for GDS generated (version 3)
[03/20 11:00:07     67s] ----------------------------------------
[03/20 11:00:07     67s] Stream Out Layer Mapping Information:
[03/20 11:00:07     67s] GDS Layer Number          GDS Layer Name
[03/20 11:00:07     67s] ----------------------------------------
[03/20 11:00:07     67s]     191                             COMP
[03/20 11:00:07     67s]     192                          DIEAREA
[03/20 11:00:07     67s]     181                           Metal9
[03/20 11:00:07     67s]     179                           Metal9
[03/20 11:00:07     67s]     178                           Metal9
[03/20 11:00:07     67s]     177                           Metal9
[03/20 11:00:07     67s]     176                           Metal9
[03/20 11:00:07     67s]     175                             Via8
[03/20 11:00:07     67s]     174                             Via8
[03/20 11:00:07     67s]     170                             Via8
[03/20 11:00:07     67s]     160                           Metal8
[03/20 11:00:07     67s]     158                           Metal8
[03/20 11:00:07     67s]     157                           Metal8
[03/20 11:00:07     67s]     156                           Metal8
[03/20 11:00:07     67s]     155                           Metal8
[03/20 11:00:07     67s]     154                             Via7
[03/20 11:00:07     67s]     153                             Via7
[03/20 11:00:07     67s]     149                             Via7
[03/20 11:00:07     67s]     139                           Metal7
[03/20 11:00:07     67s]     137                           Metal7
[03/20 11:00:07     67s]     136                           Metal7
[03/20 11:00:07     67s]     135                           Metal7
[03/20 11:00:07     67s]     134                           Metal7
[03/20 11:00:07     67s]     133                             Via6
[03/20 11:00:07     67s]     132                             Via6
[03/20 11:00:07     67s]     131                             Via6
[03/20 11:00:07     67s]     130                             Via6
[03/20 11:00:07     67s]     129                             Via6
[03/20 11:00:07     67s]     128                             Via6
[03/20 11:00:07     67s]     127                             Via6
[03/20 11:00:07     67s]     122                           Metal6
[03/20 11:00:07     67s]     121                           Metal6
[03/20 11:00:07     67s]     120                           Metal6
[03/20 11:00:07     67s]     119                           Metal6
[03/20 11:00:07     67s]     118                           Metal6
[03/20 11:00:07     67s]     53                            Metal3
[03/20 11:00:07     67s]     52                            Metal3
[03/20 11:00:07     67s]     185                           Metal9
[03/20 11:00:07     67s]     48                              Via2
[03/20 11:00:07     67s]     29                            Metal2
[03/20 11:00:07     67s]     180                           Metal9
[03/20 11:00:07     67s]     47                              Via2
[03/20 11:00:07     67s]     182                           Metal9
[03/20 11:00:07     67s]     44                              Via2
[03/20 11:00:07     67s]     43                              Via2
[03/20 11:00:07     67s]     172                             Via8
[03/20 11:00:07     67s]     38                            Metal2
[03/20 11:00:07     67s]     95                            Metal5
[03/20 11:00:07     67s]     36                            Metal2
[03/20 11:00:07     67s]     93                            Metal5
[03/20 11:00:07     67s]     112                             Via5
[03/20 11:00:07     67s]     55                            Metal3
[03/20 11:00:07     67s]     113                           Metal6
[03/20 11:00:07     67s]     32                            Metal2
[03/20 11:00:07     67s]     54                            Metal3
[03/20 11:00:07     67s]     31                            Metal2
[03/20 11:00:07     67s]     107                             Via5
[03/20 11:00:07     67s]     30                            Metal2
[03/20 11:00:07     67s]     49                              Via2
[03/20 11:00:07     67s]     106                             Via5
[03/20 11:00:07     67s]     33                            Metal2
[03/20 11:00:07     67s]     109                             Via5
[03/20 11:00:07     67s]     10                            Metal1
[03/20 11:00:07     67s]     86                              Via4
[03/20 11:00:07     67s]     50                            Metal3
[03/20 11:00:07     67s]     69                              Via3
[03/20 11:00:07     67s]     143                           Metal7
[03/20 11:00:07     67s]     6                               Cont
[03/20 11:00:07     67s]     169                             Via8
[03/20 11:00:07     67s]     35                            Metal2
[03/20 11:00:07     67s]     8                             Metal1
[03/20 11:00:07     67s]     164                           Metal8
[03/20 11:00:07     67s]     27                              Via1
[03/20 11:00:07     67s]     141                           Metal7
[03/20 11:00:07     67s]     3                               Cont
[03/20 11:00:07     67s]     51                            Metal3
[03/20 11:00:07     67s]     70                              Via3
[03/20 11:00:07     67s]     7                               Cont
[03/20 11:00:07     67s]     64                              Via3
[03/20 11:00:07     67s]     173                             Via8
[03/20 11:00:07     67s]     34                            Metal2
[03/20 11:00:07     67s]     92                            Metal5
[03/20 11:00:07     67s]     111                             Via5
[03/20 11:00:07     67s]     11                            Metal1
[03/20 11:00:07     67s]     142                           Metal7
[03/20 11:00:07     67s]     4                               Cont
[03/20 11:00:07     67s]     9                             Metal1
[03/20 11:00:07     67s]     28                              Via1
[03/20 11:00:07     67s]     85                              Via4
[03/20 11:00:07     67s]     138                           Metal7
[03/20 11:00:07     67s]     5                               Cont
[03/20 11:00:07     67s]     12                            Metal1
[03/20 11:00:07     67s]     88                              Via4
[03/20 11:00:07     67s]     183                           Metal9
[03/20 11:00:07     67s]     45                              Via2
[03/20 11:00:07     67s]     22                              Via1
[03/20 11:00:07     67s]     152                             Via7
[03/20 11:00:07     67s]     13                            Metal1
[03/20 11:00:07     67s]     71                            Metal4
[03/20 11:00:07     67s]     90                              Via4
[03/20 11:00:07     67s]     184                           Metal9
[03/20 11:00:07     67s]     46                              Via2
[03/20 11:00:07     67s]     161                           Metal8
[03/20 11:00:07     67s]     23                              Via1
[03/20 11:00:07     67s]     171                             Via8
[03/20 11:00:07     67s]     37                            Metal2
[03/20 11:00:07     67s]     94                            Metal5
[03/20 11:00:07     67s]     148                             Via7
[03/20 11:00:07     67s]     14                            Metal1
[03/20 11:00:07     67s]     15                            Metal1
[03/20 11:00:07     67s]     72                            Metal4
[03/20 11:00:07     67s]     91                              Via4
[03/20 11:00:07     67s]     150                             Via7
[03/20 11:00:07     67s]     16                            Metal1
[03/20 11:00:07     67s]     73                            Metal4
[03/20 11:00:07     67s]     159                           Metal8
[03/20 11:00:07     67s]     26                              Via1
[03/20 11:00:07     67s]     151                             Via7
[03/20 11:00:07     67s]     17                            Metal1
[03/20 11:00:07     67s]     74                            Metal4
[03/20 11:00:07     67s]     1                               Cont
[03/20 11:00:07     67s]     162                           Metal8
[03/20 11:00:07     67s]     24                              Via1
[03/20 11:00:07     67s]     140                           Metal7
[03/20 11:00:07     67s]     2                               Cont
[03/20 11:00:07     67s]     163                           Metal8
[03/20 11:00:07     67s]     25                              Via1
[03/20 11:00:07     67s]     56                            Metal3
[03/20 11:00:07     67s]     57                            Metal3
[03/20 11:00:07     67s]     114                           Metal6
[03/20 11:00:07     67s]     58                            Metal3
[03/20 11:00:07     67s]     115                           Metal6
[03/20 11:00:07     67s]     59                            Metal3
[03/20 11:00:07     67s]     116                           Metal6
[03/20 11:00:07     67s]     65                              Via3
[03/20 11:00:07     67s]     66                              Via3
[03/20 11:00:07     67s]     67                              Via3
[03/20 11:00:07     67s]     68                              Via3
[03/20 11:00:07     67s]     75                            Metal4
[03/20 11:00:07     67s]     76                            Metal4
[03/20 11:00:07     67s]     77                            Metal4
[03/20 11:00:07     67s]     78                            Metal4
[03/20 11:00:07     67s]     79                            Metal4
[03/20 11:00:07     67s]     80                            Metal4
[03/20 11:00:07     67s]     87                              Via4
[03/20 11:00:07     67s]     89                              Via4
[03/20 11:00:07     67s]     96                            Metal5
[03/20 11:00:07     67s]     97                            Metal5
[03/20 11:00:07     67s]     98                            Metal5
[03/20 11:00:07     67s]     99                            Metal5
[03/20 11:00:07     67s]     100                           Metal5
[03/20 11:00:07     67s]     101                           Metal5
[03/20 11:00:07     67s]     108                             Via5
[03/20 11:00:07     67s]     110                             Via5
[03/20 11:00:07     67s]     117                           Metal6
[03/20 11:00:07     67s]     189                           Metal9
[03/20 11:00:07     67s]     188                           Metal9
[03/20 11:00:07     67s]     187                           Metal9
[03/20 11:00:07     67s]     186                           Metal9
[03/20 11:00:07     67s]     168                           Metal8
[03/20 11:00:07     67s]     167                           Metal8
[03/20 11:00:07     67s]     166                           Metal8
[03/20 11:00:07     67s]     165                           Metal8
[03/20 11:00:07     67s]     147                           Metal7
[03/20 11:00:07     67s]     146                           Metal7
[03/20 11:00:07     67s]     145                           Metal7
[03/20 11:00:07     67s]     144                           Metal7
[03/20 11:00:07     67s]     63                            Metal3
[03/20 11:00:07     67s]     62                            Metal3
[03/20 11:00:07     67s]     39                            Metal2
[03/20 11:00:07     67s]     105                           Metal5
[03/20 11:00:07     67s]     103                           Metal5
[03/20 11:00:07     67s]     123                           Metal6
[03/20 11:00:07     67s]     42                            Metal2
[03/20 11:00:07     67s]     41                            Metal2
[03/20 11:00:07     67s]     40                            Metal2
[03/20 11:00:07     67s]     20                            Metal1
[03/20 11:00:07     67s]     60                            Metal3
[03/20 11:00:07     67s]     18                            Metal1
[03/20 11:00:07     67s]     61                            Metal3
[03/20 11:00:07     67s]     102                           Metal5
[03/20 11:00:07     67s]     21                            Metal1
[03/20 11:00:07     67s]     19                            Metal1
[03/20 11:00:07     67s]     81                            Metal4
[03/20 11:00:07     67s]     104                           Metal5
[03/20 11:00:07     67s]     82                            Metal4
[03/20 11:00:07     67s]     83                            Metal4
[03/20 11:00:07     67s]     84                            Metal4
[03/20 11:00:07     67s]     124                           Metal6
[03/20 11:00:07     67s]     125                           Metal6
[03/20 11:00:07     67s]     126                           Metal6
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Stream Out Information Processed for GDS version 3:
[03/20 11:00:07     67s] Units: 2000 DBU
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Object                             Count
[03/20 11:00:07     67s] ----------------------------------------
[03/20 11:00:07     67s] Instances                            927
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Ports/Pins                            22
[03/20 11:00:07     67s]     metal layer Metal2                14
[03/20 11:00:07     67s]     metal layer Metal3                 4
[03/20 11:00:07     67s]     metal layer Metal4                 3
[03/20 11:00:07     67s]     metal layer Metal5                 1
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Nets                                3876
[03/20 11:00:07     67s]     metal layer Metal1               228
[03/20 11:00:07     67s]     metal layer Metal2              2321
[03/20 11:00:07     67s]     metal layer Metal3              1242
[03/20 11:00:07     67s]     metal layer Metal4                82
[03/20 11:00:07     67s]     metal layer Metal5                 3
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s]     Via Instances                   2414
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Special Nets                         138
[03/20 11:00:07     67s]     metal layer Metal1                90
[03/20 11:00:07     67s]     metal layer Metal8                24
[03/20 11:00:07     67s]     metal layer Metal9                24
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s]     Via Instances                    708
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Metal Fills                            0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s]     Via Instances                      0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Metal FillOPCs                         0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s]     Via Instances                      0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Metal FillDRCs                         0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s]     Via Instances                      0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Text                                 316
[03/20 11:00:07     67s]     metal layer Metal1                32
[03/20 11:00:07     67s]     metal layer Metal2               190
[03/20 11:00:07     67s]     metal layer Metal3                83
[03/20 11:00:07     67s]     metal layer Metal4                 8
[03/20 11:00:07     67s]     metal layer Metal5                 1
[03/20 11:00:07     67s]     metal layer Metal8                 2
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Blockages                              0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Custom Text                            0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Custom Box                             0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] Trim Metal                             0
[03/20 11:00:07     67s] 
[03/20 11:00:07     67s] ######Streamout is finished!
[03/20 11:00:28     68s] <CMD> zoomBox -9.42650 23.55750 90.10900 74.01350
[03/20 11:00:29     68s] <CMD> zoomBox 6.99900 33.95450 78.91450 70.40950
[03/20 11:00:29     68s] <CMD> zoomBox 13.41400 38.01500 74.54250 69.00200
[03/20 11:00:30     68s] <CMD> zoomBox -46.40250 0.69650 115.68200 82.85950
[03/20 11:00:31     68s] <CMD> zoomBox -63.32700 -9.81250 127.36050 86.85000
[03/20 11:00:31     68s] <CMD> zoomBox -106.66400 -36.72150 157.26400 97.06750
[03/20 11:00:33     68s] <CMD> fit
[03/20 11:00:49     69s] <CMD> getMultiCpuUsage -localCpu
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -disable_rules -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -quiet -area
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -quiet -layer_range
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -check_only -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[03/20 11:00:49     69s] <CMD> get_verify_drc_mode -limit -quiet
[03/20 11:00:54     69s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report single_port_ram.drc.rpt -limit 1000
[03/20 11:00:54     69s] <CMD> verify_drc
[03/20 11:00:54     69s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[03/20 11:00:54     69s] #-check_same_via_cell true               # bool, default=false, user setting
[03/20 11:00:54     69s] #-report single_port_ram.drc.rpt         # string, default="", user setting
[03/20 11:00:54     69s]  *** Starting Verify DRC (MEM: 2285.9) ***
[03/20 11:00:54     69s] 
[03/20 11:00:54     69s]   VERIFY DRC ...... Starting Verification
[03/20 11:00:54     69s]   VERIFY DRC ...... Initializing
[03/20 11:00:54     69s]   VERIFY DRC ...... Deleting Existing Violations
[03/20 11:00:54     69s]   VERIFY DRC ...... Creating Sub-Areas
[03/20 11:00:54     69s]   VERIFY DRC ...... Using new threading
[03/20 11:00:54     69s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 88.740 87.870} 1 of 1
[03/20 11:00:54     69s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[03/20 11:00:54     69s] 
[03/20 11:00:54     69s]   Verification Complete : 0 Viols.
[03/20 11:00:54     69s] 
[03/20 11:00:54     69s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[03/20 11:00:54     69s] 
[03/20 11:00:54     69s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[03/20 11:01:00     69s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[03/20 11:01:00     69s] VERIFY_CONNECTIVITY use new engine.
[03/20 11:01:00     69s] 
[03/20 11:01:00     69s] ******** Start: VERIFY CONNECTIVITY ********
[03/20 11:01:00     69s] Start Time: Thu Mar 20 11:01:00 2025
[03/20 11:01:00     69s] 
[03/20 11:01:00     69s] Design Name: single_port_ram
[03/20 11:01:00     69s] Database Units: 2000
[03/20 11:01:00     69s] Design Boundary: (0.0000, 0.0000) (88.7400, 87.8700)
[03/20 11:01:00     69s] Error Limit = 1000; Warning Limit = 50
[03/20 11:01:00     69s] Check all nets
[03/20 11:01:00     69s] 
[03/20 11:01:00     69s] Begin Summary 
[03/20 11:01:00     69s]   Found no problems or warnings.
[03/20 11:01:00     69s] End Summary
[03/20 11:01:00     69s] 
[03/20 11:01:00     69s] End Time: Thu Mar 20 11:01:00 2025
[03/20 11:01:00     69s] Time Elapsed: 0:00:00.0
[03/20 11:01:00     69s] 
[03/20 11:01:00     69s] ******** End: VERIFY CONNECTIVITY ********
[03/20 11:01:00     69s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/20 11:01:00     69s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/20 11:01:00     69s] 
[03/20 11:01:10     70s] <CMD> verifyACLimit -report single_port_ram.aclimit.rpt -toggle 1.0 -error 1000
[03/20 11:01:10     70s] **WARN: (IMPVAC-87):	verifyACLimit does not support the -siAware option of setDelayCalMode yet. 
[03/20 11:01:10     70s] Using default Delay Calculation Engine.
[03/20 11:01:10     70s] 
[03/20 11:01:10     70s] ******** Start: verifyACLimit ********
[03/20 11:01:10     70s] Start Time: Thu Mar 20 11:01:10 2025
[03/20 11:01:10     70s] 
[03/20 11:01:10     70s] **WARN: (IMPVAC-117):	Can't get QRC tech file for EM rule.
[03/20 11:01:10     70s] **ERROR: (IMPVAC-114):	No EM rule defined in QRC tech or ICT EM file for signal EM check.
<CMD> verifyEndCap
[03/20 11:01:20     70s] 
[03/20 11:01:20     70s] ******Begin verifyEndCap******
[03/20 11:01:20     70s] **ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
[03/20 11:01:20     70s] **WARN: (IMPVFW-5):	verifyEndCap is not completed.
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal1 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal2 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal3 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal4 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal5 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal6 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal7 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal8 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> setMetalFill -layer Metal9 -windowSize 120.000 120.000 -windowStep 60.000 60.000 -minDensity 20.000 -maxDensity 65.000
[03/20 11:01:38     71s] <CMD> verifyMetalDensity -report single_port_ram.density.rpt
[03/20 11:01:38     71s] 
[03/20 11:01:38     71s] ******** Start: VERIFY DENSITY ********
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M1".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M1".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M1".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M1".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M2".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M2".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M2".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M2".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M3".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M3".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M3".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M3".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M4".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M4".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M4".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M4".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M5".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M5".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M5".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M5".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M6".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M6".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M6".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M6".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M7".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M7".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M7".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M7".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M8".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M8".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M8".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M8".
[03/20 11:01:38     71s] **WARN: (IMPVMD-42):	Area box width is less than window size for layer "M9".
[03/20 11:01:38     71s] **WARN: (IMPVMD-43):	Window size and window step are changed to area box width."M9".
[03/20 11:01:38     71s] **WARN: (IMPVMD-44):	Area box height is less than window size for layer "M9".
[03/20 11:01:38     71s] **WARN: (IMPVMD-45):	Window size and window step are changed to area box height."M9".
[03/20 11:01:38     71s] Density calculation ...... Slot :   1 of   1
[03/20 11:01:38     71s] 
[03/20 11:01:38     71s] Densities of non-overlapping windows have been saved in FE DB.
[03/20 11:01:38     71s] 
[03/20 11:01:38     71s] A total of 6 density violation(s).
[03/20 11:01:38     71s] Windows < Min. Density = 6
[03/20 11:01:38     71s] Windows > Max. Density = 0
[03/20 11:01:38     71s] Windows < Min. Union. Density = 0
[03/20 11:01:38     71s] Windows > Max. Union. Density = 0
[03/20 11:01:38     71s] 
[03/20 11:01:38     71s] ******** End: VERIFY DENSITY ********
[03/20 11:01:38     71s] VMD: elapsed time: 0.00
[03/20 11:01:38     71s]      (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/20 11:01:38     71s] 
[03/20 11:01:52     71s] <CMD> verifyPowerVia
[03/20 11:01:52     71s] 
[03/20 11:01:52     71s] ******** Start: VERIFY POWER VIA ********
[03/20 11:01:52     71s] Start Time: Thu Mar 20 11:01:52 2025
[03/20 11:01:52     71s] 
[03/20 11:01:52     71s] Check all 2 Power/Ground nets
[03/20 11:01:52     71s] *** Checking Net VDD
[03/20 11:01:52     71s] *** Checking Net VSS
[03/20 11:01:52     71s] Actually Checked 2 Power/Ground nets with physical connectivity
[03/20 11:01:52     71s] 
[03/20 11:01:52     71s] Begin Summary 
[03/20 11:01:52     71s]   Found no problems or warnings.
[03/20 11:01:52     71s] End Summary
[03/20 11:01:52     71s] 
[03/20 11:01:52     71s] End Time: Thu Mar 20 11:01:52 2025
[03/20 11:01:52     71s] ******** End: VERIFY POWER VIA ********
[03/20 11:01:52     71s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/20 11:01:52     71s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[03/20 11:01:52     71s] 
[03/20 11:02:07     72s] <CMD> fit
