vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:52:07 on Jan 05,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop.sv 
# -- Compiling module flipflop
# 
# Top level modules:
# 	flipflop
# End time: 01:52:07 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:52:07 on Jan 05,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv 
# -- Compiling module testflop
# ** Error: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv(39): A default clocking block must be specified to use the ##n timing statement.
# ** Error: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv(40): A default clocking block must be specified to use the ##n timing statement.
# ** Warning: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv(42): (vlog-2225) Clocking block output qin in clocking block cb is not legal in this expression
# End time: 01:52:07 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:52:50 on Jan 05,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv 
# -- Compiling module testflop
# ** Warning: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv(44): (vlog-2225) Clocking block output qin in clocking block cb is not legal in this expression
# 
# Top level modules:
# 	testflop
# End time: 01:52:50 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 01:54:58 on Jan 05,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv 
# -- Compiling module testflop
# 
# Top level modules:
# 	testflop
# End time: 01:54:58 on Jan 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim
# vsim work.testflop 
# Start time: 01:55:09 on Jan 05,2021
# Loading sv_std.std
# Loading work.testflop
# Loading work.flipflop
add wave -position insertpoint sim:/testflop/cb/*
add wave -position insertpoint sim:/testflop/*
run -all
# ** Note: $finish    : /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv(48)
#    Time: 380 ns  Iteration: 2  Instance: /testflop
# 1
# Break in NamedBeginStat STIMULUS at /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab09-cb/flipflop_test.sv line 48
# WARNING: No extended dataflow license exists
# End time: 01:59:43 on Jan 05,2021, Elapsed time: 0:04:34
# Errors: 0, Warnings: 0
