<div id="pf1d7" class="pf w0 h0" data-page-no="1d7"><div class="pc pc1d7 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1d7.png"/><div class="t m0 x1d h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">ADC<span class="ff7">x</span><span class="ws0">_SC2 field descriptions</span></div><div class="t m0 x12c h10 y10f8 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y10f9 ff2 fs4 fc0 sc0 ls0">31–8</div><div class="t m0 x91 h7 y935 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y10f9 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y935 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y936 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y5fa ff2 fs4 fc0 sc0 ls0">ADACT</div><div class="t m0 x83 h7 y936 ff2 fs4 fc0 sc0 ls0 ws0">Conversion Active</div><div class="t m0 x83 h7 y10fa ff2 fs4 fc0 sc0 ls0 ws0">Indicates that a conversion or hardware averaging is in progress. ADACT is set when a conversion is</div><div class="t m0 x83 h7 y29e7 ff2 fs4 fc0 sc0 ls0 ws0">initiated and cleared when a conversion is completed or aborted.</div><div class="t m0 x83 h7 y29e8 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Conversion not in progress.</div><div class="t m0 x83 h7 y1f6a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Conversion in progress.</div><div class="t m0 x97 h7 y8bd ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x4f h7 y8be ff2 fs4 fc0 sc0 ls0">ADTRG</div><div class="t m0 x83 h7 y8bd ff2 fs4 fc0 sc0 ls0 ws0">Conversion Trigger Select</div><div class="t m0 x83 h7 y29e9 ff2 fs4 fc0 sc0 ls0 ws0">Selects the type of trigger used for initiating a conversion. Two types of trigger are selectable:</div><div class="t m0 xd0 h7 y29ea ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Software trigger: When software trigger is selected, a conversion is initiated following a write to</div><div class="t m0 x147 h7 y29eb ff2 fs4 fc0 sc0 ls0">SC1A.</div><div class="t m0 xd0 h7 y29ec ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Hardware trigger: When hardware trigger is selected, a conversion is initiated following the assertion</div><div class="t m0 x147 h7 y29ed ff2 fs4 fc0 sc0 ls0 ws0">of the ADHWT input after a pulse of the ADHWTSn input.</div><div class="t m0 x83 h7 y125d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Software trigger selected.</div><div class="t m0 x83 h7 y169f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Hardware trigger selected.</div><div class="t m0 x97 h7 y29ee ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x95 h7 y29ef ff2 fs4 fc0 sc0 ls0">ACFE</div><div class="t m0 x83 h7 y29ee ff2 fs4 fc0 sc0 ls0 ws0">Compare Function Enable</div><div class="t m0 x83 h7 y29f0 ff2 fs4 fc0 sc0 ls0 ws0">Enables the compare function.</div><div class="t m0 x83 h7 y1262 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Compare function disabled.</div><div class="t m0 x83 h7 y16a3 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Compare function enabled.</div><div class="t m0 x97 h7 y29f1 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x4f h7 y29f2 ff2 fs4 fc0 sc0 ls0">ACFGT</div><div class="t m0 x83 h7 y29f1 ff2 fs4 fc0 sc0 ls0 ws0">Compare Function Greater Than Enable</div><div class="t m0 x83 h7 ycf6 ff2 fs4 fc0 sc0 ls0 ws0">Configures the compare function to check the conversion result relative to the CV1 and CV2 based upon</div><div class="t m0 x83 h7 ycf7 ff2 fs4 fc0 sc0 ls0 ws0">the value of ACREN. ACFE must be set for ACFGT to have any effect.</div><div class="t m0 x83 h7 y1268 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality</div><div class="t m0 x5 h7 y29f3 ff2 fs4 fc0 sc0 ls0 ws0">based on the values placed in CV1 and CV2.</div><div class="t m0 x83 h7 y29f4 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based</div><div class="t m0 x5 h7 y11ba ff2 fs4 fc0 sc0 ls0 ws0">on the values placed in CV1 and CV2.</div><div class="t m0 x97 h7 y29f5 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x4f h7 y29f6 ff2 fs4 fc0 sc0 ls0">ACREN</div><div class="t m0 x83 h7 y29f5 ff2 fs4 fc0 sc0 ls0 ws0">Compare Function Range Enable</div><div class="t m0 x83 h7 y29f7 ff2 fs4 fc0 sc0 ls0 ws0">Configures the compare function to check if the conversion result of the input being monitored is either</div><div class="t m0 x83 h7 y29f8 ff2 fs4 fc0 sc0 ls0 ws0">between or outside the range formed by CV1 and CV2 determined by the value of ACFGT. ACFE must be</div><div class="t m0 x83 h7 y16ac ff2 fs4 fc0 sc0 ls0 ws0">set for ACFGT to have any effect.</div><div class="t m0 x83 h7 y126f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Range function disabled. Only CV1 is compared.</div><div class="t m0 x83 h7 y2120 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Range function enabled. Both CV1 and CV2 are compared.</div><div class="t m0 x97 h7 y16b0 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x60 h7 y29f9 ff2 fs4 fc0 sc0 ls0">DMAEN</div><div class="t m0 x83 h7 y16b0 ff2 fs4 fc0 sc0 ls0 ws0">DMA Enable</div><div class="t m0 x83 h7 y16b1 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DMA is disabled.</div><div class="t m0 x83 h7 y16b2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event</div><div class="t m0 x5 h7 y1118 ff2 fs4 fc0 sc0 ls0 ws0">noted when any of the SC1n[COCO] flags is asserted.</div><div class="t m0 x1 h7 y16b4 ff2 fs4 fc0 sc0 ls0">1–0</div><div class="t m0 x50 h7 y173f ff2 fs4 fc0 sc0 ls0">REFSEL</div><div class="t m0 x83 h7 y16b4 ff2 fs4 fc0 sc0 ls0 ws0">Voltage Reference Selection</div><div class="t m0 x83 h7 y29fa ff2 fs4 fc0 sc0 ls0 ws0">Selects the voltage reference source used for conversions.</div><div class="t m0 x83 h7 y29fb ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Default voltage reference pin pair, that is, external pins V<span class="fs9 ws1a4 vb">REFH</span> and V<span class="fs9 vb">REFL</span></div><div class="t m0 x1b h7 y29fc ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x61 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 28 Analog-to-Digital Converter (ADC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>471</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
