<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/lsu_dcdp.v.html" target="file-frame">third_party/tests/utd-sv/lsu_dcdp.v</a>
time_elapsed: 0.106s


module lsu_dcdp (
	so,
	dcache_rdata_wb_buf,
	mbist_dcache_data_in,
	lsu_exu_dfill_data_w2,
	lsu_ffu_ld_data,
	stb_rdata_ramc_buf,
	rclk,
	si,
	se,
	rst_tri_en,
	dcache_rdata_wb,
	dcache_rparity_wb,
	dcache_rdata_msb_w0_m,
	dcache_rdata_msb_w1_m,
	dcache_rdata_msb_w2_m,
	dcache_rdata_msb_w3_m,
	lsu_bist_rsel_way_e,
	dcache_alt_mx_sel_e,
	cache_way_hit_buf2,
	morphed_addr_m,
	signed_ldst_byte_m,
	signed_ldst_hw_m,
	signed_ldst_w_m,
	merge7_sel_byte0_m,
	merge7_sel_byte7_m,
	merge6_sel_byte1_m,
	merge6_sel_byte6_m,
	merge5_sel_byte2_m,
	merge5_sel_byte5_m,
	merge4_sel_byte3_m,
	merge4_sel_byte4_m,
	merge3_sel_byte0_m,
	merge3_sel_byte3_m,
	merge3_sel_byte4_m,
	merge3_sel_byte7_default_m,
	merge3_sel_byte_m,
	merge2_sel_byte1_m,
	merge2_sel_byte2_m,
	merge2_sel_byte5_m,
	merge2_sel_byte6_default_m,
	merge2_sel_byte_m,
	merge0_sel_byte0_m,
	merge0_sel_byte1_m,
	merge0_sel_byte2_m,
	merge0_sel_byte3_default_m,
	merge0_sel_byte4_m,
	merge0_sel_byte5_m,
	merge0_sel_byte6_m,
	merge0_sel_byte7_default_m,
	merge1_sel_byte0_m,
	merge1_sel_byte1_m,
	merge1_sel_byte2_m,
	merge1_sel_byte3_default_m,
	merge1_sel_byte4_m,
	merge1_sel_byte5_m,
	merge1_sel_byte6_m,
	merge1_sel_byte7_default_m,
	merge0_sel_byte_1h_m,
	merge1_sel_byte_1h_m,
	merge1_sel_byte_2h_m,
	stb_rdata_ramc
);
	input rclk;
	input si;
	input se;
	output so;
	input rst_tri_en;
	input [63:0] dcache_rdata_wb;
	output [63:0] dcache_rdata_wb_buf;
	input [7:0] dcache_rparity_wb;
	output [71:0] mbist_dcache_data_in;
	output [63:0] lsu_exu_dfill_data_w2;
	output [63:0] lsu_ffu_ld_data;
	input [7:0] dcache_rdata_msb_w0_m;
	input [7:0] dcache_rdata_msb_w1_m;
	input [7:0] dcache_rdata_msb_w2_m;
	input [7:0] dcache_rdata_msb_w3_m;
	input [3:0] lsu_bist_rsel_way_e;
	input dcache_alt_mx_sel_e;
	input [3:0] cache_way_hit_buf2;
	input [7:0] morphed_addr_m;
	input signed_ldst_byte_m;
	input signed_ldst_hw_m;
	input signed_ldst_w_m;
	input merge7_sel_byte0_m;
	input merge7_sel_byte7_m;
	input merge6_sel_byte1_m;
	input merge6_sel_byte6_m;
	input merge5_sel_byte2_m;
	input merge5_sel_byte5_m;
	input merge4_sel_byte3_m;
	input merge4_sel_byte4_m;
	input merge3_sel_byte0_m;
	input merge3_sel_byte3_m;
	input merge3_sel_byte4_m;
	input merge3_sel_byte7_default_m;
	input merge3_sel_byte_m;
	input merge2_sel_byte1_m;
	input merge2_sel_byte2_m;
	input merge2_sel_byte5_m;
	input merge2_sel_byte6_default_m;
	input merge2_sel_byte_m;
	input merge0_sel_byte0_m;
	input merge0_sel_byte1_m;
	input merge0_sel_byte2_m;
	input merge0_sel_byte3_default_m;
	input merge0_sel_byte4_m;
	input merge0_sel_byte5_m;
	input merge0_sel_byte6_m;
	input merge0_sel_byte7_default_m;
	input merge1_sel_byte0_m;
	input merge1_sel_byte1_m;
	input merge1_sel_byte2_m;
	input merge1_sel_byte3_default_m;
	input merge1_sel_byte4_m;
	input merge1_sel_byte5_m;
	input merge1_sel_byte6_m;
	input merge1_sel_byte7_default_m;
	input merge0_sel_byte_1h_m;
	input merge1_sel_byte_1h_m;
	input merge1_sel_byte_2h_m;
	input [14:9] stb_rdata_ramc;
	output [14:9] stb_rdata_ramc_buf;
	wire [7:1] lsu_byp_byte_sign_extend;
	wire [7:0] byte0;
	wire [7:0] byte1;
	wire [7:0] byte2;
	wire [7:0] byte3;
	wire [7:0] byte4;
	wire [7:0] byte5;
	wire [7:0] byte6;
	wire [7:0] byte7;
	wire [7:1] sign_extend_g;
	wire [7:0] align_byte3;
	wire [7:0] align_byte2;
	wire [7:0] align_byte1_1h;
	wire [7:0] align_byte1_2h;
	wire [7:0] align_byte0_1h;
	wire [7:0] align_byte0_2h;
	wire [63:0] align_byte;
	wire merge7_sel_byte0;
	wire merge7_sel_byte7;
	wire merge6_sel_byte1;
	wire merge6_sel_byte6;
	wire merge5_sel_byte2;
	wire merge5_sel_byte5;
	wire merge4_sel_byte3;
	wire merge4_sel_byte4;
	wire merge3_sel_byte0;
	wire merge3_sel_byte3;
	wire merge3_sel_byte4;
	wire merge3_sel_byte7;
	wire merge3_sel_byte;
	wire merge2_sel_byte1;
	wire merge2_sel_byte2;
	wire merge2_sel_byte5;
	wire merge2_sel_byte6;
	wire merge2_sel_byte;
	wire merge0_sel_byte0;
	wire merge0_sel_byte1;
	wire merge0_sel_byte2;
	wire merge0_sel_byte3;
	wire merge0_sel_byte4;
	wire merge0_sel_byte5;
	wire merge0_sel_byte6;
	wire merge0_sel_byte7;
	wire merge1_sel_byte0;
	wire merge1_sel_byte1;
	wire merge1_sel_byte2;
	wire merge1_sel_byte3;
	wire merge1_sel_byte4;
	wire merge1_sel_byte5;
	wire merge1_sel_byte6;
	wire merge1_sel_byte7;
	wire merge0_sel_byte_1h;
	wire merge1_sel_byte_1h;
	wire merge1_sel_byte_2h;
	wire clk;
	assign clk = rclk;
	assign stb_rdata_ramc_buf[14:9] = stb_rdata_ramc[14:9];
	assign byte7[7:0] = dcache_rdata_wb[63:56];
	assign byte6[7:0] = dcache_rdata_wb[55:48];
	assign byte5[7:0] = dcache_rdata_wb[47:40];
	assign byte4[7:0] = dcache_rdata_wb[39:32];
	assign byte3[7:0] = dcache_rdata_wb[31:24];
	assign byte2[7:0] = dcache_rdata_wb[23:16];
	assign byte1[7:0] = dcache_rdata_wb[15:8];
	assign byte0[7:0] = dcache_rdata_wb[7:0];
	assign sign_extend_g[7:1] = lsu_byp_byte_sign_extend[7:1];
	assign dcache_rdata_wb_buf[63:0] = dcache_rdata_wb[63:0];
	assign mbist_dcache_data_in[71:0] = {dcache_rdata_wb_buf[63:0], dcache_rparity_wb[7:0]};
	wire merge0_sel_byte0_mxsel0;
	wire merge0_sel_byte1_mxsel1;
	wire merge0_sel_byte2_mxsel2;
	wire merge0_sel_byte3_mxsel3;
	assign merge0_sel_byte0_mxsel0 = (merge0_sel_byte0 &amp; ~rst_tri_en);
	assign merge0_sel_byte1_mxsel1 = (merge0_sel_byte1 &amp; ~rst_tri_en);
	assign merge0_sel_byte2_mxsel2 = (merge0_sel_byte2 &amp; ~rst_tri_en);
	assign merge0_sel_byte3_mxsel3 = (merge0_sel_byte3 | rst_tri_en);
	mux4ds #(8) align_byte0_1h_mx(
		.in0(byte0[7:0]),
		.in1(byte1[7:0]),
		.in2(byte2[7:0]),
		.in3(byte3[7:0]),
		.sel0(merge0_sel_byte0_mxsel0),
		.sel1(merge0_sel_byte1_mxsel1),
		.sel2(merge0_sel_byte2_mxsel2),
		.sel3(merge0_sel_byte3_mxsel3),
		.dout(align_byte0_1h[7:0])
	);
	wire merge0_sel_byte4_mxsel0;
	wire merge0_sel_byte5_mxsel1;
	wire merge0_sel_byte6_mxsel2;
	wire merge0_sel_byte7_mxsel3;
	assign merge0_sel_byte4_mxsel0 = (merge0_sel_byte4 &amp; ~rst_tri_en);
	assign merge0_sel_byte5_mxsel1 = (merge0_sel_byte5 &amp; ~rst_tri_en);
	assign merge0_sel_byte6_mxsel2 = (merge0_sel_byte6 &amp; ~rst_tri_en);
	assign merge0_sel_byte7_mxsel3 = (merge0_sel_byte7 | rst_tri_en);
	mux4ds #(8) align_byte0_2h_mx(
		.in0(byte4[7:0]),
		.in1(byte5[7:0]),
		.in2(byte6[7:0]),
		.in3(byte7[7:0]),
		.sel0(merge0_sel_byte4_mxsel0),
		.sel1(merge0_sel_byte5_mxsel1),
		.sel2(merge0_sel_byte6_mxsel2),
		.sel3(merge0_sel_byte7_mxsel3),
		.dout(align_byte0_2h[7:0])
	);
	assign align_byte[7:0] = (merge0_sel_byte_1h ? align_byte0_1h[7:0] : align_byte0_2h[7:0]);
	wire merge1_sel_byte0_mxsel0;
	wire merge1_sel_byte1_mxsel1;
	wire merge1_sel_byte2_mxsel2;
	wire merge1_sel_byte3_mxsel3;
	assign merge1_sel_byte0_mxsel0 = (merge1_sel_byte0 &amp; ~rst_tri_en);
	assign merge1_sel_byte1_mxsel1 = (merge1_sel_byte1 &amp; ~rst_tri_en);
	assign merge1_sel_byte2_mxsel2 = (merge1_sel_byte2 &amp; ~rst_tri_en);
	assign merge1_sel_byte3_mxsel3 = (merge1_sel_byte3 | rst_tri_en);
	mux4ds #(8) align_byte1_1h_mx(
		.in0(byte0[7:0]),
		.in1(byte1[7:0]),
		.in2(byte2[7:0]),
		.in3(byte3[7:0]),
		.sel0(merge1_sel_byte0_mxsel0),
		.sel1(merge1_sel_byte1_mxsel1),
		.sel2(merge1_sel_byte2_mxsel2),
		.sel3(merge1_sel_byte3_mxsel3),
		.dout(align_byte1_1h[7:0])
	);
	wire merge1_sel_byte4_mxsel0;
	wire merge1_sel_byte5_mxsel1;
	wire merge1_sel_byte6_mxsel2;
	wire merge1_sel_byte7_mxsel3;
	assign merge1_sel_byte4_mxsel0 = (merge1_sel_byte4 &amp; ~rst_tri_en);
	assign merge1_sel_byte5_mxsel1 = (merge1_sel_byte5 &amp; ~rst_tri_en);
	assign merge1_sel_byte6_mxsel2 = (merge1_sel_byte6 &amp; ~rst_tri_en);
	assign merge1_sel_byte7_mxsel3 = (merge1_sel_byte7 | rst_tri_en);
	mux4ds #(8) align_byte1_2h_mx(
		.in0(byte4[7:0]),
		.in1(byte5[7:0]),
		.in2(byte6[7:0]),
		.in3(byte7[7:0]),
		.sel0(merge1_sel_byte4_mxsel0),
		.sel1(merge1_sel_byte5_mxsel1),
		.sel2(merge1_sel_byte6_mxsel2),
		.sel3(merge1_sel_byte7_mxsel3),
		.dout(align_byte1_2h[7:0])
	);
	assign align_byte[15:8] = (((sign_extend_g[1] ? 8&#39;hff : 8&#39;h00) | (merge1_sel_byte_1h ? align_byte1_1h[7:0] : 8&#39;h00)) | (merge1_sel_byte_2h ? align_byte1_2h[7:0] : 8&#39;h00));
	wire merge2_sel_byte1_mxsel0;
	wire merge2_sel_byte2_mxsel1;
	wire merge2_sel_byte5_mxsel2;
	wire merge2_sel_byte6_mxsel3;
	assign merge2_sel_byte1_mxsel0 = (merge2_sel_byte1 &amp; ~rst_tri_en);
	assign merge2_sel_byte2_mxsel1 = (merge2_sel_byte2 &amp; ~rst_tri_en);
	assign merge2_sel_byte5_mxsel2 = (merge2_sel_byte5 &amp; ~rst_tri_en);
	assign merge2_sel_byte6_mxsel3 = (merge2_sel_byte6 | rst_tri_en);
	mux4ds #(8) align_byte2_1st_mx(
		.in0(byte1[7:0]),
		.in1(byte2[7:0]),
		.in2(byte5[7:0]),
		.in3(byte6[7:0]),
		.sel0(merge2_sel_byte1_mxsel0),
		.sel1(merge2_sel_byte2_mxsel1),
		.sel2(merge2_sel_byte5_mxsel2),
		.sel3(merge2_sel_byte6_mxsel3),
		.dout(align_byte2[7:0])
	);
	assign align_byte[23:16] = ((sign_extend_g[2] ? 8&#39;hff : 8&#39;h00) | (merge2_sel_byte ? align_byte2[7:0] : 8&#39;h00));
	wire merge3_sel_byte0_mxsel0;
	wire merge3_sel_byte3_mxsel1;
	wire merge3_sel_byte4_mxsel2;
	wire merge3_sel_byte7_mxsel3;
	assign merge3_sel_byte0_mxsel0 = (merge3_sel_byte0 &amp; ~rst_tri_en);
	assign merge3_sel_byte3_mxsel1 = (merge3_sel_byte3 &amp; ~rst_tri_en);
	assign merge3_sel_byte4_mxsel2 = (merge3_sel_byte4 &amp; ~rst_tri_en);
	assign merge3_sel_byte7_mxsel3 = (merge3_sel_byte7 | rst_tri_en);
	mux4ds #(8) align_byte3_1st_mx(
		.in0(byte0[7:0]),
		.in1(byte3[7:0]),
		.in2(byte4[7:0]),
		.in3(byte7[7:0]),
		.sel0(merge3_sel_byte0_mxsel0),
		.sel1(merge3_sel_byte3_mxsel1),
		.sel2(merge3_sel_byte4_mxsel2),
		.sel3(merge3_sel_byte7_mxsel3),
		.dout(align_byte3[7:0])
	);
	assign align_byte[31:24] = ((sign_extend_g[3] ? 8&#39;hff : 8&#39;h00) | (merge3_sel_byte ? align_byte3[7:0] : 8&#39;h00));
	assign align_byte[39:32] = (((sign_extend_g[4] ? 8&#39;hff : 8&#39;h00) | (merge4_sel_byte3 ? byte3[7:0] : 8&#39;h00)) | (merge4_sel_byte4 ? byte4[7:0] : 8&#39;h00));
	assign align_byte[47:40] = (((sign_extend_g[5] ? 8&#39;hff : 8&#39;h00) | (merge5_sel_byte2 ? byte2[7:0] : 8&#39;h00)) | (merge5_sel_byte5 ? byte5[7:0] : 8&#39;h00));
	assign align_byte[55:48] = (((sign_extend_g[6] ? 8&#39;hff : 8&#39;h00) | (merge6_sel_byte1 ? byte1[7:0] : 8&#39;h00)) | (merge6_sel_byte6 ? byte6[7:0] : 8&#39;h00));
	assign align_byte[63:56] = (((sign_extend_g[7] ? 8&#39;hff : 8&#39;h00) | (merge7_sel_byte0 ? byte0[7:0] : 8&#39;h00)) | (merge7_sel_byte7 ? byte7[7:0] : 8&#39;h00));
	wire [7:0] ld_data_msb_w0_m;
	wire [7:0] ld_data_msb_w1_m;
	wire [7:0] ld_data_msb_w2_m;
	wire [7:0] ld_data_msb_w3_m;
	wire [7:0] ld_data_msb_w0_g;
	wire [7:0] ld_data_msb_w1_g;
	wire [7:0] ld_data_msb_w2_g;
	wire [7:0] ld_data_msb_w3_g;
	assign ld_data_msb_w0_m[7:0] = dcache_rdata_msb_w0_m[7:0];
	assign ld_data_msb_w1_m[7:0] = dcache_rdata_msb_w1_m[7:0];
	assign ld_data_msb_w2_m[7:0] = dcache_rdata_msb_w2_m[7:0];
	assign ld_data_msb_w3_m[7:0] = dcache_rdata_msb_w3_m[7:0];
	dff_s #(32) ld_data_msb_stgg(
		.din({ld_data_msb_w0_m[7:0], ld_data_msb_w1_m[7:0], ld_data_msb_w2_m[7:0], ld_data_msb_w3_m[7:0]}),
		.q({ld_data_msb_w0_g[7:0], ld_data_msb_w1_g[7:0], ld_data_msb_w2_g[7:0], ld_data_msb_w3_g[7:0]}),
		.clk(clk),
		.se(se),
		.si(),
		.so()
	);
	wire [3:0] dcache_alt_rsel_way_m;
	wire dcache_alt_mx_sel_m;
	dff_s #(5) dcache_alt_stgm(
		.din({lsu_bist_rsel_way_e[3:0], dcache_alt_mx_sel_e}),
		.q({dcache_alt_rsel_way_m[3:0], dcache_alt_mx_sel_m}),
		.clk(clk),
		.se(se),
		.si(),
		.so()
	);
	wire [3:0] dcache_alt_rsel_way_g;
	wire dcache_alt_mx_sel_g;
	dff_s #(5) dcache_alt_stgg(
		.din({dcache_alt_rsel_way_m[3:0], dcache_alt_mx_sel_m}),
		.q({dcache_alt_rsel_way_g[3:0], dcache_alt_mx_sel_g}),
		.clk(clk),
		.se(se),
		.si(),
		.so()
	);
	wire [3:0] cache_way_mx_sel;
	assign cache_way_mx_sel[3:0] = (dcache_alt_mx_sel_g ? dcache_alt_rsel_way_g[3:0] : cache_way_hit_buf2[3:0]);
	wire signed_ldst_byte_g;
	wire signed_ldst_hw_g;
	wire signed_ldst_w_g;
	dff_s #(3) ldst_size_stgg(
		.din({signed_ldst_byte_m, signed_ldst_hw_m, signed_ldst_w_m}),
		.q({signed_ldst_byte_g, signed_ldst_hw_g, signed_ldst_w_g}),
		.clk(clk),
		.se(se),
		.si(),
		.so()
	);
	wire [7:0] morphed_addr_g;
	dff_s #(8) stgg_morphadd(
		.din(morphed_addr_m[7:0]),
		.q(morphed_addr_g[7:0]),
		.clk(clk),
		.se(se),
		.si(),
		.so()
	);
	wire sign_bit_w0_g;
	wire sign_bit_w1_g;
	wire sign_bit_w2_g;
	wire sign_bit_w3_g;
	assign sign_bit_w0_g = ((((((((morphed_addr_g[0] &amp; ld_data_msb_w0_g[7]) | (morphed_addr_g[1] &amp; ld_data_msb_w0_g[6])) | (morphed_addr_g[2] &amp; ld_data_msb_w0_g[5])) | (morphed_addr_g[3] &amp; ld_data_msb_w0_g[4])) | (morphed_addr_g[4] &amp; ld_data_msb_w0_g[3])) | (morphed_addr_g[5] &amp; ld_data_msb_w0_g[2])) | (morphed_addr_g[6] &amp; ld_data_msb_w0_g[1])) | (morphed_addr_g[7] &amp; ld_data_msb_w0_g[0]));
	assign sign_bit_w1_g = ((((((((morphed_addr_g[0] &amp; ld_data_msb_w1_g[7]) | (morphed_addr_g[1] &amp; ld_data_msb_w1_g[6])) | (morphed_addr_g[2] &amp; ld_data_msb_w1_g[5])) | (morphed_addr_g[3] &amp; ld_data_msb_w1_g[4])) | (morphed_addr_g[4] &amp; ld_data_msb_w1_g[3])) | (morphed_addr_g[5] &amp; ld_data_msb_w1_g[2])) | (morphed_addr_g[6] &amp; ld_data_msb_w1_g[1])) | (morphed_addr_g[7] &amp; ld_data_msb_w1_g[0]));
	assign sign_bit_w2_g = ((((((((morphed_addr_g[0] &amp; ld_data_msb_w2_g[7]) | (morphed_addr_g[1] &amp; ld_data_msb_w2_g[6])) | (morphed_addr_g[2] &amp; ld_data_msb_w2_g[5])) | (morphed_addr_g[3] &amp; ld_data_msb_w2_g[4])) | (morphed_addr_g[4] &amp; ld_data_msb_w2_g[3])) | (morphed_addr_g[5] &amp; ld_data_msb_w2_g[2])) | (morphed_addr_g[6] &amp; ld_data_msb_w2_g[1])) | (morphed_addr_g[7] &amp; ld_data_msb_w2_g[0]));
	assign sign_bit_w3_g = ((((((((morphed_addr_g[0] &amp; ld_data_msb_w3_g[7]) | (morphed_addr_g[1] &amp; ld_data_msb_w3_g[6])) | (morphed_addr_g[2] &amp; ld_data_msb_w3_g[5])) | (morphed_addr_g[3] &amp; ld_data_msb_w3_g[4])) | (morphed_addr_g[4] &amp; ld_data_msb_w3_g[3])) | (morphed_addr_g[5] &amp; ld_data_msb_w3_g[2])) | (morphed_addr_g[6] &amp; ld_data_msb_w3_g[1])) | (morphed_addr_g[7] &amp; ld_data_msb_w3_g[0]));
	wire [7:1] lsu_byp_byte_sign_extend_w0;
	assign lsu_byp_byte_sign_extend_w0[1] = (signed_ldst_byte_g &amp; sign_bit_w0_g);
	assign lsu_byp_byte_sign_extend_w0[2] = (signed_ldst_hw_g &amp; sign_bit_w0_g);
	assign lsu_byp_byte_sign_extend_w0[3] = lsu_byp_byte_sign_extend_w0[2];
	assign lsu_byp_byte_sign_extend_w0[4] = (signed_ldst_w_g &amp; sign_bit_w0_g);
	assign lsu_byp_byte_sign_extend_w0[5] = lsu_byp_byte_sign_extend_w0[4];
	assign lsu_byp_byte_sign_extend_w0[6] = lsu_byp_byte_sign_extend_w0[4];
	assign lsu_byp_byte_sign_extend_w0[7] = lsu_byp_byte_sign_extend_w0[4];
	wire [7:1] lsu_byp_byte_sign_extend_w1;
	assign lsu_byp_byte_sign_extend_w1[1] = (signed_ldst_byte_g &amp; sign_bit_w1_g);
	assign lsu_byp_byte_sign_extend_w1[2] = (signed_ldst_hw_g &amp; sign_bit_w1_g);
	assign lsu_byp_byte_sign_extend_w1[3] = lsu_byp_byte_sign_extend_w1[2];
	assign lsu_byp_byte_sign_extend_w1[4] = (signed_ldst_w_g &amp; sign_bit_w1_g);
	assign lsu_byp_byte_sign_extend_w1[5] = lsu_byp_byte_sign_extend_w1[4];
	assign lsu_byp_byte_sign_extend_w1[6] = lsu_byp_byte_sign_extend_w1[4];
	assign lsu_byp_byte_sign_extend_w1[7] = lsu_byp_byte_sign_extend_w1[4];
	wire [7:1] lsu_byp_byte_sign_extend_w2;
	assign lsu_byp_byte_sign_extend_w2[1] = (signed_ldst_byte_g &amp; sign_bit_w2_g);
	assign lsu_byp_byte_sign_extend_w2[2] = (signed_ldst_hw_g &amp; sign_bit_w2_g);
	assign lsu_byp_byte_sign_extend_w2[3] = lsu_byp_byte_sign_extend_w2[2];
	assign lsu_byp_byte_sign_extend_w2[4] = (signed_ldst_w_g &amp; sign_bit_w2_g);
	assign lsu_byp_byte_sign_extend_w2[5] = lsu_byp_byte_sign_extend_w2[4];
	assign lsu_byp_byte_sign_extend_w2[6] = lsu_byp_byte_sign_extend_w2[4];
	assign lsu_byp_byte_sign_extend_w2[7] = lsu_byp_byte_sign_extend_w2[4];
	wire [7:1] lsu_byp_byte_sign_extend_w3;
	assign lsu_byp_byte_sign_extend_w3[1] = (signed_ldst_byte_g &amp; sign_bit_w3_g);
	assign lsu_byp_byte_sign_extend_w3[2] = (signed_ldst_hw_g &amp; sign_bit_w3_g);
	assign lsu_byp_byte_sign_extend_w3[3] = lsu_byp_byte_sign_extend_w3[2];
	assign lsu_byp_byte_sign_extend_w3[4] = (signed_ldst_w_g &amp; sign_bit_w3_g);
	assign lsu_byp_byte_sign_extend_w3[5] = lsu_byp_byte_sign_extend_w3[4];
	assign lsu_byp_byte_sign_extend_w3[6] = lsu_byp_byte_sign_extend_w3[4];
	assign lsu_byp_byte_sign_extend_w3[7] = lsu_byp_byte_sign_extend_w3[4];
	assign lsu_byp_byte_sign_extend[7:1] = ((((cache_way_mx_sel[0] ? lsu_byp_byte_sign_extend_w0[7:1] : 7&#39;b0) | (cache_way_mx_sel[1] ? lsu_byp_byte_sign_extend_w1[7:1] : 7&#39;b0)) | (cache_way_mx_sel[2] ? lsu_byp_byte_sign_extend_w2[7:1] : 7&#39;b0)) | (cache_way_mx_sel[3] ? lsu_byp_byte_sign_extend_w3[7:1] : 7&#39;b0));
	dff_s #(37) stgg_mergesel(
		.din({merge7_sel_byte0_m, merge7_sel_byte7_m, merge6_sel_byte1_m, merge6_sel_byte6_m, merge5_sel_byte2_m, merge5_sel_byte5_m, merge4_sel_byte3_m, merge4_sel_byte4_m, merge3_sel_byte0_m, merge3_sel_byte3_m, merge3_sel_byte4_m, merge3_sel_byte7_default_m, merge3_sel_byte_m, merge2_sel_byte1_m, merge2_sel_byte2_m, merge2_sel_byte5_m, merge2_sel_byte6_default_m, merge2_sel_byte_m, merge0_sel_byte0_m, merge0_sel_byte1_m, merge0_sel_byte2_m, merge0_sel_byte3_default_m, merge0_sel_byte4_m, merge0_sel_byte5_m, merge0_sel_byte6_m, merge0_sel_byte7_default_m, merge1_sel_byte0_m, merge1_sel_byte1_m, merge1_sel_byte2_m, merge1_sel_byte3_default_m, merge1_sel_byte4_m, merge1_sel_byte5_m, merge1_sel_byte6_m, merge1_sel_byte7_default_m, merge0_sel_byte_1h_m, merge1_sel_byte_1h_m, merge1_sel_byte_2h_m}),
		.q({merge7_sel_byte0, merge7_sel_byte7, merge6_sel_byte1, merge6_sel_byte6, merge5_sel_byte2, merge5_sel_byte5, merge4_sel_byte3, merge4_sel_byte4, merge3_sel_byte0, merge3_sel_byte3, merge3_sel_byte4, merge3_sel_byte7, merge3_sel_byte, merge2_sel_byte1, merge2_sel_byte2, merge2_sel_byte5, merge2_sel_byte6, merge2_sel_byte, merge0_sel_byte0, merge0_sel_byte1, merge0_sel_byte2, merge0_sel_byte3, merge0_sel_byte4, merge0_sel_byte5, merge0_sel_byte6, merge0_sel_byte7, merge1_sel_byte0, merge1_sel_byte1, merge1_sel_byte2, merge1_sel_byte3, merge1_sel_byte4, merge1_sel_byte5, merge1_sel_byte6, merge1_sel_byte7, merge0_sel_byte_1h, merge1_sel_byte_1h, merge1_sel_byte_2h}),
		.clk(clk),
		.se(se),
		.si(),
		.so()
	);
	assign lsu_exu_dfill_data_w2[63:0] = align_byte[63:0];
	assign lsu_ffu_ld_data[63:0] = align_byte[63:0];
endmodule


</pre>