// Seed: 1835071673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg   id_5;
  logic id_6;
  assign id_2 = "";
  generate
    if (1) begin
      logic id_7 = 1;
      type_1 id_8 (
          .id_0(1),
          .id_1(1),
          .id_2(1),
          .id_3(1),
          .id_4(id_7)
      );
      initial begin
        id_5 <= 1;
      end
    end
  endgenerate
  assign id_5 = 1;
endmodule
