{
    "memories": {
        "sram": {
            "mem_name": "sram",
            "capacity": 512,
            "word_width": 16,
            "num_read_ports": 1,
            "num_write_ports": 1,
            "num_read_write_ports": 1,
            "write_info": [],
            "read_info": [],
            "read_write_info": [
                {
                    "latency": 1,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 0,
                        "max": 511
                    }
                }
            ],
            "write_width": 4,
            "read_width": 4,
            "chaining": 1,
            "write_width_bits": 2,
            "read_width_bits": 2,
            "write_bits": 7,
            "read_bits": 7,
            "addr_width": 9
        },
        "merged_agg_agg1": {
            "mem_name": "merged_agg_agg1",
            "capacity": 8,
            "word_width": 16,
            "num_read_ports": 2,
            "num_write_ports": 2,
            "num_read_write_ports": 0,
            "write_info": [
                {
                    "latency": 1,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 0,
                        "max": 4
                    }
                },
                {
                    "latency": 1,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 4,
                        "max": 8
                    }
                }
            ],
            "read_info": [
                {
                    "latency": 0,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 0,
                        "max": 4
                    }
                },
                {
                    "latency": 0,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 4,
                        "max": 8
                    }
                }
            ],
            "read_write_info": [],
            "write_width": 1,
            "read_width": 4,
            "chaining": 0,
            "write_width_bits": 1,
            "read_width_bits": 2,
            "write_bits": 3,
            "read_bits": 1,
            "addr_width": 3
        },
        "merged_tb_tb1": {
            "mem_name": "merged_tb_tb1",
            "capacity": 16,
            "word_width": 16,
            "num_read_ports": 2,
            "num_write_ports": 2,
            "num_read_write_ports": 0,
            "write_info": [
                {
                    "latency": 1,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 0,
                        "max": 8
                    }
                },
                {
                    "latency": 1,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 8,
                        "max": 16
                    }
                }
            ],
            "read_info": [
                {
                    "latency": 0,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 0,
                        "max": 8
                    }
                },
                {
                    "latency": 0,
                    "initiation_interval": 0,
                    "addr_domain": {
                        "min": 8,
                        "max": 16
                    }
                }
            ],
            "read_write_info": [],
            "write_width": 1,
            "read_width": 1,
            "chaining": 0,
            "write_width_bits": 1,
            "read_width_bits": 1,
            "write_bits": 4,
            "read_bits": 4,
            "addr_width": 4
        }
    },
    "edges": {
        "edge_0": {
            "from_signal": "agg",
            "to_signal": "sram",
            "dim": 6,
            "max_range": 65536,
            "max_stride": 65536
        },
        "edge_1": {
            "from_signal": "agg1",
            "to_signal": "sram",
            "dim": 6,
            "max_range": 65536,
            "max_stride": 65536
        },
        "edge_2": {
            "from_signal": "sram",
            "to_signal": "tb",
            "dim": 6,
            "max_range": 65536,
            "max_stride": 65536
        },
        "edge_3": {
            "from_signal": "sram",
            "to_signal": "tb1",
            "dim": 6,
            "max_range": 65536,
            "max_stride": 65536
        }
    }
}