[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADF5901WCCPZ production of ANALOG DEVICES from the text:24 GHz VCO and PGA  \nwith 2 -Channel PA O utput  \nData Sheet  ADF5901  \nRev.  B Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no  \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.  O\nne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  © 2015 –2017  Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \n24 GHz to 24.25 GHz voltage controlled oscillator (VCO)  \n2-channel 24  GHz power amplifier ( PA) with  8 dBm  output  \nSingle-e nded outputs \n2-channel muxed outputs with m ute function  \nProgrammable output p ower  \nN divider  output ( frequency discriminator)  \n24 GHz local oscillator ( LO) output buffer  \n250 MHz signal bandwidth  \nPower control detector  \nAuxiliary 8-bit ADC  \n±5°C t emperature sensor  \n4-wire serial peripheral interface ( SPI)  \nElectro static discharge (ESD) performance  \nHuman body model (HBM): 2 000 V  \nCharged device model (CDM): 250 V  \nQualified for automotive applications  \nAPPLICATIONS  \nAutomotive radar s \nIndustrial radars \nMicrowave radar sensors  Industrial sensors  \nPrecision instrumentation  \nTank level sensors  \nSmart sensors  \nDoor opening  \nEnergy saving  \nCommercial sensors: object detection and tracking  \nCars, boats, aircraft, and UAVs (drones):  collision avoidance  \nIntelligent transportation systems : intelligent traffic \nmonitoring and control  \nSurveillance and security  \nGENERAL DESCRIPTION  \nThe ADF5901 is a 24 GHz Tx monolithic microwave integrated \ncircuit  (MMIC) with  an on-chip , 24 GHz  VCO with PGA and \ndual Tx channels for r adar systems . The on-chip, 24 GHz VCO  \ngenerates the 24  GHz signal f or the two  Tx channels and the LO \noutput . Each Tx channel contains a power control circuit . There \nis also an on -chip temperature sensor.  \nControl of all the on -chip  registers is through a simple 4 -wire \ninterface.  \nThe ADF5901 comes in a compact 32 -lead, 5 mm × 5 mm \nLFCSP package.  \nFUNCTIONAL BLOCK DIA GRAM  \nF\nigure 1. TXOUT1\nTXOUT2\nLOOUTVTUNERSET\nGNDTX_AHI\nATESTRF_AHI AHI DVDD VREG C1 C2\nMUXOUT\nAUX AUXVCO_AHI\nREFIN\nN-DIVIDERVCO\nCALR-DIVIDER\nTEMPERA TURE\nSENSOR\nADC32-BIT\nDATA\nREGISTER\nDOUTLEDATACLK\nCE÷2\n÷2REFERENCE REGULATOR\nADC\nADCADF5901\n13336-001\nADF5901  Data Sheet  \n \nRev. B | Page 2  of 26 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nGeneral Description  ......................................................................... 1 \nFunctional Block Diagram  .............................................................. 1 \nRevision History  ............................................................................... 2 \nSpecificatio ns ..................................................................................... 3 \nTiming Specifications  .................................................................. 4 \nAbsolute Maximum Ratings  ............................................................ 6 \nESD Caution  .................................................................................. 6 \nPin Configuration and Function Descriptions  ............................. 7 \nTypical Performance Characteristics  ............................................. 9 \nTheory of Operation  ...................................................................... 11 \nReference Input Section  ............................................................. 11 \nRF INT Divider  ........................................................................... 11 \nINT, FRAC, and R Relationship  ............................................... 11 \nR Counter  .................................................................................... 11 \nInput Shift Register ..................................................................... 11 \nProgram Modes  .......................................................................... 11 \nRegister Maps  .................................................................................. 13 \nRegister 0  ..................................................................................... 15 \nRegister 1  ..................................................................................... 16 Register 2  ..................................................................................... 17 \nRegister 3  ..................................................................................... 18 \nRegister 4  ..................................................................................... 19 \nRegister 5  ..................................................................................... 20 \nRegister 6  ..................................................................................... 20 \nRegister 7  ..................................................................................... 21 \nRegister 8  ..................................................................................... 22 \nRegister 9  ..................................................................................... 22 \nRegister 10  ................................................................................... 23 \nRegister 11  ................................................................................... 23 \nInitialization Sequence  .............................................................. 23 \nRecalibration Sequence  ............................................................. 23 \nTemperature Sensor  ................................................................... 24 \nRF Synthesis: a Worked Example  ............................................. 24 \nApplications Information  .............................................................. 25 \nApplication of the ADF5901 in FMCW Radar  ...................... 25 \nOutline Dimensions  ....................................................................... 26 \nOrdering Guide  .......................................................................... 26 \nAutomotive Products  ................................................................. 26 \n \n \nREVISION HISTORY  \n8/2017— Rev. A to Rev. B  \nChanges to Figure 17 ...................................................................... 13 \nChanges to Figure 20  ...................................................................... 17 \nUpdated Outline Dimensions  ....................................................... 27 \nChanges to Ordering Guide  .......................................................... 27 \n \n7/2016— Rev. 0 to Rev. A  \nChanges to Applications Section  .................................................... 1 Changes to Initialization Sequence Section and Recalibration \nSequence Section  ............................................................................ 23 \n \n12/2015—Revision 0: Initial Version  \n \n \n \n \n \n \nData Sheet  ADF5901 \n \nRev. B | Page 3 of 26 SPECIFICATIONS \nAHI = TX_AHI = RF_AHI = VCO_AHI = DVDD  = 3.3  V ± 5 %, AGND = 0 V , dBm referred to 50 Ω, T A = T MAX to T MIN, unless otherwise \nnoted . Operating temperature range is − 40°C to + 105°C. \nTable 1.  \nParameter  Min  Typ  Max  Unit  Test Condition s/Comments  \nOPERATING CONDITIONS       \nRF Frequency Range  24  24.25  GHz   \nVCO CHARACTERISITICS       \nVTUNE 1  2.8 V  \nVTUNE Impedance   100  kΩ  \nVCO Phase Noise Performance       \nAt 100 kHz Offset   −88  dBc/Hz   \nAt 1 MHz Offset   −108  dBc/Hz   \nAt 10 MHz Offset   −128  dBc/Hz   \nAmplitude Noise   −150  dBc/Hz  At 1 MHz offset  \nStatic Pulling  fVCO Change vs. Load   ±2  MHz Open -loop  into 2:1 voltage standing wave ratio \n(VSWR ) load  \nDynamic Pulling T x On/Off Switch Change   ±10  MHz Open -loop  \nDynamic Pulling  Tx to Tx Switch Change   ±5  MHz Open -loop  \nPushing fVCO Change vs. AHI Change   ±5  MHz /V Open -loop  \nSpurious Level Harmonics   −30  dBc  \nSpurious Level Nonh armonics   <−70  dBc  \nPOWER SUPPLIES       \nAHI, TX_AHI, RF_AHI, VCO_AHI, DVDD 3.135  3.3 3.465  V  \nTotal Current, I TOTAL1  170  mA  \nSoftware Power -Down Mode   500  µA  \nHardware Power -Down Mode   200  µA  \nTx OUTPUT       \nOutput Power  2 8 10 dBm   \nOutput Impedance   50  Ω  \nOn/Off Isolation   30  dB Single Tx output switched on/off  \nTx to Tx Isolation   25  dB  \nPowe r-Up/Power -Down Time   200  ns  \nLO OUTPUT       \nOutput Power  −7 −1 +5 dBm   \nOutput Impedance   50  Ω  \nOn/Off Isolation   30  dB  \nAUX PIN OUTPUT       \nOutput Power  −9 −5 0 dBm  Single -ended  \nOutput Frequency      \nDivide by 2 Output  12  12.125  GHz   \nDivide by 4 Output  6  6.0625  GHz   \nOutput Impedance   200  Ω Differential  \nOn/Off Isolation   30  dB  \nAUX to LO Isolation   30  dB  \nTEMPERATURE SENSOR       \nAnalog Accuracy   ±5  °C Following one -point calibration  \nDigital Accuracy   ±5  °C Following one -point calibration  \nSensitivity   6.4  mV/°C  \nADF5901 Data Sheet  \n \nRev. B | Page 4 of 26 Parameter  Min  Typ  Max  Unit  Test Condition s/Comments  \nADC       \nResolution   8  Bits  \nIntegr al Nonlinearity ( INL)  ±1  LSB  \nDifferential Nonlinearity ( DNL)  ±1  LSB  \nLeast Significant Bit ( LSB)  7.4  mV  \nREFIN CHARACTERISITICS       \nREF IN Input Frequency 10  260 MHz  −5 dBm minimum  to +9 dBm max imum biased \nat AHI/2 (ac coupling ensures 1.8/2 bias); for \nfrequencies < 10 MHz, use a dc -coupled, CMOS -\ncompatible square wave with a slew rate > \n25 V/µs  \nREF IN Input Capacitance   1.2 pF  \nREF IN Input Current    ±100  µA  \nLOGIC INPUTS       \nInput Voltage       \nHigh (VIH) 1.4   V  \nLow ( VIL)    0.6 V  \nInput Current  (IINH, IINL)   ±1 µA  \nInput Capacitance  (CIN)   10 pF  \nLOGIC OUTPUTS       \nOutput Voltage       \nHigh (VOH)2 VDD − \n0.4   V  \nLow (VOL)   0.4 V  \nOutput Current       \nHigh (I OH)   500 µA  \nLow (I OL)   500 µA  \n \n1 TA = 25°C; AHI = 3.3 V; f REFIN = 100 MHz; RF = 24.125 GHz following initialization sequence in the Initialization Sequence  section . \n2 VDD selected from IO l evel bit (DB11 in Register 3).  \n \nTIMING SPECIFICATION S \nAHI = TX_AHI = RF_AHI = VCO_AHI = DVDD = 3.3 V ± 5%, AGND = 0 V , dBm referred to 50 Ω, T A = TMIN to TMAX, unless otherwise \nnoted. Operating temperature range is − 40°C to + 105°C. \nTable 2. Write Timing  \nParameter  Limit at T MIN to T MAX  Unit  Description  \nt1 20 ns min  LE setup time  \nt2 10 ns min  DATA to CLK setup time  \nt3 10 ns min  DATA to CLK hold time  \nt4 25 ns min  CLK high duration  \nt5 25 ns min  CLK low duration  \nt6 10 ns min  CLK to LE setup time  \nt7 20 ns min  LE pulse width  \nt8 10 ns max  LE setup time to DOUT  \nt9 15 ns max  CLK setup time to DOUT  \n \nData Sheet  ADF5901  \n \nRev. B | Page 5  of 26 Write Timing Diagram \n \nFigure 2. Write Timing Diagram  \n \nFigure 3. Load Circuit for DOUT/ MUXOUT Timing, C L = 10 pF  \n CLK\nDATA\nLEDB30DB1\n(CONTROL BIT C2)DB2\n(CONTROL BIT C3)DB0 (LSB)\n(CONTRO L BIT C1)\nt1t2 t3t4 t5\nt7\nt6DB31 (MSB)\nDB0 DB1\nt8\nt9DB31\n(MSB)DB30 DOUT\n13336-002\n500µA IOL\n500µA IOHVDD/2TO DOUT AND\nMUXOUT PINSCL10pF\n13336-003\nADF5901 Data Sheet  \n \nRev. B | Page 6 of 26 ABSOLUTE MAXIMUM RAT INGS \nTable 3. \nParameter  Rating  \nAHI to GND  −0.3 V to +3.9 V \nAHI to TX_AHI  −0.3 V to +0.3 V  \nAHI to RF_AHI  −0.3 V to +0.3 V  \nAHI to VCO_AHI  −0.3 V to +0.3 V  \nAHI to DVDD  −0.3 V to +0.3 V  \nVTUNE to GND  −0.3 V to +3.6 V \nDigital Input /Output  Voltage to GND  −0.3 V to DVDD + 0.3 V  \nOperating Temperature Range  −40 °C to +105 °C \nStorage Temperature Range  −65° C to +150°C \nMaximum Junction Temperature  150°C \nθJA Thermal Impedance1 (Paddle  \nSoldered)  40.83 °C/W  \nReflow Soldering   \nPeak Temperature  260°C \nTime at Peak Temperature  40 sec  \nTransistor Count   \nCMOS  177, 381 \nBipolar  2315  \nESD  \nCharged Device Model  250 V \nHuman Body Model  2000 V \n \n1 Two signal planes (that is, on top and bottom surfaces of the board), two  \nburied planes , and nine vias.   \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these \nor any other conditions above those indicated in the  operational \nsection of this specification is not implied. Operation beyond \nthe maximum operating conditions for extended periods may \naffect product reliability.  \nESD CAUTION  \n \n \n \n \n \nData Sheet  ADF5901  \n \nRev. B | Page 7  of 26 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS \n \nFigure 4. Pin Configuration  \nTable 4. Pin Function Descriptions  \nPin No.  Mnemonic  Description  \n1, 3, 6, 8, \n10, 12, 13, \n19 GND  RF Ground. Tie a ll ground pins together.  \n2 TX OUT1 24 GHz T x Output  1. \n4, 5 TX_AHI  Voltage Supply for the T x Section. Connect decoupling capacitors (0.1 μ F, 1 nF, and 10 pF) to the ground plane \nas close as possible to this pin. TX_AHI must be the same value as AHI.  \n7 TX OUT2 24 GHz T x Output  2. \n9 ATEST  Analog Test Pin . \n11 LO OUT LO Output .  \n14 RF_AHI  Voltage Supply for the RF Section. Connect decoupling capacitors (0.1 μ F, 1 nF, and 10 pF) to the ground plane \nas close as possible to this pin. RF_AHI must be the same value as AHI.  \n15 REF IN Reference Input. This pin is a CMOS input with a nominal threshold of DVDD /2 and a dc equivalent input \nresistance of 100 kΩ. See Figure 14. This input can be driven from a TTL or CMOS c rystal oscilla tor, or it can be \nac-coupled.  \n16 AHI Voltage Supply for the Analog Section. Connect decoupling capacitors (0.1 μ F, 1 nF, and 10 pF) to the ground \nplane as close as possible to this pin.  \n17 DVDD Digital Power Supply. This supply may range from 3.135 V to 3.465 V. Place d ecoupling capacitors (0.1 μF, 1 nF, \nand 10 pF) to the ground plane as close as possible to this pin. DVDD  must be the same value as AHI . \n18 VREG  Internal 1.8  V Regulator Output . Connect a 220 nF capacitor to ground as close as possible to this pin.  \n20 CE Chip Enable. A logic low on this pin powers down the device. Taking the pin high powers up the device, \ndepending on the s tatus of the power -down bit, PD1.  \n21 CLK  Serial Clock Input. This serial clock input clock s in the serial data to the registers. The data is latched into the \n32-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.  \n22 DATA  Serial Data Input. The serial data is loaded MSB first with the four LSBs as  the control bits.  This input is a high \nimpedance CMOS input.  \n23 LE Load Enable, CMOS Input. When LE goes high, the data stored in the shif t registers is loaded into one of the \n16 latches with the latch selected via  the control bits.   \n24 DOUT  Serial Data Output.  \n25 MUXOUT  Multiplexer Output. This multiplexer output allows either the scaled RF or the scaled reference frequency to be \naccessed externally.  \n26 RSET Resistor Setting Pin. Connecting a 5.1 kΩ resistor between this pin and GND sets an  internal  current. The \nnominal voltage potential at the RSET pin is 0.62  V. \n27 AUX  Auxiliary  Output. The VCO /2 output or VCO/4  is available.  \n28 AUX  Complementary Auxiliary Output.  The VCO/2 output or VCO/4 is available.  GND\nNOTES\n1. THE LFCS P HAS AN EXPOSED PAD\n    TH AT MUST BE CONNECTED TO GND.TXOUT1\nGND\nTX_AHI\nTX_AHI\nGND\nTXOUT2\nGNDDOUT\nLE\nDATA\nCLK\nCE\nGND\nVREG\nDVDDATESTGNDLO\nOUTGNDGNDRF_AHI\nREF\nINAHI\nC2C1VCO_AHIV\nTUNEAUXAUXR\nSETMUXOUT\n24\n23\n22\n21\n20\n19\n18\n171\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n1632\n31\n30\n29\n28\n27\n26\n25\nADF5901\nTOP VIEW\n(Not to Scale)\n13336-004\nADF5901  Data Sheet  \n \nRev. B | Page 8  of 26 Pin No.  Mnemonic  Description  \n29 VTUNE Control Input to the VCO. This voltage determines the output.  \n30 VCO_AHI  Voltage Supply for the VCO Section. Connect decoupling capacitors (0.1 μ F, 1 nF, and 10 pF) to the ground \nplane as close as possible to this pin. VCO_AHI must be the same value as AHI.  \n31 C1 Decoupling Capacitor  1. Place a  47 nF capacitor to ground as close as possible to this pin.  \n32 C2 Decoupling Capacitor  2. Place a  220 nF capacitor to ground as close as possible to this pin.  \n EP Exposed Pad. The LFCSP has an exposed pad that must be connected to GND.  \nData Sheet  ADF5901  \n \nRev. B | Page 9  of 26 TYPICAL PERFORMANCE CHARACTERISTICS \n \nFigure 5. Tx Output Power vs. Output Frequency  \n \n \nFigure 6. Transmitter 1 ( Tx1) Output Power Variation with Temperature and \nSupply vs. Output Frequency  \n \nFigure 7. Tx Output Power vs. Tx Amplitude Calibration Reference Code   \nFigure 8. LO Output Power vs. Output Frequency  \n \n \nFigure 9. AUX/ AUX  Output Power vs. Output Frequency with Divide by 2  \nSelected  \n \nFigure 10. AUX/ AUX  Output Power vs. Output Frequency with Divide by 4  \nSelected  024681012\n23.95 24.00 24.05 24.10 24.15 24.20 24.25 24.30OUTPUT POWER (dBm)\nOUTPUT FREQUENCY  (GHz)–40°C\n+25°C\n+105°CTx1\nTx2\n13336-005OUTSIDE OF SPECIFIED RANGE\n024681012\n23.95 24.00 24.05 24.10 24.15 24.20 24.25 24.30OUTPUT POWER (dBm)\nOUTPUT FREQUENCY  (GHz)–40°C\n+25°C\n+105°C3.300V\n3.465V3.135V\n13336-006OUTSIDE OF SPECIFIED RANGE\n–20–15–10–5051015\n0 10 20 30 40 50 60 70 80 90 100OUTPUT POWER (dBm)\nTxAMPLITUDE CALIBR ATION REFERENCE CODE–40°C\n+25°C\n+105°C\n13336-007–8–6–4–204\n26\n23.95 24.00 24.05 24.10 24.15 24.20 24.25 24.30OUTPUT POWER (dBm)\nOUTPUT FREQUENCY  (GHz)–40°C\n+25°C\n+105°C\nOUTSIDE OF SPECIFIED RANGE\n13336-008\n–10–9–8–7–6–5–4–3–2–10\n11.99 12.01 12.03 12.05 12.07 12.09 12.11 12.13OUTPUT POWER (dBm)\nOUTPUT FREQUENCY  (GHz)–40°C\n+25°C\n+105°CAUX\nAUX\nOUTSIDE OF SPECIFIED RANGE\n13336-009\n–5–4–3–2–1012345\n5.99 6.00 6.01 6.02 6.03 6.04 6.05 6.06 6.07OUTPUT POWER (dBm)–40°C\n+25°C\n+105°CAUX\nAUX\nOUTSIDE OF SPECIFIED RANGE\nOUTPUT FREQUENCY  (GHz)\n13336-010\nADF5901  Data Sheet  \n \nRev. B | Page 10 of 26  \nFigure 11. V TUNE  Frequency Range \n \n \nFigure 12. Open -Loop Phase Noise on T x1 Output at 24.125 GHz   \nFigure 13. ATEST Voltage and ADC Code vs. Temperature  \n \n \n 00.51.01.52.02.53.03.5\n23.75 23.88 24.10 24.13 24.25 24.38 24.50VTUNE  (V)\nOUTPUT FREQUENCY  (GHz)13336-011–40°C\n+25°C\n+105°C\nOUTSIDE OF SPECIFIED RANGE\n–150–140–130–120–110–100–90–80–70–60–50–40–30–20–100\n1k 10k 100k 1M 10MPHASE NOISE (dBc/Hz)\nFREQUENC Y OFFSET (Hz)\n13336-012050100150200250\n00.20.40.60.81.01.21.41.61.8\n–40\n–30\n–20\n–10\n0\n10\n20\n30\n40\n50\n60\n70\n80\n90\n100\n110\n120\nADC CODE (Count)ATEST (V)\nTEMPER ATURE (ºC)\n13336-013\nData Sheet  ADF5901  \n \nRev. B | Page 11 of 26 THEORY OF OPERATION \nREFERENCE INPUT SECTION  \nThe reference input stage is shown in Figure 14. SW1 and SW2 \nare normally closed switches. SW3 is normally open. When \npower -down is initiated, SW3 is closed and SW1 and SW2 are \nopened. This configuration ensures that there is no loading of \nthe REF IN pin on power -down.  \n \nFigure 14. Reference Input Stage  \nRF INT DIVIDER  \nThe RF INT counter allows a division ratio in the RF  feedback \ncounter. Division ratios from 75  to 4095 are allowed.  \nINT, FRAC, AND R REL ATIONSHIP  \nGenerate the RF VCO frequency (RF OUT) using t he INT and \nFRAC values in conjunction with the R  counter , as follows:  \nRF OUT = fREF × (INT + (FRAC /225)) × 2 (1) \nwhere:  \nRF OUT is the output frequency of internal  VCO .  \nfREF is the internal reference frequency.  \nINT is the preset divide ratio of the binary 12 -bit counter  \n(75 to 4095).  \nFRAC  is the numerator of the fractional division (0 to 225 − 1).  \nfREF = REF IN × ((1 + D )/(R × (1 + T ))) (2) \nwhere:   \nREF IN is the reference input frequency.  \nD is the REF IN doubler bit ( 0 or 1). \nR is the preset divide ratio of the binary, 5 -bit, programmable \nreference counter ( 1 to 32). \nT is the REF IN divide  by 2 bit (0 or 1).  \n \nFigure 15. RF N Divider   \nFigure 16. Reference Divider  \nR COUNTER  \nThe 5-bit R  counter allows the input reference frequency  (REF IN) \nto be divided down to supply  the reference clock to the VCO \ncalibration block . Division ratios from 1 to 32 are allowed.  \nINPUT SHIFT REGISTER  \nThe ADF5901 digital section includes a 5 -bit RF R counter,  \na 12- bit RF N  counter, and a 25 -bit FRAC counter. Data is \nclocked into the 32 -bit input shift register on each rising edge of \nCLK. The data is clocked in MSB first. Data is transferred from the input shift register to one of 12 latches on the rising edge of \nLE. The dest ination latch is determined by the state of the five  \ncontrol bits ( C5, C4, C3, C2, and C1) in the input shift register. \nThese are the five  LSBs ( DB4, DB3, DB2, DB1, and DB0, \nrespectively), as shown in Figure 2. Table 5 show s the truth \ntable for these bits. Figure 17 and Figure 18 show a summary of \nhow the latches are programmed.  \nPROGRAM MODES  \nTable 5 and Figure 19 through Figure 30 show how to set up the \nprogram modes in the ADF5901.  \nSeveral settings in the ADF5901  are double buffered. These \ninclude the LSB fractional value, R  counter value (R divider) , \nreference doubler , clock divider , RDIV2 , and MUXOUT . This \nmeans that two events must occur before the device  uses a new \nvalue for any of the double -buffered settings. First, the new \nvalue is latched into the device by writing to the appropriate \nregister. Second, a new write must be performed on Register R5 .  \nFor example, updating the fractional value can involve a write to \nthe 13 LSB bits in Register R6 and the 12 MSB bits in Register R5. \nWrite to Register R6  first, followed by the wri te to Register R5. \nThe frequency change begins after the write to Register R0. \nDouble buffering ensure s that the bits written to in Register R6 \ndo not take ef fect until after the write to Register R5. \n BUFFERTORCOUNTER REFIN100kΩ NC\nSW2\nSW3\nNONC\nSW1POWER-DOWN\nCONTROL\n13336-014\nTHIRD-ORDER\nFRACTIONA L\nINTERPOL ATOR\nFRAC\nVALUEINT\nREGRF N DIVIDER N= INT+FRAC /225\nFROM RF\nINPUT S TAGETO CAL\nBLOCKN COUNTER\n13336-015×2\nDOUBLER5-BIT\nR COUNTER\n÷2\nDIVIDERTO CAL\nBLOCKREFINR DIVIDER\n13336-016\nADF5901  Data Sheet  \n \nRev. B | Page 12 of 26 Table 5. C5, C4, C3, C2, and C1 Truth Table  \nControl Bits  \nC5 (DB4 ) C4 (DB3 ) C3 (DB2 ) C2 (DB1 ) C1 (DB0)  Register  \n0 0 0 0 0 R0 \n0 0 0 0 1 R1 \n0 0 0 1 0 R2 \n0 0 0 1 1 R3 \n0 0 1 0 0 R4 \n0 0 1 0 1 R5 \n0 0 1 1 0 R6 \n0 0 1 1 1 R7 \n0 1 0 0 0 R8 \n0 1 0 0 1 R9 \n0 1 0 1 0 R10 \n0 1 0 1 1 R11 \n \n  \nData Sheet  ADF5901  \n \nRev. B | Page 13 of 26 REGISTER MAPS  \n \nFigure 17. Register Summary  (Register 0 to Register 6)   1DBR = DOUBLE BUFFERED REGISTER—BUFFERED BY THE WRITE TO REGISTER 5.REGISTER 0 (R0)\nREGISTER 1 (R1)\nREGISTER 3 (R3)\nREGISTER 4 (R4)REGISTER 2 (R2)\nREGISTER 5 (R5)\nREGISTER 6 (R6)DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n1 0 0 0 0 0 0 0CONTROL\nBITS\nAG2 AG1 AG0 AD 1 1 1 1 PRC PNC 1 Tx2C Tx1C PVCO VCAL PADC PTx2 PTx1 PLO C4(0) C3(0) C2(0) C1(0) C5(0)PUP LOPUP Tx1PUP Tx2PUP ADCVCO CALPUP VCOTx1 AMP CALTx2 AMP CALPUP NCNTRPUP RCNTRAUX DIV RESERVEDAUX BUFFER\nGAIN RESERVED\nRESERVED\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n1 1 1 1 1 1 1 1CONTROL\nBITS\n1 1 1 1 0 1 1 1 1 1 1 C4(0) C3(0) C2(0) C1(1)Tx AMP CAL REF CODE\nC5(0) TAR7 TAR6 TAR5 TAR4 TAR3 TAR2 TAR1 TAR0\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0CONTROL\nBITS\n0 0 0 0 0 1 0 AS AA0 AA0 AC7 AC6 AC5 AC4 AC3 AC2 AC1 AC0 C4(0) C3(0) C2(1) C1(0)RESERVED ADC CLOCK DIVIDERADC\nAVERAGEADC START\nC5(0)\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 M3 M2 M1 M0 IOL RC5 RC4 RC3 RC2 RC1 RC0 C4(0) C3(0) C2(1) C1(1)CONTROL\nBITSMUXOUT RESERVED\nC5(0)READBACK CONTROLIO LEVEL\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 AB9 AB8 AB7 AB6 AB5 AB4 AB3 AB2 AB1 AB0 C4(0) C3(1) C2(0) C1(0)CONTROL\nBITS RESERVED RESERVED\nTEST BUS\nTO PIN\n0 0 NDM 0 0 0 0 TBA TBPANALOG TEST BUS\nC5(0)TEST BUS\nTO ADC\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 N0 F24 F23 F22 F21 F20 F19 F18 F17 F16 F15 F14 F13 C4(0) C3(1) C2(0) C1(1)CONTROL\nBITSRESERVED FRAC MSB WORD INTEGER WORD\nC5(0)\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 F12 F11 F10 F9 F8 F7 F6 F5 F4 F3 F2 F1 F0 C4(0) C3(1) C2(1) C1(0)CONTROL\nBITSFRAC LSB WORD\nC5(0)DBR1RESERVEDRESERVED\nDBR1\n13336-017N DIV TO\n MUXOUT EN\nADF5901  Data Sheet  \n \nRev. B | Page 14 of 26  \nFigure 18. Register Summary  (Register 7 to Register 11)  \n 1DBR = DOUBLE BUFFERED REGISTER—BUFFERED B Y THE WRITE TO REGISTER 5.REGISTER 7 (R7)\nREGISTER 8 (R8)\nREGISTER 10 (R10)REGISTER 9 (R9)DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 MR 1CONTRO L\nBITS\nRD2 RD R4 R3 R2 R1 R0 C4(0) C3(1) C2(1) C1(1) C5(0)REF DOUBLERRDIV2 RESE RVED\nMASTER\nRESET R DIVIDER DBR1DBR1DBR1\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 1 0 0 0 0 0 0CONTRO L\nBITS\n0 0 0 0 0 0 0 0 0 FC9 FC8 FC7 FC6 FC5 FC4 FC3 FC2 FC1 FC0 C4(1) C3(0) C2(0) C1(0)FREQENC Y CAL DIVIDER\nC5(0)RESE RVED\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 1 0 1 0 1 0 0CONTRO L\nBITS\n0 1 0 0 0 0 0 1 0 1 1 1 0 0 1 0 0 1 C4(1) C3(0) C2(0) C1(1) C5(0)RESE RVED\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 1 1 1 0 1 0 0 1 1 0 0 1 0 1 0 1 0 0 1 1 0 0 1 0 C4(1) C3(0) C2(1) C1(0)CONTRO L\nBITSRESE RVED\nC5(0)CLOCK DIVIDER\nC1D11C1D10 C1D9 C1D8 C1D7 C1D6 C1D5 C1D4 C1D3 C1D2 C1D1 C1D0DBR1RESE RVED\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CR C4(1) C3(0) C2(1) C1(1)CONTRO L\nBITSRESE RVED\nC5(0)REGISTER 11 (R11)\nCNTR\nRESET\n13336-018\nData Sheet  ADF5901  \n \nRev. B | Page 15 of 26  \nFigure 19. Register 0 (R0)   \n \nREGISTER 0 \nControl Bits  \nWith Bits[C5:C1] set to 00000, Register R0 is programmed. \nFigure 19 shows the input data format for programming this \nregister. \nAuxiliary Buffer Gain  \nBits[DB23:DB21] set the auxiliary output buffer gain (see \nFigure 19). \nAuxiliary Divide  by 2 \nBit DB20 selects the auxiliary output divider. Setting this bit to 0 \nselects divide by 2 (6 GHz output) . Setting the bit to 1 selects \ndivide  by 1 (12 GHz output) . \nPower -Up R Counter  \nBit DB15 provides the power -up bit for the R counter block. \nSetting this bit to 0 performs a power -down of the counter block.  \nSetting this bit to 1 returns the counter block to normal \noperation.  Power -Up N Counter  \nBit DB14 provides the power -up bit for the N  counter block. \nSetting this bit to 0 performs a power -down of the counter \nblock. Setting this bit to 1 returns the counter block to normal \noperation.  \nTx2 Amplitude Calibration  \nBit DB12 provides the control bit for amplitude calibration of  \nthe Transmitter  2 (Tx2) output. Set this bit to 0 for normal \noperation. Setting this bit to 1 performs an amplitude \ncalibration of the Tx2 output.  \nTx1 Amplitude Calibration  \nBit DB11 provides the control bit for amplitude calibration of \nthe Tx1 output. Set this bit to 0 for normal operation. Setting \nthis bit to 1 performs an amplitude calibration of the Tx1 \noutput.  \nPower -Up VCO  \nBit DB10 provides the power -up bit for the VCO. Setting this bit \nto 0 performs a power -down of the VCO. Setting this b it to 1 \nperforms a power -up of the VCO.  DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n1 0 0 0 0 0 0 0CONTROL\nBITS\nAG2 AG1 AG0 AD 1 1 1 1 PRC PNC 1 Tx2C Tx1C PVCO VCAL PADC PTx2 PTx1 PLO C4(0) C3(0) C2(0) C1(0) C5(0)PUP LOPUP Tx1PUP Tx2PUP ADCVCO CALPUP VCOTx1 AMP CALTx2 AMP CALPUP NCNTRPUP RCNTRAUX DIV RESERVEDAUX BUFFER\nGAIN\nPLO\n0\n1PUP LO\nPOWER UP LOPOWER DOWN LO\nPTx1\n0\n1PUP Tx1\nPOWER UP Tx1POWER DOWN Tx1\nPTx2\n0\n1PUP Tx2\nPOWER UP Tx2POWER DOWN Tx2\nPADC\n0\n1PUP ADC\nPOWER UP ADCPOWER DOWN ADC\nVCAL\n0\n1VCO CAL\nVCO FULL CALNORMAL OPERATION\nPVCO\n0\n1PUP VCO\nPOWER UP VCOPOWER DOWN VCOTx1C\n0\n1Tx1 AMP CAL\nTx1 AMP CALNORMAL OPERATIONTx2C\n0\n1Tx2 AMP CAL\nTx2 AMP CALNORMAL OPERATIONAD\n0\n1AUX DIV\nDIV 1DIV 2\nPNC\n0\n1PUP NCNTR\nPOWER UP NCNTRPOWER DOWN NCNTRPNC\n0\n1PUP RCNTR\nPOWER UP RCNTRPOWER DOWN RCNTR\nAG2 AG1 AG0 AUX BUFFER GAIN\n0 0 0 BUFFER DISABLED\n0 0 1 GAIN SETTING 1\n0 1 0 GAIN SETTING 2\n0 1 1 GAIN SETTING 3\n1 0 0 GAIN SETTING 4\n1 0 1 GAIN SETTING 5\n1 1 0 GAIN SETTING 6\n1 1 1 GAIN SETTING 7RESERVED\nRESERVED\n13336-019\nADF5901  Data Sheet  \n \nRev. B | Page 16 of 26 VCO Calibration  \nBit DB9 provides the control bit for frequency calibration of the \nVCO. Set this bit to 0 for normal operation. Setting this bit to 1 \nperforms a VCO frequency  and amplitude  calibration.  \nPower -Up ADC  \nBit DB8 provides the power -up bit for the ADC. Setting this bit to \n0 performs a power -down of the ADC. Setting this bit to 1 \nperforms a power -up of the ADC.  \nPower -Up T x2 Output  \nBit DB7 provides the power -up bit for the Tx2 output. Setting \nthis bit to 0 perf orms a power -down of the Tx2 output. Setting \nthis bit to 1 performs a power -up of the Tx2 output. Only one \nTx output can be powered up at any time, either T x1 (DB6 ) or \nTx2 (DB7 ). \nPower -Up T x1 Output  \nBit DB6 provides the power -up bit for  the Tx1 output. Set ting \nthis bit to 0 performs a power -down of the Tx1 output. Setting \nthis bit to 1 performs a power -up of the Tx1 output. Only one \nTx output can be powered up at any time, either T x1 (DB6 ) or \nTx2 (DB7 ). Power -Up LO Output  \nBit DB5 provides the power -up bit for the LO output. Setting \nthis bit to 0 performs a power -down of the LO output. Setting \nthis bit to 1 performs a power -up of the LO output.  \nREGISTER 1 \nControl Bits  \nWith Bits[C5:C1] set to 00001, Register R1 is programmed. \nFigure 20 shows the input data format for programming this \nregister. \nTx Amplitude Calibration Reference Code  \nBits[DB12:DB5] set the Tx amplitude calibration reference code \n(see Figure 20) for the two Tx outputs during calibration. \nCalibrate t he output power on the T x outputs from − 20 dBm to \n8 dBm by setting the Tx amplitude calibrat ion reference code \n(see Figure 7). \n \n \nFigure 20. Register 1 (R1)  \n DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n1 1 1 1 1 1 1 1CONTRO L\nBITS\n1 1 1 1 0 1 1 1 1 1 1 C4(0) C3(0) C2(0) C1(1)TxAMP CAL REF CODE\nC5(0) TAR7 TAR6 TAR5 TAR4 TAR3 TAR2 TAR1 TAR0\nTAR7 TAR6 .......... TAR1 TAR0\n0 0 .......... 0 0 0\n0 0 .......... 0 1 1\n0 0 .......... 1 0 2\n0 0 .......... 1 1 3\n. . .......... . . .\n. . .......... . . .\n. . .......... . . .\n1 1 .......... 0 0 252\n1 1 .......... 0 1 253\n1 1 .......... 1 0 254\n1 1 ......... 1 1 255TxAMP CAL REF CODERESE RVED\n13336-020\nData Sheet  ADF5901  \n \nRev. B | Page 17 of 26  \nFigure 21. Register 2 (R2)  \n \nREGISTER 2 \nControl Bits  \nWith Bits[C5:C1] set to 00010, Register R2 is programmed. \nFigure 21 shows the input data fo rmat for programming this \nregister. \nADC Start  \nBit DB15 start s the ADC conversion. Setting this bit to 1 starts \nan ADC conversion.  ADC Average  \nBits[ DB14:DB13] program the ADC average, which is the \nnumber of averages of the ADC output (see Figure 21). \nADC Clock Divider  \nBits[ DB12: DB5] program the clock divider, which is used as the \nsampling clock for the ADC (see Figure 21). The output of the \nR divider block clock s the ADC clock divider . Program a \ndivider value to ensure the ADC sampling clock is 1  MHz.  \n \n   DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0CONTRO L\nBITS\n0 0 0 0 0 1 0 AS AA0 AA0 AC7 AC6 AC5 AC4 AC3 AC2 AC1 AC0 C4(0) C3(0) C2(1) C1(0)RESE RVED ADC CLOCK DIVIDERADC\nAVERAGEADC S TART\nC5(0)\nAC7 AC6 AC1 AC0 ADC CLOCK DIVIDER\n0 0 0 1 1\n0 0 1 0 2\n. . . . .\n. . . . .\n. . . . .\n1 1 0 0 124\n1 1 0 1 125\n1 1 1 0 126\n1 1 1 1 127.\n.\n.\n.\n.\n.\n.\n.\n.\n.AS\n0\n1ADC S TART\nSTART ADC CONVERSIONNORMAL OPERATION\nAA1 AA0 ADC AVERAGE\n0 0 1\n0 1 2\n1 0 3\n1 1 4\n13336-021\nADF5901  Data Sheet  \n \nRev. B | Page 18 of 26  \nFigure 22. Register 3 (R3)   \n \nREGISTER 3 \nControl Bits  \nWith Bits[C5:C1] set to 00011, Register R3 is programmed. \nFigure 22 shows the input data format for programming this \nregister. \nMUXOUT Control  \nBits[DB15:DB12] control t he on -chip multiplexer o f the \nADF5901. See Figure 22 for the truth table.  \n Input/Output (IO)  Level  \nBit DB11 controls the DOUT logic levels. Setting this bit to 0 sets \nthe DOUT logic level to 1.8  V. Setting this bit to 1 sets the DOUT \nlogic level to 3.3  V. \nReadback Control  \nBits[DB1 0:DB5] control the readback data to DOUT on the \nADF5901. See Figure 22 for the truth table.  \n \n  \n \n  \n DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 1 M3 M2 M1 M0 IOLRC5 RC4 RC3 RC2 RC1 RC0 C4(0) C3(0) C2(1) C1(1)CONTRO L\nBITSRESE RVED\nC5(0)READBACK CONTRO LIO LEVE L\nRC3 RC2 RC1 RC0 READBACK CONTRO L\n0 0 0 0 NONE\n0 0 0 1 REGISTER 0\n0 0 1 0 REGISTER 1\n0 0 1 1 REGISTER 2\n0 1 0 0 REGISTER 3\n0 1 0 1 REGISTER 4\n0 1 1 0 REGSITER 5\n0 1 1 1 REGISTER 6\n1 0 0 0 REGISTER 7\n1 0 0 1 REGISTER 8\n1 0 1 0 REGISTER 9\n1 0 1 1 REGISTER 10\n1 1 0 0 REGISTER 11\n. . . . RESE RVED\n0 1 0 1 RESE RVED\n0 1 1 0 ADC READBACKRC4\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n.\n1\n1\n0 1 1 1 RESE RVED\n. . . . RESE RVED\n. . . . RESE RVED\n1 1 1 1 RESE RVED1\n.\n.\n1M3 M2 M1 M0 MUXOUT\n0 0 0 0 TRIS TATE OUTPUT\n0 0 0 1 LOGIC HIGH\n0 0 1 0 LOGIC LOW\n0 0 1 1 R-DIVIDER OUTPUT\n0 1 0 0 N-DIVIDER OUTPUT\n0 1 0 1 RESE RVED\n0 1 1 0 RESE RVED\n0 1 1 1 CAL BUS Y\n1 0 0 0 RESE RVED\n1 0 0 1 RESE RVED\n1 0 1 0 RESE RVED\n1 0 1 1 R-DIVIDER/2\n1 1 0 0 N-DIVIDER/2\n1 1 0 1 RESE RVED\n1 1 1 0 RESE RVED\n1 1 1 1 RESE RVEDRC5\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n.\n0\n0\n0\n.\n.\n1IOL\n0\n1IO LEVE L\n3.3V LOGIC OUTPUTS1.8V LOGIC OUTPUTS1DBR = DOUBLE-BUFFERED REGISTER.MUXOUT DBR1\n10849-022\nData Sheet  ADF5901  \n \nRev. B | Page 19 of 26  \nFigure 23. Register 4 (R4)   \n \n \nFigure 24. Register 5 (R5)  \n \nREGISTER 4 \nControl Bits  \nWith Bits[C5:C1] set to 00100, Register R4 is programmed. \nFigure 23 shows the input data format for programming this \nregister. \nN Divider to MUXOUT Enable  \nBit DB21 controls  the internal N divider signal for MUXOUT . \nSetting this bit to 0 enables the internal N divider signal to \nMUXOUT. Setting this bit to 1 returns the device to normal \noperation . Test Bus to ADC  \nBit DB 16 controls th e ATEST pin. Set this bit to 0 for normal \noperation. Setting this bit to 1 connects the  analog test bus to \nthe ADC input.   \nTest Bus to Pin  \nBit DB 15 controls the ATEST pin. Setting this bit to 0 sets the \nATEST pin to high impedance. Setting this bit to 1 co nnects the \nanalog test bus to the ATEST pin.  \nAnalog Test Bus  \nBits[ DB14: DB5] control the a nalog test bus. This  analog test b us \nallows access to internal test signals for the temperat ure sensor . \nSee Figure 23 for the truth table.  DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 AB9 AB8 AB7 AB6 AB5 AB4 AB3 AB2 AB1 AB0 C4(0) C3(1) C2(0) C1(0)CONTRO L\nBITS RESE RVED RESE RVED\nTEST BUS\nTO PIN\n0 0 NDM 0 0 0 0 TBATBPANALOG TEST BUS\nC5(0)TEST BUS\nTOADC\nTBP\n0\n1TEST BUS TO PIN\nTEST BUS TO PINNORMAL OPERATIONNDM\n0\n1N DIV TO MUXOUT EN\nNORMAL OPERATIONENABLE NDIV TO MUXOUTTBA\n0\n1TEST BUS TOADC\nTEST BUS TOADCNORMAL OPERATION AB3 AB2 AB1 AB0\n0 0 0 0\n0 0 1 1ANALOG TEST BUS AB7 AB6 AB5 AB4\n0 0 0 0\n0 0 0 0AB9 AB8\n0 0\n0 10\n259NONE\nTEMPER ATURE SENSOR\n13336-023N DIV TO\n MUXOUT EN\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 N11N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 N0 F24 F23 F22 F21 F20 F19 F18 F17 F16 F15 F14 F13 C4(0) C3(1) C2(0) C1(1)CONTRO L\nBITSRESE RVED FRAC MSB WORD INTEGER WORD\nC5(0)\nN11 N10 ... N4 N3 N2 N1 N0\n0 0 ... 0 0 0 0 0 NOT ALLOWED\n0 0 ... 0 0 0 0 1 NOT ALLOWED\n0 0 ... 0 0 0 1 0 NOT ALLOWED\n. . ... . . . . . ...\n0 0 ... 0 1 0 1 0 NOT ALLOWED\n0 0 ... 0 1 0 1 1 75\n0 0 ... 0 1 1 0 0 76\n. . ... . . . . . ...\n1 1 ... 1 1 1 0 1 4093\n1 1 ... 1 1 1 1 0 4094\n1 1 ... 1 1 1 1 1 4095F24 F23 .......... F14 F13 (FRAC)*\n0 0 .......... 0 0 0\n0 0 .......... 0 1 1\n0 0 .......... 1 0 2\n0 0 .......... 1 1 3\n. . .......... . . .\n. . .......... . . .\n. . .......... . . .\n1 1 .......... 0 0 4092\n1 1 .......... 0 1 4093\n1 1 .......... 1 0 4094\n1 1 ......... 1 1 4095\n*THE FRAC VALUE IS MADE UP OF THE 12-BIT MSB STORED IN\n REGISTER R5, AND THE 13-BIT LSB REGISTER STORED IN REGISTER R6. FRAC VALUE = 13-BIT LSB + 12-BIT MSB × 2\n13.INTEGER WORD FRAC MSB WORD\n13336-024\nADF5901  Data Sheet  \n \nRev. B | Page 20 of 26 REGISTER 5 \nControl Bits  \nWith Bits[C5:C1] set to 00101, Register R5 is programmed. \nFigure 24 shows the input data format for programming this \nregister. \n \n12- Bit Integer Value (INT)  \nThese 12 bits (Bits[DB 28:DB17]) set the INT value, which \ndetermines the integer part of the RF division factor. This  INT \nvalue  is used in Equa tion 5. See the RF Synthesis: a Worked \nExample  section  for more information . All integer values from \n75 to 4095 are allowed.  \n12- Bit MSB Fractional Value (FRAC)  \nThese 12 bits (Bits[ DB16: DB5]), together  with Bits[DB 17:DB5] \n(FRAC  LSB word ) in Register R6, control what is loaded as the \nFRAC value into the fractional interpolator. This FRAC value \npartially determines the overall RF division factor. It is also used \nin Equation 1. These 12  bits are the most significant bits (MSB) \nof the 25 -bit FRAC value, and Bits[DB 17:DB5] (FRAC LSB \nword ) in Register R6 are the least significant bits (LSB). See the \nRF Synthesis: a Worked Example  section for more information.  REGISTER 6 \nControl Bits  \nWith Bits[C5:C1] set to 00110, Register R6 is programmed. \nFigure 25 shows the input data format for programming  \nthis register.  \n13- Bit LSB FRAC Value  \nThese 13 bits (Bits[DB17:DB5]), together with Bits[DB16:DB5] \n(FRAC MSB word) in Register R5, control what is loaded as the \nFRAC value into the fractional interpolator. This FRAC value \npartially determines the overall RF division factor. It is also used \nin Equation 1 . These 13  bits are the least signifi cant bits (LSB) \nof the 25 -bit FRAC value, and Bits[DB14:DB3] (FRAC MSB \nword) in Regist er R5 are the most significant bits (MSB). See \nthe RF Synthesis: a Worked Example  section for more \ninformation.  \n \n \n \nFigure 25. Register 6 (R6)  \n \n \n  \n DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 F12 F11F10 F9 F8 F7 F6 F5 F4 F3 F2 F1 F0 C4(0) C3(1) C2(1) C1(0)CONTRO L\nBITSFRAC LSB WORD\nC5(0)\nF12 F11 .......... F1 F0 (FRAC)*\n0 0 .......... 0 0 0\n0 0 .......... 0 1 1\n0 0 .......... 1 0 2\n0 0 .......... 1 1 3\n. . .......... . . .\n. . .......... . . .\n. . .......... . . .\n1 1 .......... 0 0 8188\n1 1 .......... 0 1 8189\n1 1 .......... 1 0 8190\n1 1 ......... 1 1 8191\n1DBR = DOUBLE-BUFFERED REGISTER.*THE FRAC VALUE IS MADE UP OF THE 12-BIT MSB STORED IN\n REGISTER R5, AND THE 13-BIT LSB REGISTER STORED IN\n REGISTER R6. FRAC VALUE = 13-BIT LSB + 12-BIT MSB × 2 13.FRAC LSB WORDDBR1RESE RVED\n13336-025\nData Sheet  ADF5901  \n \nRev. B | Page 21 of 26  \nFigure 26. Regi ster 7 (R7)  \n \nREGISTER 7 \nControl Bits  \nWith Bits[C5:C1] set to 00111, Register R7 is programmed. \nFigure 26 shows the input data format for pro gramming  \nthis register.  \nMaster Reset  \nBit DB25 provides a master reset bit for the device . Setting this \nbit to 1 performs a reset of the device  and all register map s. \nSetting this bit to 0 returns the device  to normal operation.  \nClock Divider  \nBits[DB2 3:DB1 2] set a divider for the VCO frequency calibration.  \nLoad t he divider such that the time base is 10  µs (see Figure 26). \nDivide by 2 ( RDIV2 ) \nSetting  the DB11 bit to 1 inserts a divide  by 2 toggle flip  flop \nbetween the R counter and VCO calibration block.  Reference Doubler  \nSetting DB10 to 0 feeds the REF IN signal directly to the 5 -bit \nR counter, disabling the doubler. Setting this bit to 1 multiplies \nthe REF IN frequency by a factor of 2 before the REF IN signal is \nfed into the 5 -bit R  counter.  \nThe maximum allowable REF IN frequency when the doubler is \nenabled is 50 MHz.  \n5-Bit R Divider  \nThe 5 -bit R counter allows the input reference frequency \n(REF IN) to be divided down to produce the reference clock to \nthe VCO calibration block. Division ratios from 1 to 31 are \nallowed.  \n DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 MR 1CONTRO L\nBITS\nRD2 RD R4 R3 R2 R1 R0 C4(0) C3(1) C2(1) C1(1) C5(0)REF DOUBLERRDIV2 RESE RVED\nMASTER\nRESET R DIVIDER\nR4 R3 R1 R0 R DIVIDER (R)\n0 0 0 1 1\n0 0 1 0 2\n. . . . .\n. . . . .\n. . . . .\n1 1 0 0 28\n1 1 0 1 29\n1 1 1 0 30\n1 1 1 1 31RDDOUBLER\n0 DISABLED\n1 ENABLEDRD2\n0 DISABLED\n1 ENABLED\nR2\n0\n0\n.\n.\n.\n1\n1\n1\n1REFRDIV2MR\n0\n1MASTER RESET\nENABLEDDISABLEDDBR1DBR1DBR1\nCLOCK DIVIDER\nC1D11C1D10 .......... C1D2 C1D0\n0 0 .......... 0 0 0\n0 0 .......... 0 1 1\n0 0 .......... 1 0 2\n0 0 .......... 1 1 3\n. . .......... . . .\n. . .......... . . .\n. . .......... . . .\n1 1 .......... 0 0 4092\n1 1 .......... 0 1 4093\n1 1 .......... 1 0 4094\n1 1 ......... 1 1 4095C1D11C1D10 C1D9 C1D8 C1D7 C1D6 C1D5 C1D4 C1D3 C1D2 C1D1 C1D0DBR1\nCLOCK DIVIDERRESE RVED\n13336-0261DBR = DOUBLE-BUFFERED REGISTER.\nADF5901  Data Sheet  \n \nRev. B | Page 22 of 26  \nFigure 27. Register 8 (R8)  \n \n \nFigure 28. Register 9 (R9)  \nREGISTER 8 \nControl Bits  \nWith Bits[C5:C1] set to 01000, Register R8 is programmed. \nFigure 27 shows the input data format for programming  this \nregister. \nFrequency Calibration Clock  \nBits[DB1 4:DB5 ] set a divider for the VCO frequency calibration \nclock. Load t he divider such that the time base is 10 µ s (see \nFigure 27). REGISTER 9 \nControl Bits  \nWith Bits[C5:C1] set to 01001, Register R9 is programmed. Figure 28 shows the input data format for programming this \nregister. \n \n \n \n \n \n   \n \n  DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 1 0 0 0 0 0 0CONTRO L\nBITS\n0 0 0 0 0 0 0 0 0 FC9 FC8 FC7 FC6 FC5 FC4 FC3 FC2 FC1 FC0 C4(1) C3(0) C2(0) C1(0)FREQENC Y CAL DIVIDER\nC5(0)RESE RVED\nFC9 FC8 ... FC4 FC3 FC2 FC1 FC0\n0 0 ... 0 0 0 0 0\n0 0 ... 0 0 0 0 1\n0 0 ... 0 0 0 1 0\n. . ... . . . . .1\n2\n. . ... . . . . ....\n1 1 ... 1 1 1 0 1 1021\n1 1 ... 1 1 1 1 0 1023\n1 1 ... 1 1 1 1 1 1024FREQUENC Y CAL\nDIVIDER\n...0\n13336-027\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 1 0 1 0 1 0 0CONTRO L\nBITS\n0 1 0 0 0 0 0 1 0 1 1 1 0 0 1 0 0 1 C4(1) C3(0) C2(0) C1(1) C5(0)RESE RVED\n13336-028\nData Sheet  ADF5901  \n \nRev. B | Page 23 of 26  \nFigure 29. Register 10 (R10)  \n \nFigure 30. Register 11 (R11)  \nREGISTER 10 \nControl Bits  \nWith Bits[C5:C1] set to 01010, Register R10 is programmed. \nFigure 29 shows the input data fo rmat for programming this \nregister. \nREGISTER 11 \nControl Bits  \nWith Bits[C5:C1] set to 01011, Register R11 is programmed. Figure 30 shows the input data format for progr amming this \nregister. \nCounter Reset  \nBit DB5 provides a counter reset bit for the counters. Setting \nthis bit to 1 performs a counter reset of the device counters. Setting this bit to 0 returns the device to normal operation.  \nINITIALIZATION SEQUE NCE  \nAfter powering up the device , administer the  following \nprogramming sequence. The following s equence locks the VCO \nto 24.125 GHz with a 100 MHz refere nce and a 50 MHz \nreference divider  frequency:  \n1. Write 0x02000007 to Register R7 to perform a master reset.  \n2. Write 0x0000002B to Register R11 to reset the counters.  \n3. Write 0x0000000B to Register R11 to enable the counters.  \n4. Write 0x1D32A64A to Register R1 0. \n5. Write 0x2A20B929 to Register R9.  \n6. Write 0x40003E88 to Register R8 to set the frequency calibration divider cl ock to 100 kHz.   \n7. Write 0x809FE520 to Register R0 to power up the device and LO (10  µs). \n8. Write 0x011F4827 to Register R7 to set the R counter clock \nto 50 MHz and the calibration clock to 100 kHz.  \n9. Write 0x00000006 to Register R6 to set the LSB FRAC = 0.  10. Write 0x01E28005 to Register R5 to set INT = 241 and \nMSB FRAC = 1024. Therefore, N = 240.25.  \n11. Write 0x00200004 to Register R4 to set the ATEST pin to \nhigh impedance.  \n12. Write 0x01890803 to Register R3 to set the IO level to V\nDD = 3.3  V. \n13. Write 0x00020642 to Regis ter R2 to set the ADC clock to  \n1 MHz.  \n14. Write 0xFFF7FFE1 to Register R1 to set the Tx amplitude \nlevel.  \n15. Write 0x809FE720 to Register R0 to set the VCO frequency \ncalibration (800 µs).  \n16. Write 0x809FE560 to Register R0 to power Tx1 on, Tx2 off, and LO on.  \n17. Write 0x809FED60 to Register R0 to set the Tx1 amplitude \ncalibration (400 µs).  \n18. Write 0x809FE5A0 to Register R0 to turn Tx1 off, Tx2 on, \nand LO on.  \n19. Write 0x809FF5A0 to Register R0 to set the Tx2 amplitude \ncalibration (400 µs).  \n20. Write 0x2800B929 to Register R9.  \n21. Write 0x809F25A0 to Register R0 to disable the R and N \ncounters.  \nRECALIBRATION SEQUENCE  \nThe ADF5901 can be re calibrated after  the initialization \nsequence is complete and the device is powered up.  The \nrecalibration sequence must  be run for every 10°C temperature \nchange ; the  temperature can be monitored using the \ntemperature sensor ( see the Temperature Sensor  section ). \n1. Write 0x8 09FE520 to Register R0 to enable the counters. \nTx1 and Tx2 are off, and LO is on.  \n2. Write 0x2A20B929 to Register R9.  DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 1 1 1 0 1 0 0 1 1 0 0 1 0 1 0 1 0 0 1 1 0 0 1 0 C4(1) C3(0) C2(1) C1(0)CONTRO L\nBITSRESE RVED\nC5(0)\n13336-029\nDB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CR C4(1) C3(0) C2(1) C1(1)CONTRO L\nBITSRESE RVED\nC5(0)CNTR\nRESET\n13336-030CR\n0 DISABLED\n1 ENABLEDCNTR RESET\nADF5901 Data Sheet  \n \nRev. B | Page 24 of 26 3. Write 0xFFF7FFE1 to Register R1 to set the Tx amplitude \nlevel.  \n4. Write 0x8 09FE720 to Registe r R0 to set the VCO frequency \ncalibration (800 µs).  \n5. Write 0x8 09FE560 to Register R0 to power Tx1 on, Tx2 off, \nand LO on.  \n6. Write 0x8 09FED60 to Register R0 to set the Tx1 amplitude \ncalibration (400 µs).  \n7. Write 0x89FE5A0 to Register R0 to power Tx1 off, Tx2 on,  \nand LO on.  \n8. Write 0x809FF5A0 to Register R0 to set  the Tx2 amplitude \ncalibration ( 400 µs).  \n9. Write 0x2800B929 to Register R9.  \n10. Write 0x8 09F25A0 to Register R0 to disable the R and N \ncounters.  \nTEMPERATURE  SENS OR \nThe ADF5901 has an on -chip temperature sensor that can be \naccessed on  the ATEST pin or as a digital word on DOUT \nfollowing an ADC conversion. The temperature sensor operates \nover the full operating temperature range of − 40°C to +105°C. \nThe ac curacy can be improved by performing a one -point \ncalibration at room temperature and storing the result in \nmemory.  \nWith the temperature sensor on the analog t est b us and t est bus \nconnected to the ATEST pin (Register 4  set to  0x0000A064) the \nATEST voltage can be converted to temperature with the \nfollowing equation:  \n( )\nGAINOFF ATEST\nVV Ve Temperatur−=C) (\uf06f (3) \nwhere : \nVATEST is the v oltage on the ATEST pin . \nVOFF = 0.699 V, the o ffset voltage.  \nVGAIN = 6.4  × 10−3, the v oltage gain .  \nThe temperature sensor result can be converted to a digital \nword with the ADC and readback on DOUT with the following \nsequence: \n1. Write 0x809FA5A0 to Register R0 to enable the counters.  \n2. Write 0x00012064 to Register R4 to connect the analog test \nbus to the ADC and V TEMP to the  analog  test bus. \n3. Write 0x00028C82 to Register R2 to start  the ADC \nconversion . \n4. Write 0x018902C3 to Register R3 to set the output  ADC \ndata to DOUT . \n5. Read back DOUT.  \n6. Write 0x809F25A0 to Register R0 to disable R and N \ncounters.  Convert t he DOUT word to temperature with the following \nequation:  \n( )( )\nGAINOFF LSB\nVV V ADCe Temperatur− ×=C) (\uf06f (4) \nwhere:  \nADC  is the ADC code read back on DOUT . \nVLSB = 7.33 mV, the ADC LSB v oltage . \nVOFF = 0.699 V, the o ffset voltage.  \nVGAIN = 6.4  × 10−3, the voltage gain . \nRF SYNTHESIS : A WORKED EXAMPLE  \nThe following equation governs how to program the ADF5901: \nRF OUT = (INT + (FRAC/225)) × ( fREF) × 2 (5) \nwhere:  \nRF OUT is the RF frequency output. \nINT is the integer division factor. \nFRAC  is the fractionality.  \nfREF = REF IN × ((1 + D )/(R × (1 + T))) (6) \nwhere:  \nREF IN is the reference frequency input.  \nD is the reference  doubler bit , DB10 in Register R7  (0 or 1). \nR is the reference division factor.  \nT is the reference divide by 2 bit , DB11 in Register R7  (0 or 1).  \nFor exa mple, in a system where a 24.125  GHz RF frequency \noutput (RF OUT) is required and a 100 MHz reference frequency \ninput (REF IN) is available , fREF is set to 50  MHz . \nFrom \nEquation 6, \nfREF = (100 MHz × (1 + 0)/(1 × (1 + 1)) = 50 MHz  \nFrom \nEquation 5, \n24.\n125 GHz = 50  MHz × (N + FRAC/225) × 2  \nCalculating the N and FRAC values, \nN = int( RF OUT/(fREF × 2)) = 241 \nFRAC  = FMSB × 213 + FLSB \nFMSB = int (((RF OUT/(fREF × 2)) − N) × 212) = 1024 \nFLSB = int (((((RF OUT/(fREF × 2)) − N) × 212) − F MSB) × 213) = 0  \nwhere:  \nFMSB is the 12 -bit MSB FRAC value in Register R5 . \nFLSB is the 13 -bit LSB FRAC value in Register R6 . \nint() makes an integer of the argument in parentheses.  \n \nData Sheet  ADF5901  \n \nRev. B | Page 25 of 26 APPLICATIONS INFORMA TION \nAPPLICATION OF THE ADF5901 IN FMCW RADAR  \nFigure 31 shows the application of the ADF5901 in a frequency \nmodulated continuous wave (FMCW) radar system.  \nIn the FMCW radar system, the ADF4159 generates the \nsawtooth or triangle ramps necessary for this type of radar to \noperate.  \nThe ADF4159 controls the V TUNE pin on the ADF 5901 (Tx) \nMMIC and thus the frequency of the VCO  and the Tx output \nsignal on TX OUT1 or TX OUT2. The LO signal from the ADF5901 \nis fed to the LO input on the ADF5904.  The ADF5904 downconverts the signal from the four receiver \nantennas to baseband with the LO signal from the Tx MMIC.  \nThe downconverted baseband signals from th e four receiver \nchannels on the ADF5904 are fed to the ADAR7251 4-channel, \ncontinuous time , Σ-Δ analog -to-digital converter (ADC).  \nA digital signal processor (DSP) follows the ADC to handle the \ntarget information processing.  \n \n \n \nFigure 31. FMCW Radar with ADF5901  \n ADF5901\nADF5904ADF4159TXOUT1\nTXOUT2\nRX3_RFRX2_RFRX1_RF\nRX4_RFLO_INLOOUTRFINA\nRFINBAUX\nAUX\nADAR7251 DSP RX BASEBANDVTUNE CPLOOP\nFILTER\n13336-031\nADF5901  Data Sheet  \n \nRev. B | Page 26 of 26 OUTLINE DIMENSIONS \n \nFigure 32. 32-Lead Lead F rame Chip Scale Package [LFCSP ] \n5 mm × 5 mm Body  and 0.75 mm Package Height  \n(CP-32-12) \nORDERING GUIDE  \nModel1 Temperature Range  Package Description  Package Option  \nADF5901ACPZ  −40°C to +105°C  32-Lead Lead Frame Chip Scale Package [LFCSP]  CP-32-12 \nADF5901ACPZ -RL7  −40°C to +105°C  32-Lead Lead Frame Chip Scale Package [LFCSP]  CP-32-12 \nADF5901WC CPZ  −40°C to + 105°C  32-Lead Lead Frame Chip Scale Package [LFCSP]  CP-32-12 \nADF5901WCCPZ -RL7 −40°C to +105°C  32-Lead Lead Frame Chip Scale Package [LFCSP]  CP-32-12 \nEV-ADF5901SD2Z   Evaluation Board   \n \n1 Z = RoHS Compliant Part.  \n \nAUTOMOTIVE PRODUCTS  \nThe ADF5901W  models are available with controlled manufacturing to support the quality and reliability requirements of automotive \napplications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers \nshoul d review the Specifications  section of this data sheet carefully. Only the automotive grade products shown are available for use in \nautomotive applications. Contact your local Analog Devices account representative for specific product ordering information and to \nobtain the specific Automotive Reliability reports for these models.  \n \n \n 0.50\n0.40\n0.30\n01-26-2016-B1\n0.50\nBSC\nBOTTOM VIEW TOP VIEWPIN 1\nINDIC ATOR\n32\n9 16172425\n8EXPOSED\nPADPIN 1\nINDIC ATOR\nSEATING\nPLANE0.05 MAX\n0.02 NOM\n0.20 REFCOPLANARITY\n0.080.30\n0.25\n0.185.10\n5.00 SQ\n4.90\n0.80\n0.75\n0.70FOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TO\nTHE PIN CONFIGURATION AND\nFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.0.25 MIN3.75\n3.60 SQ\n3.55\nCOMPLIANT TO JEDEC STANDARDS MO-220- WHHD-5 .PKG-004570\n©2015 –2017  Analog Devices, Inc. All rights  reserved. Trademarks \nand   registered trademarks are the property of their respective \nowners.  D13336 -0-8/17(B)  \n \n'}]
!==============================================================================!
### Component Summary: ADF5901WCCPZ

#### Key Specifications:
- **Voltage Ratings:**
  - AHI, TX_AHI, RF_AHI, VCO_AHI, DVDD: 3.135 V to 3.465 V
- **Current Ratings:**
  - Total Current (I_TOTAL): 170 mA
  - Software Power-Down Mode: 500 µA
  - Hardware Power-Down Mode: 200 µA
- **Power Consumption:**
  - Total Power Consumption: 3.3 V at 170 mA (approx. 561 mW)
- **Operating Temperature Range:**
  - -40°C to +105°C
- **Package Type:**
  - 32-lead Lead Frame Chip Scale Package (LFCSP), 5 mm × 5 mm
- **Special Features:**
  - Integrated 24 GHz VCO and dual Tx channels
  - Programmable output power
  - On-chip temperature sensor with ±5°C accuracy
  - 4-wire SPI interface for control
  - ESD protection: HBM 2000 V, CDM 250 V
  - Qualified for automotive applications
- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Description:
The **ADF5901** is a monolithic microwave integrated circuit (MMIC) designed for 24 GHz applications, specifically for radar systems. It integrates a voltage-controlled oscillator (VCO) and a power amplifier (PA) with dual transmit channels. The device is capable of generating a 24 GHz signal and includes features such as programmable output power, a temperature sensor, and a serial peripheral interface (SPI) for easy control and configuration.

#### Typical Applications:
The ADF5901 is primarily used in:
- **Automotive Radar Systems:** For collision avoidance and adaptive cruise control.
- **Industrial Radars:** For object detection and tracking.
- **Microwave Radar Sensors:** Used in various sensing applications including tank level sensors and smart sensors.
- **Precision Instrumentation:** For accurate measurements in various industrial applications.
- **Intelligent Transportation Systems:** For traffic monitoring and control.
- **Surveillance and Security:** For motion detection and monitoring systems.

This component is particularly suited for applications requiring high-frequency signal generation and amplification, making it ideal for modern radar and sensor technologies.