
;; Function HAL_PWREx_GetVoltageRange (HAL_PWREx_GetVoltageRange, funcdef_no=329, decl_uid=8891, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:42125 VFP_LO_REGS:42125 ALL_REGS:42125 MEM:23750
  r115 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:84375 VFP_LO_REGS:84375 ALL_REGS:84375 MEM:56250
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:43125 VFP_LO_REGS:43125 ALL_REGS:43125 MEM:28750
  r115 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:99375 VFP_LO_REGS:99375 ALL_REGS:84375 MEM:66250
  r114 costs: LO_REGS:0 HI_REGS:1750 CALLER_SAVE_REGS:1750 EVEN_REG:1750 GENERAL_REGS:1750 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 6 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 r116=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r113=[r116]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 r115=r113&0x600                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 cc=cmp(r115,0x400)                      :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 pc={(cc==0)?L24:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 11

;;   ======================================================
;;   -- basic block 3 from 13 to 63 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r114=[r116+0x80]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 {cc=cmp(r114&0x100,0);r115=r114&0x100;} :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 r115={(cc==0)?r115:0x200}               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 13
;;   new tail = 63

;;   ======================================================
;;   -- basic block 4 from 25 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 r0=r115                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 25
;;   new tail = 26


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_GetVoltageRange

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,4u} r103={1d,3u} r113={1d,1u} r114={1d,2u} r115={3d,3u} r116={1d,2u} 
;;    total ref usage 61{34d,27u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 116)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 116) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 115 [ <retval> ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ <retval> ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 24)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":111:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 24)
(note 12 11 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 16 12 13 3 NOTE_INSN_DELETED)
(debug_insn 13 16 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":115:8 -1
     (nil))
(insn 15 13 62 3 (set (reg:SI 114 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 116)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":115:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (nil)))
(insn 62 15 63 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 114 [ _3 ])
                        (const_int 256 [0x100]))
                    (const_int 0 [0])))
            (set (reg:SI 115 [ <retval> ])
                (and:SI (reg:SI 114 [ _3 ])
                    (const_int 256 [0x100])))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":118:12 91 {*andsi3_compare0}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 63 62 24 3 (set (reg:SI 115 [ <retval> ])
        (if_then_else:SI (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (reg:SI 115 [ <retval> ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":118:12 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(code_label 24 63 27 4 1 (nil) [1 uses])
(note 27 24 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 27 26 4 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":124:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (nil)))
(insn 26 25 67 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":124:1 -1
     (nil))
(note 67 26 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_ControlVoltageScaling (HAL_PWREx_ControlVoltageScaling, funcdef_no=330, decl_uid=8893, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 32 count 21 (    1)


HAL_PWREx_ControlVoltageScaling

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 191
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={12d,9u} r102={1d,20u} r103={1d,19u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={2d,6u} r149={2d,6u} r151={1d,1u} r152={1d,1u} r154={5d,1u} r155={1d,2u} r156={1d,9u} r157={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u,1e} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r174={1d,1u} r178={1d,9u} r179={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u,1e} r187={1d,1u,1e} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r196={1d,1u} r200={1d,2u} r201={1d,1u} r206={1d,2u} 
;;    total ref usage 270{95d,171u,4e} in 126{126 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d36(102){ }d37(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 11 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 155 206
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 155 206
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; live  gen 	 100 [cc] 113 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 156

( 3 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 100 [cc] 115 116 117 119 149 151 161 163 164 165 166 167 168 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 100 [cc] 115 116 117 119 149 151 161 163 164 165 166 167 168 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156

( 4 6 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; lr  def 	 100 [cc] 123 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; live  gen 	 100 [cc] 123 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156

( 5 )->[6]->( 5 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156

( 5 4 6 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 125 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 125 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 16 )->[8]->( 20 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u73(7){ }u74(13){ }u75(102){ }u76(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 7 17 )->[9]->( 20 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u77(7){ }u78(13){ }u79(102){ }u80(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 3 )->[10]->( 20 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 156
;; lr  def 	 127 128 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 156
;; live  gen 	 127 128 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[11]->( 12 19 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[12]->( 13 18 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 129 178 179
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 129 178 179
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }u107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 100 [cc] 131 132 133 135 148 152 183 185 186 187 188 189 190 191
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; live  gen 	 100 [cc] 131 132 133 135 148 152 183 185 186 187 188 189 190 191
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178

( 13 15 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u137(7){ }u138(13){ }u139(102){ }u140(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; lr  def 	 100 [cc] 139 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; live  gen 	 100 [cc] 139 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178

( 14 )->[15]->( 14 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178

( 14 13 15 )->[16]->( 17 8 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u154(7){ }u155(13){ }u156(102){ }u157(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 141 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 141 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 16 )->[17]->( 9 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	

( 12 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; lr  def 	 143 144 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
;; live  gen 	 143 144 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 11 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u170(7){ }u171(13){ }u172(102){ }u173(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 145 147 154 200 201
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 145 147 154 200 201
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 8 19 10 9 18 )->[20]->( 1 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u179(7){ }u180(13){ }u181(102){ }u182(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 20 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u185(0){ }u186(7){ }u187(13){ }u188(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 65 to worklist
  Adding insn 62 to worklist
  Adding insn 69 to worklist
  Adding insn 77 to worklist
  Adding insn 74 to worklist
  Adding insn 238 to worklist
  Adding insn 240 to worklist
  Adding insn 242 to worklist
  Adding insn 93 to worklist
  Adding insn 90 to worklist
  Adding insn 100 to worklist
  Adding insn 107 to worklist
  Adding insn 104 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 154 to worklist
  Adding insn 162 to worklist
  Adding insn 159 to worklist
  Adding insn 245 to worklist
  Adding insn 247 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 185 to worklist
  Adding insn 181 to worklist
  Adding insn 193 to worklist
Finished finding needed instructions:
processing block 20 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 192 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 4 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 8 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 76 to worklist
  Adding insn 73 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
  Adding insn 64 to worklist
  Adding insn 58 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 149 156
  Adding insn 53 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 27 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 7 to worklist
  Adding insn 91 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 156
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 161 to worklist
  Adding insn 158 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
  Adding insn 149 to worklist
  Adding insn 143 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 148 178
  Adding insn 138 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 112 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 6 to worklist
  Adding insn 172 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 103 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 5 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 180 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 99 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
  Adding insn 14 to worklist
  Adding insn 237 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 21 n_edges 32 count 27 (  1.3)

Pass 0 for finding pseudo/allocno costs


  r206 costs: LO_REGS:1258 HI_REGS:2516 CALLER_SAVE_REGS:2516 EVEN_REG:2516 GENERAL_REGS:2516 VFP_D0_D7_REGS:25160 VFP_LO_REGS:25160 ALL_REGS:25160 MEM:13209
  r201 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r200 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:9108 VFP_LO_REGS:9108 ALL_REGS:9108 MEM:5175
  r196 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1044 VFP_LO_REGS:1044 ALL_REGS:1044 MEM:540
  r191 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1044 VFP_LO_REGS:1044 ALL_REGS:1044 MEM:540
  r190 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r188 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1044 VFP_LO_REGS:1044 ALL_REGS:1044 MEM:540
  r187 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r186 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r185 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1044 VFP_LO_REGS:1044 ALL_REGS:1044 MEM:540
  r183 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r179 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r178 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:12448 VFP_LO_REGS:12448 ALL_REGS:12448 MEM:7835
  r174 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r169 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r165 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r163 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9420 VFP_LO_REGS:9420 ALL_REGS:9420 MEM:6280
  r156 costs: LO_REGS:0 HI_REGS:628 CALLER_SAVE_REGS:628 EVEN_REG:628 GENERAL_REGS:628 VFP_D0_D7_REGS:36736 VFP_LO_REGS:36736 ALL_REGS:36736 MEM:23130
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:13070 VFP_LO_REGS:13070 ALL_REGS:13070 MEM:3976
  r154 costs: LO_REGS:1258 HI_REGS:1258 CALLER_SAVE_REGS:1258 EVEN_REG:1258 GENERAL_REGS:1258 VFP_D0_D7_REGS:17385 VFP_LO_REGS:17385 ALL_REGS:17385 MEM:8597
  r152 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r151 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r149 costs: LO_REGS:0 HI_REGS:1686 CALLER_SAVE_REGS:1686 EVEN_REG:1686 GENERAL_REGS:1686 VFP_D0_D7_REGS:41040 VFP_LO_REGS:41040 ALL_REGS:41040 MEM:27360
  r148 costs: LO_REGS:0 HI_REGS:572 CALLER_SAVE_REGS:572 EVEN_REG:572 GENERAL_REGS:572 VFP_D0_D7_REGS:13920 VFP_LO_REGS:13920 ALL_REGS:13920 MEM:9280
  r147 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r145 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r144 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r143 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r141 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r139 costs: LO_REGS:0 HI_REGS:606 CALLER_SAVE_REGS:606 EVEN_REG:606 GENERAL_REGS:606 VFP_D0_D7_REGS:9090 VFP_LO_REGS:9090 ALL_REGS:9090 MEM:6060
  r135 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r133 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r132 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r131 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r129 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r128 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r127 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r125 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r123 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r119 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r117 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r116 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r115 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r113 costs: LO_REGS:0 HI_REGS:628 CALLER_SAVE_REGS:628 EVEN_REG:628 GENERAL_REGS:628 VFP_D0_D7_REGS:9420 VFP_LO_REGS:9420 ALL_REGS:9420 MEM:6280


Pass 1 for finding pseudo/allocno costs

    r206: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r206 costs: LO_REGS:1258 HI_REGS:3774 CALLER_SAVE_REGS:3774 EVEN_REG:3774 GENERAL_REGS:2516 VFP_D0_D7_REGS:37740 VFP_LO_REGS:37740 ALL_REGS:28305 MEM:25160
  r201 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r200 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:9315 VFP_LO_REGS:9315 ALL_REGS:9315 MEM:6210
  r196 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r191 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r190 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r188 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r187 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r186 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r185 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r183 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r179 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r178 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:12555 VFP_LO_REGS:12555 ALL_REGS:12555 MEM:8370
  r174 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r169 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r165 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r164 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r163 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:9420 VFP_LO_REGS:9420 ALL_REGS:9420 MEM:6280
  r156 costs: LO_REGS:0 HI_REGS:628 CALLER_SAVE_REGS:628 EVEN_REG:628 GENERAL_REGS:628 VFP_D0_D7_REGS:37050 VFP_LO_REGS:37050 ALL_REGS:37050 MEM:24700
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:17250 VFP_LO_REGS:17250 ALL_REGS:17250 MEM:11500
  r154 costs: GENERAL_REGS:1258 VFP_D0_D7_REGS:28275 VFP_LO_REGS:28275 ALL_REGS:18840 MEM:18850
  r152 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r151 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r149 costs: LO_REGS:0 HI_REGS:1686 CALLER_SAVE_REGS:1686 EVEN_REG:1686 GENERAL_REGS:1686 VFP_D0_D7_REGS:41040 VFP_LO_REGS:41040 ALL_REGS:41040 MEM:27360
  r148 costs: LO_REGS:0 HI_REGS:572 CALLER_SAVE_REGS:572 EVEN_REG:572 GENERAL_REGS:572 VFP_D0_D7_REGS:13920 VFP_LO_REGS:13920 ALL_REGS:13920 MEM:9280
  r147 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r145 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r144 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r143 costs: LO_REGS:0 HI_REGS:140 CALLER_SAVE_REGS:140 EVEN_REG:140 GENERAL_REGS:140 VFP_D0_D7_REGS:2100 VFP_LO_REGS:2100 ALL_REGS:2100 MEM:1400
  r141 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r139 costs: LO_REGS:0 HI_REGS:606 CALLER_SAVE_REGS:606 EVEN_REG:606 GENERAL_REGS:606 VFP_D0_D7_REGS:9090 VFP_LO_REGS:9090 ALL_REGS:9090 MEM:6060
  r135 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r133 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r132 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r131 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r129 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r128 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r127 costs: LO_REGS:0 HI_REGS:414 CALLER_SAVE_REGS:414 EVEN_REG:414 GENERAL_REGS:414 VFP_D0_D7_REGS:6210 VFP_LO_REGS:6210 ALL_REGS:6210 MEM:4140
  r125 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r123 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r119 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r117 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r116 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r115 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r113 costs: LO_REGS:0 HI_REGS:628 CALLER_SAVE_REGS:628 EVEN_REG:628 GENERAL_REGS:628 VFP_D0_D7_REGS:9420 VFP_LO_REGS:9420 ALL_REGS:9420 MEM:6280

;;   ======================================================
;;   -- basic block 5 from 56 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r123=[r156+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  58 r149=r149-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  59 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 cc=cmp(zxt(r123,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  65 pc={(cc==0)?L70:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 56
;;   new tail = 65

;;   ======================================================
;;   -- basic block 6 from 69 to 69 -- before reload
;;   ======================================================

;;	  0--> b  1: i  69 {pc={(r149!=0)?L67:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 69
;;   new tail = 69

;;   ======================================================
;;   -- basic block 14 from 141 to 150 -- before reload
;;   ======================================================

;;	  0--> b  0: i 141 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 147 r139=[r178+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 r148=r148-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 144 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 149 cc=cmp(zxt(r139,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 150 pc={(cc==0)?L155:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 141
;;   new tail = 150

;;   ======================================================
;;   -- basic block 15 from 154 to 154 -- before reload
;;   ======================================================

;;	  0--> b  1: i 154 {pc={(r148!=0)?L152:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 154
;;   new tail = 154

;;   ======================================================
;;   -- basic block 2 from 237 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 237 r206=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r155=r206                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 {pc={(r206!=0)?L96:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 11
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r156=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  19 r113=[r156]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  20 r157=r113&0x600                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 cc=cmp(r157,0x400)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 pc={(cc!=0)?L86:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 17
;;   new tail = 22

;;   ======================================================
;;   -- basic block 4 from 24 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r115=[r156+0x80]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 r163=`SystemCoreClock'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 r116=r115&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 [r156+0x80]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 r117=[r156]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 r169=0x431bde83                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 r161=r117&0xfffffffffffff9ff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  34 r119=r161|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  36 [r156]=r119                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  39 r165=[r163]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  40 r166=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  41 r164=r166*r165                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  51 r151=[r156+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  43 {r168=trn(zxn(r164)*zxn(r169) 0>>0x20);clobber scratch;}:cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  44 r167=r168 0>>0x12                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  45 r149=r167+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  46 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  48 loc r149                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  53 cc=cmp(zxt(r151,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  54 pc={(cc==0)?L70:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 24
;;   new tail = 54

;;   ======================================================
;;   -- basic block 7 from 72 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 r174=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 r125=[r174+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  76 cc=cmp(zxt(r125,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  77 pc={(cc!=0)?L81:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 72
;;   new tail = 77

;;   ======================================================
;;   -- basic block 8 from 8 to 238 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 238 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 238

;;   ======================================================
;;   -- basic block 9 from 83 to 240 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   4 r154=0x3                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 240 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 83
;;   new tail = 240

;;   ======================================================
;;   -- basic block 10 from 88 to 242 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 r127=[r156+0x80]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r154=r155                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 r128=r127&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  93 [r156+0x80]=r128                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 242 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 88
;;   new tail = 242

;;   ======================================================
;;   -- basic block 11 from 98 to 100 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 cc=cmp(r155,0x200)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 100 pc={(cc!=0)?L177:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 98
;;   new tail = 100

;;   ======================================================
;;   -- basic block 12 from 102 to 107 -- before reload
;;   ======================================================

;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 r178=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 r129=[r178]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 105 r179=r129&0x600                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 106 cc=cmp(r179,0x400)                      :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 107 pc={(cc!=0)?L167:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 102
;;   new tail = 107

;;   ======================================================
;;   -- basic block 13 from 109 to 139 -- before reload
;;   ======================================================

;;	  0--> b  0: i 109 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 111 r131=[r178+0x80]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 123 r185=`SystemCoreClock'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 112 r132=r131|0x100                         :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 114 [r178+0x80]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 117 r133=[r178]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 127 r191=0x431bde83                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 118 r183=r133&0xfffffffffffff9ff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 119 r135=r183|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 121 [r178]=r135                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 124 r187=[r185]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 125 r188=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 126 r186=r188*r187                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 136 r152=[r178+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 128 {r190=trn(zxn(r186)*zxn(r191) 0>>0x20);clobber scratch;}:cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i 129 r189=r190 0>>0x12                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 130 r148=r189+0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 131 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 133 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 138 cc=cmp(zxt(r152,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 139 pc={(cc==0)?L155:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 17
;;   new head = 109
;;   new tail = 139

;;   ======================================================
;;   -- basic block 16 from 157 to 162 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 158 r196=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 159 r141=[r196+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 161 cc=cmp(zxt(r141,0x1,0xa),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 162 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 157
;;   new tail = 162

;;   ======================================================
;;   -- basic block 17 from 245 to 245 -- before reload
;;   ======================================================

;;	  0--> b  0: i 245 pc=L81                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 245
;;   new tail = 245

;;   ======================================================
;;   -- basic block 18 from 169 to 247 -- before reload
;;   ======================================================

;;	  0--> b  0: i 169 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 r143=[r178+0x80]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 172 r144=r143|0x100                         :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 174 [r178+0x80]=r144                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 247 pc=L186                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 169
;;   new tail = 247

;;   ======================================================
;;   -- basic block 19 from 179 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i 179 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 r200=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 181 r145=[r200]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 182 r201=r145&0xfffffffffffff9ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 183 r147=r201|0x400                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 185 [r200]=r147                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 179
;;   new tail = 185

;;   ======================================================
;;   -- basic block 20 from 192 to 193 -- before reload
;;   ======================================================

;;	  0--> b  0: i 192 r0=r154                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 193 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 192
;;   new tail = 193


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_ControlVoltageScaling

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,20u} r13={1d,20u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={12d,9u} r102={1d,20u} r103={1d,19u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r123={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r139={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={2d,6u} r149={2d,6u} r151={1d,1u} r152={1d,1u} r154={5d,1u} r155={1d,2u} r156={1d,9u} r157={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u,1e} r165={1d,1u,1e} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r174={1d,1u} r178={1d,9u} r179={1d,1u} r183={1d,1u} r185={1d,1u} r186={1d,1u,1e} r187={1d,1u,1e} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r196={1d,1u} r200={1d,2u} r201={1d,1u} r206={1d,2u} 
;;    total ref usage 270{95d,171u,4e} in 126{126 regular + 0 call} insns.
(note 1 0 9 NOTE_INSN_DELETED)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 9 3 2 NOTE_INSN_DELETED)
(note 3 2 11 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 11 3 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":155:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":157:3 -1
     (nil))
(debug_insn 13 12 237 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":159:3 -1
     (nil))
(insn 237 13 14 2 (set (reg:SI 206)
        (reg:SI 0 r0 [ VoltageScaling ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":154:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ VoltageScaling ])
        (nil)))
(insn 14 237 15 2 (set (reg/v:SI 155 [ VoltageScaling ])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":159:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 15 14 16 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 206)
                        (const_int 0 [0]))
                    (label_ref 96)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":159:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 96)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:5 -1
     (nil))
(insn 18 17 19 3 (set (reg/f:SI 156)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 156) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:SI 157)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 21 20 22 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 86)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":162:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 86)
(note 23 22 52 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 52 23 24 4 NOTE_INSN_DELETED)
(debug_insn 24 52 26 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 -1
     (nil))
(insn 26 24 38 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 26 27 4 (set (reg/f:SI 163)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 38 29 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 29 27 30 4 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":165:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 30 29 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 -1
     (nil))
(insn 32 30 42 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 156) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 32 33 4 (set (reg:SI 169)
        (const_int 1125899907 [0x431bde83])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 42 34 4 (set (reg:SI 161)
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -1537 [0xfffffffffffff9ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 34 33 36 4 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 161)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 36 34 37 4 (set (mem/v:SI (reg/f:SI 156) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":168:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 37 36 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:7 -1
     (nil))
(insn 39 37 40 4 (set (reg:SI 165 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 163) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 40 39 41 4 (set (reg:SI 166)
        (const_int 50 [0x32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 51 4 (set (reg:SI 164)
        (mult:SI (reg:SI 166)
            (reg:SI 165 [ SystemCoreClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:53 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_DEAD (reg:SI 165 [ SystemCoreClock ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 165 [ SystemCoreClock ])
                    (const_int 50 [0x32]))
                (nil)))))
(insn 51 41 43 4 (set (reg:SI 151 [ _55 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 51 44 4 (parallel [
            (set (reg:SI 168)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (zero_extend:DI (reg:SI 169)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:72 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_DEAD (reg:SI 164)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (const_int 1125899907 [0x431bde83]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 44 43 45 4 (set (reg:SI 167)
        (lshiftrt:SI (reg:SI 168)
            (const_int 18 [0x12]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:72 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 45 44 46 4 (set (reg/v:SI 149 [ wait_loop_index ])
        (plus:SI (reg:SI 167)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 46 45 47 4 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":171:23 -1
     (nil))
(debug_insn 47 46 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:7 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) -1
     (nil))
(debug_insn 49 48 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 -1
     (nil))
(insn 53 49 54 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 151 [ _55 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 151 [ _55 ])
        (nil)))
(jump_insn 54 53 67 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 70)
(code_label 67 54 55 5 14 (nil) [1 uses])
(note 55 67 63 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 63 55 56 5 NOTE_INSN_DELETED)
(debug_insn 56 63 57 5 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) -1
     (nil))
(debug_insn 57 56 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":174:9 -1
     (nil))
(insn 62 57 58 5 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 62 59 5 (set (reg/v:SI 149 [ wait_loop_index ])
        (plus:SI (reg/v:SI 149 [ wait_loop_index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":174:24 7 {*arm_addsi3}
     (nil))
(debug_insn 59 58 60 5 (var_location:SI wait_loop_index (reg/v:SI 149 [ wait_loop_index ])) -1
     (nil))
(debug_insn 60 59 64 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 -1
     (nil))
(insn 64 60 65 5 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 123 [ _11 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 70)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 70)
(note 66 65 68 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 68 66 69 6 NOTE_INSN_DELETED)
(jump_insn 69 68 70 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 149 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 67)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":172:55 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 67)
(code_label 70 69 71 7 13 (nil) [2 uses])
(note 71 70 75 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 75 71 72 7 NOTE_INSN_DELETED)
(debug_insn 72 75 73 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:7 -1
     (nil))
(insn 73 72 74 7 (set (reg/f:SI 174)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 76 7 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 174)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 174)
        (nil)))
(insn 76 74 77 7 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 125 [ _13 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(jump_insn 77 76 163 7 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":176:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 233216732 (nil)))
 -> 81)
(code_label 163 77 78 8 21 (nil) [1 uses])
(note 78 163 8 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 8 78 238 8 (set (reg:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 238 8 239 8 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 239 238 81)
(code_label 81 239 82 9 15 (nil) [2 uses])
(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 83 82 4 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":178:9 -1
     (nil))
(insn 4 83 240 9 (set (reg:SI 154 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":178:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 240 4 241 9 (set (pc)
        (label_ref 186)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":178:16 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 241 240 86)
(code_label 86 241 87 10 12 (nil) [1 uses])
(note 87 86 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 90 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 -1
     (nil))
(insn 90 88 7 10 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 90 91 10 (set (reg:SI 154 [ <retval> ])
        (reg/v:SI 155 [ VoltageScaling ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 155 [ VoltageScaling ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 91 7 93 10 (set (reg:SI 128 [ _16 ])
        (and:SI (reg:SI 127 [ _15 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 93 91 242 10 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":185:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(jump_insn 242 93 243 10 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 243 242 96)
(code_label 96 243 97 11 11 (nil) [1 uses])
(note 97 96 98 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":188:8 -1
     (nil))
(insn 99 98 100 11 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ VoltageScaling ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":188:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 155 [ VoltageScaling ])
        (nil)))
(jump_insn 100 99 101 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":188:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 177)
(note 101 100 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 102 101 103 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:5 -1
     (nil))
(insn 103 102 104 12 (set (reg/f:SI 178)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 12 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 178) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 106 12 (set (reg:SI 179)
        (and:SI (reg:SI 129 [ _17 ])
            (const_int 1536 [0x600]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 106 105 107 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(jump_insn 107 106 108 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 167)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":191:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 167)
(note 108 107 137 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 137 108 109 13 NOTE_INSN_DELETED)
(debug_insn 109 137 111 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 -1
     (nil))
(insn 111 109 123 13 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 123 111 112 13 (set (reg/f:SI 185)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 123 114 13 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 114 112 115 13 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":194:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 115 114 117 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 -1
     (nil))
(insn 117 115 127 13 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (reg/f:SI 178) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 117 118 13 (set (reg:SI 191)
        (const_int 1125899907 [0x431bde83])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 127 119 13 (set (reg:SI 183)
        (and:SI (reg:SI 133 [ _21 ])
            (const_int -1537 [0xfffffffffffff9ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 119 118 121 13 (set (reg:SI 135 [ _23 ])
        (ior:SI (reg:SI 183)
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(insn 121 119 122 13 (set (mem/v:SI (reg/f:SI 178) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":197:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(debug_insn 122 121 124 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:7 -1
     (nil))
(insn 124 122 125 13 (set (reg:SI 187 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 185) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 125 124 126 13 (set (reg:SI 188)
        (const_int 50 [0x32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 136 13 (set (reg:SI 186)
        (mult:SI (reg:SI 188)
            (reg:SI 187 [ SystemCoreClock ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:53 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 188)
        (expr_list:REG_DEAD (reg:SI 187 [ SystemCoreClock ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 187 [ SystemCoreClock ])
                    (const_int 50 [0x32]))
                (nil)))))
(insn 136 126 128 13 (set (reg:SI 152 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 128 136 129 13 (parallel [
            (set (reg:SI 190)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 186))
                            (zero_extend:DI (reg:SI 191)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:72 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg:SI 186)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 186))
                            (const_int 1125899907 [0x431bde83]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 129 128 130 13 (set (reg:SI 189)
        (lshiftrt:SI (reg:SI 190)
            (const_int 18 [0x12]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:72 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 130 129 131 13 (set (reg/v:SI 148 [ wait_loop_index ])
        (plus:SI (reg:SI 189)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(debug_insn 131 130 132 13 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":200:23 -1
     (nil))
(debug_insn 132 131 133 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:7 -1
     (nil))
(debug_insn 133 132 134 13 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) -1
     (nil))
(debug_insn 134 133 138 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 -1
     (nil))
(insn 138 134 139 13 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 152 [ _57 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 152 [ _57 ])
        (nil)))
(jump_insn 139 138 152 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 155)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 155)
(code_label 152 139 140 14 20 (nil) [1 uses])
(note 140 152 148 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 148 140 141 14 NOTE_INSN_DELETED)
(debug_insn 141 148 142 14 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) -1
     (nil))
(debug_insn 142 141 147 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":203:9 -1
     (nil))
(insn 147 142 143 14 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 147 144 14 (set (reg/v:SI 148 [ wait_loop_index ])
        (plus:SI (reg/v:SI 148 [ wait_loop_index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":203:24 7 {*arm_addsi3}
     (nil))
(debug_insn 144 143 145 14 (var_location:SI wait_loop_index (reg/v:SI 148 [ wait_loop_index ])) -1
     (nil))
(debug_insn 145 144 149 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 -1
     (nil))
(insn 149 145 150 14 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 139 [ _27 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(jump_insn 150 149 151 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 155)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:13 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 155)
(note 151 150 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 153 151 154 15 NOTE_INSN_DELETED)
(jump_insn 154 153 155 15 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 148 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 152)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":201:55 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 152)
(code_label 155 154 156 16 19 (nil) [2 uses])
(note 156 155 160 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 160 156 157 16 NOTE_INSN_DELETED)
(debug_insn 157 160 158 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:7 -1
     (nil))
(insn 158 157 159 16 (set (reg/f:SI 196)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 159 158 161 16 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 196)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 196)
        (nil)))
(insn 161 159 162 16 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 141 [ _29 ])
                (const_int 1 [0x1])
                (const_int 10 [0xa]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:10 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(jump_insn 162 161 244 16 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":205:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 840525100 (nil)))
 -> 163)
(note 244 162 245 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 245 244 246 17 (set (pc)
        (label_ref 81)) 284 {*arm_jump}
     (nil)
 -> 81)
(barrier 246 245 167)
(code_label 167 246 168 18 18 (nil) [1 uses])
(note 168 167 169 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 169 168 171 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 -1
     (nil))
(insn 171 169 6 18 (set (reg:SI 143 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 171 172 18 (set (reg:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 6 174 18 (set (reg:SI 144 [ _32 ])
        (ior:SI (reg:SI 143 [ _31 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(insn 174 172 247 18 (set (mem/v:SI (plus:SI (reg/f:SI 178)
                (const_int 128 [0x80])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR5+0 S4 A64])
        (reg:SI 144 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":214:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 178)
        (expr_list:REG_DEAD (reg:SI 144 [ _32 ])
            (nil))))
(jump_insn 247 174 248 18 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 248 247 177)
(code_label 177 248 178 19 17 (nil) [1 uses])
(note 178 177 179 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 -1
     (nil))
(insn 180 179 5 19 (set (reg/f:SI 200)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 180 181 19 (set (reg:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":225:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 181 5 182 19 (set (reg:SI 145 [ _33 ])
        (mem/v:SI (reg/f:SI 200) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 182 181 183 19 (set (reg:SI 201)
        (and:SI (reg:SI 145 [ _33 ])
            (const_int -1537 [0xfffffffffffff9ff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _33 ])
        (nil)))
(insn 183 182 185 19 (set (reg:SI 147 [ _35 ])
        (ior:SI (reg:SI 201)
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))
(insn 185 183 186 19 (set (mem/v:SI (reg/f:SI 200) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 147 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":220:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
            (nil))))
(code_label 186 185 187 20 16 (nil) [4 uses])
(note 187 186 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 192 187 193 20 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":226:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154 [ <retval> ])
        (nil)))
(insn 193 192 256 20 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":226:1 -1
     (nil))
(note 256 193 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableBatteryCharging (HAL_PWREx_EnableBatteryCharging, funcdef_no=331, decl_uid=8895, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:74000 VFP_LO_REGS:74000 ALL_REGS:74000 MEM:45000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 22 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r119=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 r124=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r113=[r119+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r120=r113&0xfffffffffffffdff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r115=r120|r124                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 [r119+0xc]=r115                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 r116=[r119+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 r117=r116|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 [r119+0xc]=r117                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 6
;;   new tail = 19


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableBatteryCharging

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,4u} r120={1d,1u} r124={1d,1u} 
;;    total ref usage 50{32d,18u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":240:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 -1
     (nil))
(insn 8 7 22 2 (set (reg/f:SI 119)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 8 9 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ ResistorSelection ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":239:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ ResistorSelection ])
        (nil)))
(insn 9 22 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 120)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 13 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 120)
            (reg:SI 124))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg:SI 120)
            (nil))))
(insn 13 11 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":243:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 -1
     (nil))
(insn 16 14 17 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 2 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 19 17 24 2 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":246:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(note 24 19 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableBatteryCharging (HAL_PWREx_DisableBatteryCharging, funcdef_no=332, decl_uid=8897, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xfffffffffffffeff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0xc]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableBatteryCharging

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 12 [0xc])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR4+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":256:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableInternalWakeUpLine (HAL_PWREx_EnableInternalWakeUpLine, funcdef_no=333, decl_uid=8899, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x8000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableInternalWakeUpLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32768 [0x8000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":266:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableInternalWakeUpLine (HAL_PWREx_DisableInternalWakeUpLine, funcdef_no=334, decl_uid=8901, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffff7fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableInternalWakeUpLine

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -32769 [0xffffffffffff7fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":276:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableGPIOPullUp (HAL_PWREx_EnableGPIOPullUp, funcdef_no=335, decl_uid=8904, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)


HAL_PWREx_EnableGPIOPullUp

Dataflow summary:
def_info->table_size = 85, use_info->table_size = 134
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r153={1d,1u} r154={8d,2u} r156={1d,13u} r157={1d,4u} r158={1d,1u} r161={1d,1u} r164={1d,4u} r167={1d,1u} r170={1d,4u} r175={1d,4u} r180={1d,4u} r185={1d,4u} r191={1d,4u} r192={1d,1u} r196={1d,1u} r201={1d,2u} r202={1d,1u} 
;;    total ref usage 207{79d,128u,0e} in 104{104 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 10 3 4 5 6 7 8 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 156 201 202
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 156 201 202
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 2 )->[3]->( 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 113 115 116 119 154 157 158 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 113 115 116 119 154 157 158 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[4]->( 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 120 121 122 125 154 164 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 120 121 122 125 154 164 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[5]->( 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 126 127 128 130 154 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 126 127 128 130 154 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u56(7){ }u57(13){ }u58(102){ }u59(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 131 132 133 135 154 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 131 132 133 135 154 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 136 137 138 140 154 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 136 137 138 140 154 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 141 142 143 144 146 154 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 141 142 143 144 146 154 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 147 149 150 153 154 191 192 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 147 149 150 153 154 191 192 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 8 3 4 5 6 7 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u130(0){ }u131(7){ }u132(13){ }u133(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 174 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 176 to worklist
  Adding insn 59 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 48 to worklist
  Adding insn 178 to worklist
  Adding insn 77 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 180 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 182 to worklist
  Adding insn 113 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 184 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
  Adding insn 121 to worklist
  Adding insn 186 to worklist
  Adding insn 155 to worklist
  Adding insn 149 to worklist
  Adding insn 146 to worklist
  Adding insn 141 to worklist
  Adding insn 166 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 165 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 12 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 5 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 6 to worklist
  Adding insn 57 to worklist
  Adding insn 55 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 7 to worklist
  Adding insn 75 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 8 to worklist
  Adding insn 93 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 9 to worklist
  Adding insn 111 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 10 to worklist
  Adding insn 131 to worklist
  Adding insn 124 to worklist
  Adding insn 192 to worklist
  Adding insn 120 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 11 to worklist
  Adding insn 153 to worklist
  Adding insn 190 to worklist
  Adding insn 144 to worklist
  Adding insn 189 to worklist
  Adding insn 140 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 3 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)

Pass 0 for finding pseudo/allocno costs


  r202 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r201 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r196 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r192 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r191 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r185 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r180 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r175 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r170 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r164 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r157 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:16125
  r154 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27264 VFP_LO_REGS:27264 ALL_REGS:27264 MEM:14380
  r153 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r150 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r149 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r147 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r146 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r144 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r143 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r141 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r140 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r138 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r137 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r136 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r135 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r132 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r131 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r130 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r127 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r125 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r121 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r119 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r115 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500


Pass 1 for finding pseudo/allocno costs

    r202: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r202 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r201 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r196 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r192 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r191 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r185 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r180 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r175 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r170 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r164 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r157 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:39375 VFP_LO_REGS:39375 ALL_REGS:39375 MEM:26250
  r154 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:43140 VFP_LO_REGS:43140 ALL_REGS:28140 MEM:28760
  r153 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r150 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r149 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r147 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r146 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r144 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r143 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r141 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r140 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r138 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r137 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r136 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r135 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r132 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r131 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r130 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r127 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r125 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r121 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r119 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r115 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500

;;   ======================================================
;;   -- basic block 2 from 172 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 173 r202=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 172 r201=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r156=r202                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 {pc={(leu(r201,0x6))?[r201*0x4+L21]:L171};clobber cc;clobber scratch;use L21;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 15
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 26 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r157=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r158=r156&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r113=[r157+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 r161=r156&0xffffffffffff5fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 r115=r158|r113                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 [r157+0x20]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 r116=[r157+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   5 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  38 r119=~r161&r116                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  40 [r157+0x24]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 174 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 26
;;   new tail = 174

;;   ======================================================
;;   -- basic block 4 from 46 to 176 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r164=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  55 r167=r156&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  48 r120=[r164+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   6 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  49 r121=r120|r156                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  51 [r164+0x28]=r121                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  54 r122=[r164+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  57 r125=~r167&r122                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  59 [r164+0x2c]=r125                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 176 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 46
;;   new tail = 176

;;   ======================================================
;;   -- basic block 5 from 65 to 178 -- before reload
;;   ======================================================

;;	  0--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 r170=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 r126=[r170+0x30]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  68 r127=r126|r156                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  70 [r170+0x30]=r127                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  73 r128=[r170+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  75 r130=~r156&r128                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  77 [r170+0x34]=r130                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 178 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 65
;;   new tail = 178

;;   ======================================================
;;   -- basic block 6 from 83 to 180 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 r175=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  85 r131=[r175+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  86 r132=r131|r156                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  88 [r175+0x38]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  91 r133=[r175+0x3c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  93 r135=~r156&r133                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  95 [r175+0x3c]=r135                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 180 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 83
;;   new tail = 180

;;   ======================================================
;;   -- basic block 7 from 101 to 182 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 r180=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 103 r136=[r180+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 104 r137=r136|r156                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 106 [r180+0x40]=r137                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 109 r138=[r180+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 111 r140=~r156&r138                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 113 [r180+0x44]=r140                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 182 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 101
;;   new tail = 182

;;   ======================================================
;;   -- basic block 8 from 119 to 184 -- before reload
;;   ======================================================

;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 r185=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 r142=zxn(r156#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 121 r141=[r185+0x48]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 124 r143=r141|r142                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 126 [r185+0x48]=r143                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 129 r144=[r185+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 131 r146=~r142&r144                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 133 [r185+0x4c]=r146                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 184 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 119
;;   new tail = 184

;;   ======================================================
;;   -- basic block 9 from 139 to 186 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r191=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 189 r192=zxt(r156,0xb,0)                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 r147=[r191+0x50]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 190 r196=zxt(r156,0xa,0)                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 144 r149=r192|r147                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 146 [r191+0x50]=r149                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 149 r150=[r191+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 153 r153=~r196&r150                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 155 [r191+0x54]=r153                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 186 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 139
;;   new tail = 186

;;   ======================================================
;;   -- basic block 10 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r154=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 11 from 159 to 166 -- before reload
;;   ======================================================

;;	  0--> b  0: i 159 loc r154#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 r0=r154                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 166 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 159
;;   new tail = 166


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableGPIOPullUp

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r153={1d,1u} r154={8d,2u} r156={1d,13u} r157={1d,4u} r158={1d,1u} r161={1d,1u} r164={1d,4u} r167={1d,1u} r170={1d,4u} r175={1d,4u} r180={1d,4u} r185={1d,4u} r191={1d,4u} r192={1d,1u} r196={1d,1u} r201={1d,2u} r202={1d,1u} 
;;    total ref usage 207{79d,128u,0e} in 104{104 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":306:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":307:3 -1
     (nil))
(debug_insn 19 18 173 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":309:3 -1
     (nil))
(insn 173 19 172 2 (set (reg:SI 202)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":303:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 172 173 3 2 (set (reg:SI 201)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":303:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 172 20 2 (set (reg/v:SI 156 [ GPIONumber ])
        (reg:SI 202)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":303:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 201)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 201)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 171)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":309:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 171 (nil))))
 -> 21)
(code_label 21 20 22 59 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 44)
            (label_ref:SI 63)
            (label_ref:SI 81)
            (label_ref:SI 99)
            (label_ref:SI 117)
            (label_ref:SI 137)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 65 (nil) [1 uses])
(note 25 24 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 37 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 37 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 157)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 28 3 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 90 {*arm_andsi3_insn}
     (nil))
(insn 28 29 36 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 28 30 3 (set (reg:SI 161)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -40961 [0xffffffffffff5fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 30 36 32 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 158)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 32 30 33 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":312:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 33 32 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 -1
     (nil))
(insn 35 33 5 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 35 38 3 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 5 40 3 (set (reg:SI 119 [ _7 ])
        (and:SI (not:SI (reg:SI 161))
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 40 38 41 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":313:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 41 40 174 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":314:8 -1
     (nil))
(jump_insn 174 41 175 3 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":314:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 175 174 44)
(code_label 44 175 45 4 64 (nil) [1 uses])
(note 45 44 56 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 56 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 56 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 -1
     (nil))
(insn 47 46 55 4 (set (reg/f:SI 164)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 47 48 4 (set (reg:SI 167)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 48 55 6 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 48 49 4 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 6 51 4 (set (reg:SI 121 [ _9 ])
        (ior:SI (reg:SI 120 [ _8 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 51 49 52 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":316:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 52 51 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 -1
     (nil))
(insn 54 52 57 4 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 54 59 4 (set (reg:SI 125 [ _13 ])
        (and:SI (not:SI (reg:SI 167))
            (reg:SI 122 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 59 57 60 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":317:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 60 59 176 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":318:8 -1
     (nil))
(jump_insn 176 60 177 4 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":318:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 177 176 63)
(code_label 63 177 64 5 63 (nil) [1 uses])
(note 64 63 74 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 74 64 65 5 NOTE_INSN_DELETED)
(debug_insn 65 74 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 -1
     (nil))
(insn 66 65 7 5 (set (reg/f:SI 170)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 66 67 5 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 7 68 5 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 127 [ _15 ])
        (ior:SI (reg:SI 126 [ _14 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":320:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 -1
     (nil))
(insn 73 71 75 5 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 77 5 (set (reg:SI 130 [ _18 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 128 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(insn 77 75 78 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":321:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(debug_insn 78 77 178 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":322:8 -1
     (nil))
(jump_insn 178 78 179 5 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":322:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 179 178 81)
(code_label 81 179 82 6 62 (nil) [1 uses])
(note 82 81 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 92 82 83 6 NOTE_INSN_DELETED)
(debug_insn 83 92 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 -1
     (nil))
(insn 84 83 8 6 (set (reg/f:SI 175)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 84 85 6 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 8 86 6 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 88 6 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 88 86 89 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":324:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 89 88 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 -1
     (nil))
(insn 91 89 93 6 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 91 95 6 (set (reg:SI 135 [ _23 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 133 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(insn 95 93 96 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":325:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
            (nil))))
(debug_insn 96 95 180 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":326:8 -1
     (nil))
(jump_insn 180 96 181 6 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":326:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 181 180 99)
(code_label 99 181 100 7 61 (nil) [1 uses])
(note 100 99 110 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 110 100 101 7 NOTE_INSN_DELETED)
(debug_insn 101 110 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 -1
     (nil))
(insn 102 101 9 7 (set (reg/f:SI 180)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 102 103 7 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 9 104 7 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 106 7 (set (reg:SI 137 [ _25 ])
        (ior:SI (reg:SI 136 [ _24 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(insn 106 104 107 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":328:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(debug_insn 107 106 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 -1
     (nil))
(insn 109 107 111 7 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 113 7 (set (reg:SI 140 [ _28 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 138 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
            (nil))))
(insn 113 111 114 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":329:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
            (nil))))
(debug_insn 114 113 182 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":330:8 -1
     (nil))
(jump_insn 182 114 183 7 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":330:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 183 182 117)
(code_label 117 183 118 8 60 (nil) [1 uses])
(note 118 117 130 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 130 118 119 8 NOTE_INSN_DELETED)
(debug_insn 119 130 120 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 -1
     (nil))
(insn 120 119 192 8 (set (reg/f:SI 185)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 120 121 8 (set (reg:SI 142 [ _30 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 156 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 121 192 10 8 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 121 124 8 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 10 126 8 (set (reg:SI 143 [ _31 ])
        (ior:SI (reg:SI 141 [ _29 ])
            (reg:SI 142 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 126 124 127 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])
        (reg:SI 143 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":332:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(debug_insn 127 126 129 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 -1
     (nil))
(insn 129 127 131 8 (set (reg:SI 144 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 133 8 (set (reg:SI 146 [ _34 ])
        (and:SI (not:SI (reg:SI 142 [ _30 ]))
            (reg:SI 144 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 144 [ _32 ])
        (expr_list:REG_DEAD (reg:SI 142 [ _30 ])
            (nil))))
(insn 133 131 134 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])
        (reg:SI 146 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":333:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
            (nil))))
(debug_insn 134 133 184 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":334:8 -1
     (nil))
(jump_insn 184 134 185 8 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":334:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 185 184 137)
(code_label 137 185 138 9 58 (nil) [1 uses])
(note 138 137 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 152 138 139 9 NOTE_INSN_DELETED)
(debug_insn 139 152 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 -1
     (nil))
(insn 140 139 189 9 (set (reg/f:SI 191)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 140 141 9 (set (reg:SI 192)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 11 [0xb])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 161 {extzv_t2}
     (nil))
(insn 141 189 190 9 (set (reg:SI 147 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 141 144 9 (set (reg:SI 196)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 10 [0xa])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 144 190 146 9 (set (reg:SI 149 [ _37 ])
        (ior:SI (reg:SI 192)
            (reg:SI 147 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
            (nil))))
(insn 146 144 147 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])
        (reg:SI 149 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":336:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
        (nil)))
(debug_insn 147 146 149 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 -1
     (nil))
(insn 149 147 11 9 (set (reg:SI 150 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 149 153 9 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":304:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 11 155 9 (set (reg:SI 153 [ _41 ])
        (and:SI (not:SI (reg:SI 196))
            (reg:SI 150 [ _38 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 150 [ _38 ])
            (nil))))
(insn 155 153 156 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])
        (reg:SI 153 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":337:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 153 [ _41 ])
            (nil))))
(debug_insn 156 155 186 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":338:8 -1
     (nil))
(jump_insn 186 156 187 9 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":338:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 187 186 171)
(code_label 171 187 170 10 66 (nil) [1 uses])
(note 170 171 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 170 157 10 (set (reg/v:SI 154 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":309:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 157 12 158 11 57 (nil) [7 uses])
(note 158 157 159 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 11 (var_location:QI status (subreg:QI (reg/v:SI 154 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 160 159 165 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":344:3 -1
     (nil))
(insn 165 160 166 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 154 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":345:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 154 [ <retval> ])
        (nil)))
(insn 166 165 198 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":345:1 -1
     (nil))
(note 198 166 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableGPIOPullUp (HAL_PWREx_DisableGPIOPullUp, funcdef_no=336, decl_uid=8907, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)


HAL_PWREx_DisableGPIOPullUp

Dataflow summary:
def_info->table_size = 68, use_info->table_size = 96
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r133={1d,1u} r136={1d,1u} r137={8d,2u} r139={1d,7u} r140={1d,2u} r141={1d,1u} r144={1d,2u} r147={1d,2u} r150={1d,2u} r153={1d,2u} r156={1d,2u} r157={1d,1u} r161={1d,2u} r162={1d,1u} r167={1d,2u} r168={1d,1u} 
;;    total ref usage 152{62d,90u,0e} in 73{73 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 10 3 4 5 6 7 8 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 139 167 168
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 139 167 168
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139

( 2 )->[3]->( 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 113 116 137 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 113 116 137 140 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 2 )->[4]->( 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 117 119 137 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 117 119 137 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 2 )->[5]->( 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 120 122 137 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 120 122 137 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 2 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 123 125 137 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 123 125 137 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 2 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 126 128 137 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 126 128 137 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 2 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 129 132 137 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 129 132 137 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 2 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; lr  def 	 133 136 137 161 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
;; live  gen 	 133 136 137 161 162
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 2 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u81(7){ }u82(13){ }u83(102){ }u84(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

( 8 3 4 5 6 7 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u92(0){ }u93(7){ }u94(13){ }u95(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 128 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 130 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 132 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 134 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 136 to worklist
  Adding insn 81 to worklist
  Adding insn 77 to worklist
  Adding insn 138 to worklist
  Adding insn 95 to worklist
  Adding insn 89 to worklist
  Adding insn 140 to worklist
  Adding insn 109 to worklist
  Adding insn 103 to worklist
  Adding insn 120 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 119 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 12 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 5 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 6 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 7 to worklist
  Adding insn 55 to worklist
  Adding insn 52 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 8 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 9 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 10 to worklist
  Adding insn 93 to worklist
  Adding insn 145 to worklist
  Adding insn 88 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
  Adding insn 11 to worklist
  Adding insn 107 to worklist
  Adding insn 143 to worklist
  Adding insn 102 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139
  Adding insn 3 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)

Pass 0 for finding pseudo/allocno costs


  r168 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r167 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r161 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r156 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r153 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r150 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r147 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r144 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r140 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:8625
  r137 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27264 VFP_LO_REGS:27264 ALL_REGS:27264 MEM:14380
  r136 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r132 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r129 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r125 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r119 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r117 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500


Pass 1 for finding pseudo/allocno costs

    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r168 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r167 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r161 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r156 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r153 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r150 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r147 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r144 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r140 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r137 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:43140 VFP_LO_REGS:43140 ALL_REGS:28140 MEM:28760
  r136 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r132 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r129 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r125 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r119 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r117 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500

;;   ======================================================
;;   -- basic block 2 from 126 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 127 r168=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 126 r167=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r139=r168                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 {pc={(leu(r167,0x6))?[r167*0x4+L21]:L125};clobber cc;clobber scratch;use L21;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 15
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 26 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r140=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r141=r139&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r113=[r140+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   5 r137=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 r116=~r141&r113                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 [r140+0x20]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 128 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 26
;;   new tail = 128

;;   ======================================================
;;   -- basic block 4 from 39 to 130 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 r144=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r137=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 r117=[r144+0x28]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  43 r119=~r139&r117                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  45 [r144+0x28]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 130 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 39
;;   new tail = 130

;;   ======================================================
;;   -- basic block 5 from 51 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r147=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r137=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 r120=[r147+0x30]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  55 r122=~r139&r120                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  57 [r147+0x30]=r122                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 132 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 51
;;   new tail = 132

;;   ======================================================
;;   -- basic block 6 from 63 to 134 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r150=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r137=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 r123=[r150+0x38]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  67 r125=~r139&r123                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  69 [r150+0x38]=r125                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 134 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 63
;;   new tail = 134

;;   ======================================================
;;   -- basic block 7 from 75 to 136 -- before reload
;;   ======================================================

;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 r153=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r137=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 r126=[r153+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  79 r128=~r139&r126                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  81 [r153+0x40]=r128                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 136 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 75
;;   new tail = 136

;;   ======================================================
;;   -- basic block 8 from 87 to 138 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 r156=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 145 r157=zxn(r139#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  89 r129=[r156+0x48]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r137=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  93 r132=~r157&r129                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  95 [r156+0x48]=r132                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 138 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 87
;;   new tail = 138

;;   ======================================================
;;   -- basic block 9 from 101 to 140 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 r161=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 r162=zxt(r139,0xb,0)                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 103 r133=[r161+0x50]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r137=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 107 r136=~r162&r133                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 109 [r161+0x50]=r136                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 110 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 140 pc=L111                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 101
;;   new tail = 140

;;   ======================================================
;;   -- basic block 10 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r137=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 11 from 113 to 120 -- before reload
;;   ======================================================

;;	  0--> b  0: i 113 loc r137#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 119 r0=r137                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 120 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 113
;;   new tail = 120


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableGPIOPullUp

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r132={1d,1u} r133={1d,1u} r136={1d,1u} r137={8d,2u} r139={1d,7u} r140={1d,2u} r141={1d,1u} r144={1d,2u} r147={1d,2u} r150={1d,2u} r153={1d,2u} r156={1d,2u} r157={1d,1u} r161={1d,2u} r162={1d,1u} r167={1d,2u} r168={1d,1u} 
;;    total ref usage 152{62d,90u,0e} in 73{73 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":367:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":368:3 -1
     (nil))
(debug_insn 19 18 127 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":370:3 -1
     (nil))
(insn 127 19 126 2 (set (reg:SI 168)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":364:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 126 127 3 2 (set (reg:SI 167)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":364:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 126 20 2 (set (reg/v:SI 139 [ GPIONumber ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":364:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 167)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 167)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 125)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":370:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 125 (nil))))
 -> 21)
(code_label 21 20 22 72 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 37)
            (label_ref:SI 49)
            (label_ref:SI 61)
            (label_ref:SI 73)
            (label_ref:SI 85)
            (label_ref:SI 99)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 78 (nil) [1 uses])
(note 25 24 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 30 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 140)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 28 3 (set (reg:SI 141)
        (and:SI (reg/v:SI 139 [ GPIONumber ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (nil)))
(insn 28 29 5 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 28 31 3 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 5 33 3 (set (reg:SI 116 [ _4 ])
        (and:SI (not:SI (reg:SI 141))
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 140)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":373:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 34 33 128 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":374:8 -1
     (nil))
(jump_insn 128 34 129 3 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":374:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 129 128 37)
(code_label 37 129 38 4 77 (nil) [1 uses])
(note 38 37 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 38 39 4 NOTE_INSN_DELETED)
(debug_insn 39 42 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 -1
     (nil))
(insn 40 39 6 4 (set (reg/f:SI 144)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 40 41 4 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 6 43 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 144)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 41 45 4 (set (reg:SI 119 [ _7 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 45 43 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 144)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":376:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 46 45 130 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":377:8 -1
     (nil))
(jump_insn 130 46 131 4 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":377:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 131 130 49)
(code_label 49 131 50 5 76 (nil) [1 uses])
(note 50 49 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 54 50 51 5 NOTE_INSN_DELETED)
(debug_insn 51 54 52 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 -1
     (nil))
(insn 52 51 7 5 (set (reg/f:SI 147)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 52 53 5 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 7 55 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 147)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 53 57 5 (set (reg:SI 122 [ _10 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 57 55 58 5 (set (mem/v:SI (plus:SI (reg/f:SI 147)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":379:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(debug_insn 58 57 132 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":380:8 -1
     (nil))
(jump_insn 132 58 133 5 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":380:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 133 132 61)
(code_label 61 133 62 6 75 (nil) [1 uses])
(note 62 61 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 66 62 63 6 NOTE_INSN_DELETED)
(debug_insn 63 66 64 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 -1
     (nil))
(insn 64 63 8 6 (set (reg/f:SI 150)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 64 65 6 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 8 67 6 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 150)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 65 69 6 (set (reg:SI 125 [ _13 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 69 67 70 6 (set (mem/v:SI (plus:SI (reg/f:SI 150)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":382:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 70 69 134 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":383:8 -1
     (nil))
(jump_insn 134 70 135 6 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":383:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 135 134 73)
(code_label 73 135 74 7 74 (nil) [1 uses])
(note 74 73 78 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 78 74 75 7 NOTE_INSN_DELETED)
(debug_insn 75 78 76 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 -1
     (nil))
(insn 76 75 9 7 (set (reg/f:SI 153)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 76 77 7 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 9 79 7 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 153)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 77 81 7 (set (reg:SI 128 [ _16 ])
        (and:SI (not:SI (reg/v:SI 139 [ GPIONumber ]))
            (reg:SI 126 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
            (nil))))
(insn 81 79 82 7 (set (mem/v:SI (plus:SI (reg/f:SI 153)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":385:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(debug_insn 82 81 136 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":386:8 -1
     (nil))
(jump_insn 136 82 137 7 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":386:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 137 136 85)
(code_label 85 137 86 8 73 (nil) [1 uses])
(note 86 85 92 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 92 86 87 8 NOTE_INSN_DELETED)
(debug_insn 87 92 88 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 -1
     (nil))
(insn 88 87 145 8 (set (reg/f:SI 156)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 88 89 8 (set (reg:SI 157)
        (zero_extend:SI (subreg:HI (reg/v:SI 139 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (nil)))
(insn 89 145 10 8 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 89 93 8 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 10 95 8 (set (reg:SI 132 [ _20 ])
        (and:SI (not:SI (reg:SI 157))
            (reg:SI 129 [ _17 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(insn 95 93 96 8 (set (mem/v:SI (plus:SI (reg/f:SI 156)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":388:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
            (nil))))
(debug_insn 96 95 138 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":389:8 -1
     (nil))
(jump_insn 138 96 139 8 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":389:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 139 138 99)
(code_label 99 139 100 9 71 (nil) [1 uses])
(note 100 99 106 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 106 100 101 9 NOTE_INSN_DELETED)
(debug_insn 101 106 102 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 -1
     (nil))
(insn 102 101 143 9 (set (reg/f:SI 161)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 102 103 9 (set (reg:SI 162)
        (zero_extract:SI (reg/v:SI 139 [ GPIONumber ])
            (const_int 11 [0xb])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 139 [ GPIONumber ])
        (nil)))
(insn 103 143 11 9 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 103 107 9 (set (reg/v:SI 137 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":365:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 107 11 109 9 (set (reg:SI 136 [ _24 ])
        (and:SI (not:SI (reg:SI 162))
            (reg:SI 133 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(insn 109 107 110 9 (set (mem/v:SI (plus:SI (reg/f:SI 161)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])
        (reg:SI 136 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":391:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 161)
        (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
            (nil))))
(debug_insn 110 109 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":392:8 -1
     (nil))
(jump_insn 140 110 141 9 (set (pc)
        (label_ref 111)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":392:8 284 {*arm_jump}
     (nil)
 -> 111)
(barrier 141 140 125)
(code_label 125 141 124 10 79 (nil) [1 uses])
(note 124 125 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 124 111 10 (set (reg/v:SI 137 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":370:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 111 12 112 11 70 (nil) [7 uses])
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 113 112 114 11 (var_location:QI status (subreg:QI (reg/v:SI 137 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 114 113 119 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":398:3 -1
     (nil))
(insn 119 114 120 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 137 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":399:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 137 [ <retval> ])
        (nil)))
(insn 120 119 151 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":399:1 -1
     (nil))
(note 151 120 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableGPIOPullDown (HAL_PWREx_EnableGPIOPullDown, funcdef_no=337, decl_uid=8910, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)


HAL_PWREx_EnableGPIOPullDown

Dataflow summary:
def_info->table_size = 85, use_info->table_size = 134
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r153={1d,1u} r154={8d,2u} r156={1d,13u} r157={1d,4u} r158={1d,1u} r161={1d,1u} r164={1d,4u} r165={1d,1u} r170={1d,4u} r175={1d,4u} r180={1d,4u} r185={1d,4u} r191={1d,4u} r192={1d,1u} r196={1d,1u} r201={1d,2u} r202={1d,1u} 
;;    total ref usage 207{79d,128u,0e} in 104{104 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 10 3 4 5 6 7 8 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 156 201 202
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 156 201 202
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 2 )->[3]->( 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 113 115 116 119 154 157 158 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 113 115 116 119 154 157 158 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[4]->( 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 120 122 123 125 154 164 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 120 122 123 125 154 164 165
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[5]->( 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u41(7){ }u42(13){ }u43(102){ }u44(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 126 127 128 130 154 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 126 127 128 130 154 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u56(7){ }u57(13){ }u58(102){ }u59(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 131 132 133 135 154 175
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 131 132 133 135 154 175
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 136 137 138 140 154 180
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 136 137 138 140 154 180
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 141 142 143 144 146 154 185
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 141 142 143 144 146 154 185
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u102(7){ }u103(13){ }u104(102){ }u105(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 147 149 150 153 154 191 192 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 147 149 150 153 154 191 192 196
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 2 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u119(7){ }u120(13){ }u121(102){ }u122(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154

( 8 3 4 5 6 7 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u130(0){ }u131(7){ }u132(13){ }u133(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 174 to worklist
  Adding insn 40 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 176 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 178 to worklist
  Adding insn 77 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
  Adding insn 67 to worklist
  Adding insn 180 to worklist
  Adding insn 95 to worklist
  Adding insn 91 to worklist
  Adding insn 88 to worklist
  Adding insn 85 to worklist
  Adding insn 182 to worklist
  Adding insn 113 to worklist
  Adding insn 109 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 184 to worklist
  Adding insn 133 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
  Adding insn 121 to worklist
  Adding insn 186 to worklist
  Adding insn 155 to worklist
  Adding insn 149 to worklist
  Adding insn 146 to worklist
  Adding insn 141 to worklist
  Adding insn 166 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 165 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 12 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 5 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 6 to worklist
  Adding insn 57 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 7 to worklist
  Adding insn 75 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 8 to worklist
  Adding insn 93 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 9 to worklist
  Adding insn 111 to worklist
  Adding insn 104 to worklist
  Adding insn 102 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 10 to worklist
  Adding insn 131 to worklist
  Adding insn 124 to worklist
  Adding insn 192 to worklist
  Adding insn 120 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
  Adding insn 11 to worklist
  Adding insn 153 to worklist
  Adding insn 190 to worklist
  Adding insn 144 to worklist
  Adding insn 189 to worklist
  Adding insn 140 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 3 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)

Pass 0 for finding pseudo/allocno costs


  r202 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r201 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r196 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r192 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r191 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r185 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r180 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r175 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r170 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r164 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r157 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9250 VFP_LO_REGS:9250 ALL_REGS:9250 MEM:5625
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:16125
  r154 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27264 VFP_LO_REGS:27264 ALL_REGS:27264 MEM:14380
  r153 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r150 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r149 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r147 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r146 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r144 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r143 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r141 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r140 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r138 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r137 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r136 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r135 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r132 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r131 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r130 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r127 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r125 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r119 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r115 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500


Pass 1 for finding pseudo/allocno costs

    r202: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r201: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r181: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r172: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r202 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r201 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r196 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r192 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r191 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r185 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r180 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r175 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r170 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r164 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r157 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:9375 VFP_LO_REGS:9375 ALL_REGS:9375 MEM:6250
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:39375 VFP_LO_REGS:39375 ALL_REGS:39375 MEM:26250
  r154 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:43140 VFP_LO_REGS:43140 ALL_REGS:28140 MEM:28760
  r153 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r150 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r149 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r147 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r146 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r144 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r143 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r141 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r140 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r138 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r137 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r136 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r135 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r132 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r131 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r130 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r128 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r127 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r125 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r119 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r115 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500

;;   ======================================================
;;   -- basic block 2 from 172 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 173 r202=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 172 r201=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r156=r202                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 {pc={(leu(r201,0x6))?[r201*0x4+L21]:L171};clobber cc;clobber scratch;use L21;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 15
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 26 to 174 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r157=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r158=r156&0xffffffffffff5fff            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r113=[r157+0x24]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 r161=r156&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 r115=r158|r113                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 [r157+0x24]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 r116=[r157+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i   5 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  38 r119=~r161&r116                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  40 [r157+0x20]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 174 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 26
;;   new tail = 174

;;   ======================================================
;;   -- basic block 4 from 46 to 176 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 r164=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  49 r165=r156&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  48 r120=[r164+0x2c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   6 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  50 r122=r165|r120                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  52 [r164+0x2c]=r122                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  55 r123=[r164+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  57 r125=~r156&r123                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  59 [r164+0x28]=r125                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 176 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 46
;;   new tail = 176

;;   ======================================================
;;   -- basic block 5 from 65 to 178 -- before reload
;;   ======================================================

;;	  0--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 r170=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 r126=[r170+0x34]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  68 r127=r126|r156                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  70 [r170+0x34]=r127                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  73 r128=[r170+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  75 r130=~r156&r128                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  77 [r170+0x30]=r130                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 178 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 65
;;   new tail = 178

;;   ======================================================
;;   -- basic block 6 from 83 to 180 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 r175=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  85 r131=[r175+0x3c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  86 r132=r131|r156                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  88 [r175+0x3c]=r132                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  91 r133=[r175+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  93 r135=~r156&r133                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  95 [r175+0x38]=r135                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 180 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 83
;;   new tail = 180

;;   ======================================================
;;   -- basic block 7 from 101 to 182 -- before reload
;;   ======================================================

;;	  0--> b  0: i 101 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 102 r180=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 103 r136=[r180+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 104 r137=r136|r156                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 106 [r180+0x44]=r137                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 109 r138=[r180+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 111 r140=~r156&r138                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 113 [r180+0x40]=r140                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 182 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 101
;;   new tail = 182

;;   ======================================================
;;   -- basic block 8 from 119 to 184 -- before reload
;;   ======================================================

;;	  0--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 r185=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 192 r142=zxn(r156#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 121 r141=[r185+0x4c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 124 r143=r141|r142                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 126 [r185+0x4c]=r143                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 129 r144=[r185+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 131 r146=~r142&r144                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 133 [r185+0x48]=r146                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 184 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 119
;;   new tail = 184

;;   ======================================================
;;   -- basic block 9 from 139 to 186 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r191=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 189 r192=zxt(r156,0xa,0)                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 r147=[r191+0x54]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 190 r196=zxt(r156,0xb,0)                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 144 r149=r192|r147                          :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 146 [r191+0x54]=r149                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 147 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 149 r150=[r191+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 r154=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 153 r153=~r196&r150                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i 155 [r191+0x50]=r153                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 186 pc=L157                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 139
;;   new tail = 186

;;   ======================================================
;;   -- basic block 10 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r154=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 11 from 159 to 166 -- before reload
;;   ======================================================

;;	  0--> b  0: i 159 loc r154#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 160 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 r0=r154                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 166 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 159
;;   new tail = 166


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableGPIOPullDown

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r119={1d,1u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r153={1d,1u} r154={8d,2u} r156={1d,13u} r157={1d,4u} r158={1d,1u} r161={1d,1u} r164={1d,4u} r165={1d,1u} r170={1d,4u} r175={1d,4u} r180={1d,4u} r185={1d,4u} r191={1d,4u} r192={1d,1u} r196={1d,1u} r201={1d,2u} r202={1d,1u} 
;;    total ref usage 207{79d,128u,0e} in 104{104 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":428:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":429:3 -1
     (nil))
(debug_insn 19 18 173 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":431:3 -1
     (nil))
(insn 173 19 172 2 (set (reg:SI 202)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 172 173 3 2 (set (reg:SI 201)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 172 20 2 (set (reg/v:SI 156 [ GPIONumber ])
        (reg:SI 202)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":425:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 201)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 201)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 171)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":431:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 171 (nil))))
 -> 21)
(code_label 21 20 22 85 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 44)
            (label_ref:SI 63)
            (label_ref:SI 81)
            (label_ref:SI 99)
            (label_ref:SI 117)
            (label_ref:SI 137)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 91 (nil) [1 uses])
(note 25 24 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 37 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 37 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 157)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 28 3 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -40961 [0xffffffffffff5fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 90 {*arm_andsi3_insn}
     (nil))
(insn 28 29 36 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 28 30 3 (set (reg:SI 161)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 30 36 32 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 158)
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 32 30 33 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":434:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 33 32 35 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 -1
     (nil))
(insn 35 33 5 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 35 38 3 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 5 40 3 (set (reg:SI 119 [ _7 ])
        (and:SI (not:SI (reg:SI 161))
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 40 38 41 3 (set (mem/v:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRA+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":435:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(debug_insn 41 40 174 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":436:8 -1
     (nil))
(jump_insn 174 41 175 3 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":436:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 175 174 44)
(code_label 44 175 45 4 90 (nil) [1 uses])
(note 45 44 56 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 56 45 46 4 NOTE_INSN_DELETED)
(debug_insn 46 56 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 -1
     (nil))
(insn 47 46 49 4 (set (reg/f:SI 164)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 47 48 4 (set (reg:SI 165)
        (and:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 90 {*arm_andsi3_insn}
     (nil))
(insn 48 49 6 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 48 50 4 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 6 52 4 (set (reg:SI 122 [ _10 ])
        (ior:SI (reg:SI 165)
            (reg:SI 120 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(insn 52 50 53 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":438:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 53 52 55 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 -1
     (nil))
(insn 55 53 57 4 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 55 59 4 (set (reg:SI 125 [ _13 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 123 [ _11 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 59 57 60 4 (set (mem/v:SI (plus:SI (reg/f:SI 164)
                (const_int 40 [0x28])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRB+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":439:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(debug_insn 60 59 176 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":440:8 -1
     (nil))
(jump_insn 176 60 177 4 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":440:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 177 176 63)
(code_label 63 177 64 5 89 (nil) [1 uses])
(note 64 63 74 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 74 64 65 5 NOTE_INSN_DELETED)
(debug_insn 65 74 66 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 -1
     (nil))
(insn 66 65 7 5 (set (reg/f:SI 170)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 66 67 5 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 7 68 5 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 127 [ _15 ])
        (ior:SI (reg:SI 126 [ _14 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":442:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 -1
     (nil))
(insn 73 71 75 5 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 73 77 5 (set (reg:SI 130 [ _18 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 128 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(insn 77 75 78 5 (set (mem/v:SI (plus:SI (reg/f:SI 170)
                (const_int 48 [0x30])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRC+0 S4 A64])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":443:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(debug_insn 78 77 178 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":444:8 -1
     (nil))
(jump_insn 178 78 179 5 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":444:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 179 178 81)
(code_label 81 179 82 6 88 (nil) [1 uses])
(note 82 81 92 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 92 82 83 6 NOTE_INSN_DELETED)
(debug_insn 83 92 84 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 -1
     (nil))
(insn 84 83 8 6 (set (reg/f:SI 175)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 84 85 6 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 85 8 86 6 (set (reg:SI 131 [ _19 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 85 88 6 (set (reg:SI 132 [ _20 ])
        (ior:SI (reg:SI 131 [ _19 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 88 86 89 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":446:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(debug_insn 89 88 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 -1
     (nil))
(insn 91 89 93 6 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 91 95 6 (set (reg:SI 135 [ _23 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 133 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(insn 95 93 96 6 (set (mem/v:SI (plus:SI (reg/f:SI 175)
                (const_int 56 [0x38])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRD+0 S4 A64])
        (reg:SI 135 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":447:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 175)
        (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
            (nil))))
(debug_insn 96 95 180 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":448:8 -1
     (nil))
(jump_insn 180 96 181 6 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":448:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 181 180 99)
(code_label 99 181 100 7 87 (nil) [1 uses])
(note 100 99 110 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 110 100 101 7 NOTE_INSN_DELETED)
(debug_insn 101 110 102 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 -1
     (nil))
(insn 102 101 9 7 (set (reg/f:SI 180)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 102 103 7 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 9 104 7 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 106 7 (set (reg:SI 137 [ _25 ])
        (ior:SI (reg:SI 136 [ _24 ])
            (reg/v:SI 156 [ GPIONumber ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(insn 106 104 107 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":450:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(debug_insn 107 106 109 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 -1
     (nil))
(insn 109 107 111 7 (set (reg:SI 138 [ _26 ])
        (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 113 7 (set (reg:SI 140 [ _28 ])
        (and:SI (not:SI (reg/v:SI 156 [ GPIONumber ]))
            (reg:SI 138 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
            (nil))))
(insn 113 111 114 7 (set (mem/v:SI (plus:SI (reg/f:SI 180)
                (const_int 64 [0x40])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRE+0 S4 A64])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":451:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
            (nil))))
(debug_insn 114 113 182 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":452:8 -1
     (nil))
(jump_insn 182 114 183 7 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":452:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 183 182 117)
(code_label 117 183 118 8 86 (nil) [1 uses])
(note 118 117 130 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 130 118 119 8 NOTE_INSN_DELETED)
(debug_insn 119 130 120 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 -1
     (nil))
(insn 120 119 192 8 (set (reg/f:SI 185)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 192 120 121 8 (set (reg:SI 142 [ _30 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 156 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 121 192 10 8 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 121 124 8 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 10 126 8 (set (reg:SI 143 [ _31 ])
        (ior:SI (reg:SI 141 [ _29 ])
            (reg:SI 142 [ _30 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 126 124 127 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])
        (reg:SI 143 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":454:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(debug_insn 127 126 129 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 -1
     (nil))
(insn 129 127 131 8 (set (reg:SI 144 [ _32 ])
        (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 129 133 8 (set (reg:SI 146 [ _34 ])
        (and:SI (not:SI (reg:SI 142 [ _30 ]))
            (reg:SI 144 [ _32 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 144 [ _32 ])
        (expr_list:REG_DEAD (reg:SI 142 [ _30 ])
            (nil))))
(insn 133 131 134 8 (set (mem/v:SI (plus:SI (reg/f:SI 185)
                (const_int 72 [0x48])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRF+0 S4 A64])
        (reg:SI 146 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":455:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 185)
        (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
            (nil))))
(debug_insn 134 133 184 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":456:8 -1
     (nil))
(jump_insn 184 134 185 8 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":456:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 185 184 137)
(code_label 137 185 138 9 84 (nil) [1 uses])
(note 138 137 152 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 152 138 139 9 NOTE_INSN_DELETED)
(debug_insn 139 152 140 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 -1
     (nil))
(insn 140 139 189 9 (set (reg/f:SI 191)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 140 141 9 (set (reg:SI 192)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 10 [0xa])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 161 {extzv_t2}
     (nil))
(insn 141 189 190 9 (set (reg:SI 147 [ _35 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 141 144 9 (set (reg:SI 196)
        (zero_extract:SI (reg/v:SI 156 [ GPIONumber ])
            (const_int 11 [0xb])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 156 [ GPIONumber ])
        (nil)))
(insn 144 190 146 9 (set (reg:SI 149 [ _37 ])
        (ior:SI (reg:SI 192)
            (reg:SI 147 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg:SI 147 [ _35 ])
            (nil))))
(insn 146 144 147 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])
        (reg:SI 149 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":458:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
        (nil)))
(debug_insn 147 146 149 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 -1
     (nil))
(insn 149 147 11 9 (set (reg:SI 150 [ _38 ])
        (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 149 153 9 (set (reg/v:SI 154 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":426:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 153 11 155 9 (set (reg:SI 153 [ _41 ])
        (and:SI (not:SI (reg:SI 196))
            (reg:SI 150 [ _38 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 150 [ _38 ])
            (nil))))
(insn 155 153 156 9 (set (mem/v:SI (plus:SI (reg/f:SI 191)
                (const_int 80 [0x50])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PUCRG+0 S4 A64])
        (reg:SI 153 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":459:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_DEAD (reg:SI 153 [ _41 ])
            (nil))))
(debug_insn 156 155 186 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":460:8 -1
     (nil))
(jump_insn 186 156 187 9 (set (pc)
        (label_ref 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":460:8 284 {*arm_jump}
     (nil)
 -> 157)
(barrier 187 186 171)
(code_label 171 187 170 10 92 (nil) [1 uses])
(note 170 171 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 170 157 10 (set (reg/v:SI 154 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":431:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 157 12 158 11 83 (nil) [7 uses])
(note 158 157 159 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 159 158 160 11 (var_location:QI status (subreg:QI (reg/v:SI 154 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 160 159 165 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":466:3 -1
     (nil))
(insn 165 160 166 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 154 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":467:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 154 [ <retval> ])
        (nil)))
(insn 166 165 198 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":467:1 -1
     (nil))
(note 198 166 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableGPIOPullDown (HAL_PWREx_DisableGPIOPullDown, funcdef_no=338, decl_uid=8913, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)


HAL_PWREx_DisableGPIOPullDown

Dataflow summary:
def_info->table_size = 69, use_info->table_size = 97
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r138={8d,2u} r140={1d,7u} r141={1d,2u} r142={1d,1u} r145={1d,2u} r146={1d,1u} r149={1d,2u} r152={1d,2u} r155={1d,2u} r158={1d,2u} r159={1d,1u} r163={1d,2u} r164={1d,1u} r169={1d,2u} r170={1d,1u} 
;;    total ref usage 154{63d,91u,0e} in 74{74 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 10 3 4 5 6 7 8 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 140 169 170
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 140 169 170
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140

( 2 )->[3]->( 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 113 116 138 141 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 113 116 138 141 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 2 )->[4]->( 11 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 117 120 138 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 117 120 138 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 2 )->[5]->( 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u30(7){ }u31(13){ }u32(102){ }u33(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 121 123 138 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 121 123 138 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 2 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 124 126 138 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 124 126 138 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 2 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 127 129 138 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 127 129 138 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 2 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 130 133 138 158 159
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 130 133 138 158 159
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 2 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; lr  def 	 134 137 138 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
;; live  gen 	 134 137 138 163 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 2 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138

( 8 3 4 5 6 7 10 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u93(0){ }u94(7){ }u95(13){ }u96(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 129 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 131 to worklist
  Adding insn 46 to worklist
  Adding insn 41 to worklist
  Adding insn 133 to worklist
  Adding insn 58 to worklist
  Adding insn 54 to worklist
  Adding insn 135 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 137 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 139 to worklist
  Adding insn 96 to worklist
  Adding insn 90 to worklist
  Adding insn 141 to worklist
  Adding insn 110 to worklist
  Adding insn 104 to worklist
  Adding insn 121 to worklist
Finished finding needed instructions:
processing block 11 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 120 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 12 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 5 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 6 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 7 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 8 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 9 to worklist
  Adding insn 80 to worklist
  Adding insn 77 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 10 to worklist
  Adding insn 94 to worklist
  Adding insn 146 to worklist
  Adding insn 89 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 138
  Adding insn 11 to worklist
  Adding insn 108 to worklist
  Adding insn 144 to worklist
  Adding insn 103 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 140
  Adding insn 3 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 12 n_edges 18 count 12 (    1)

Pass 0 for finding pseudo/allocno costs


  r170 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r169 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r163 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r159 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r158 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r155 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r152 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r149 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r145 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r141 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5500 VFP_LO_REGS:5500 ALL_REGS:5500 MEM:3125
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:8625
  r138 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:27264 VFP_LO_REGS:27264 ALL_REGS:27264 MEM:14380
  r137 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r134 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r130 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r129 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r127 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r124 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r121 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r117 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500


Pass 1 for finding pseudo/allocno costs

    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r170 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r169 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r164 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r163 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r159 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r158 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r155 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r152 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r149 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r145 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r142 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r141 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:5625 VFP_LO_REGS:5625 ALL_REGS:5625 MEM:3750
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:28125 VFP_LO_REGS:28125 ALL_REGS:28125 MEM:18750
  r138 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:43140 VFP_LO_REGS:43140 ALL_REGS:28140 MEM:28760
  r137 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r134 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r133 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r130 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r129 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r127 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r126 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r124 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r121 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r117 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r116 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r113 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500

;;   ======================================================
;;   -- basic block 2 from 127 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r170=r1                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i 127 r169=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i   3 r140=r170                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 {pc={(leu(r169,0x6))?[r169*0x4+L21]:L126};clobber cc;clobber scratch;use L21;}:cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 15
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 26 to 129 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r141=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  29 r142=r140&0xffffffffffff5fff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r113=[r141+0x24]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   5 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 r116=~r142&r113                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 [r141+0x24]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 129 pc=L112                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 26
;;   new tail = 129

;;   ======================================================
;;   -- basic block 4 from 39 to 131 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 r145=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  42 r146=r140&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  41 r117=[r145+0x2c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i   6 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  44 r120=~r146&r117                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  46 [r145+0x2c]=r120                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 131 pc=L112                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 39
;;   new tail = 131

;;   ======================================================
;;   -- basic block 5 from 52 to 133 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 r149=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  54 r121=[r149+0x34]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  56 r123=~r140&r121                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  58 [r149+0x34]=r123                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 133 pc=L112                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 52
;;   new tail = 133

;;   ======================================================
;;   -- basic block 6 from 64 to 135 -- before reload
;;   ======================================================

;;	  0--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  65 r152=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  66 r124=[r152+0x3c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  68 r126=~r140&r124                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  70 [r152+0x3c]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 135 pc=L112                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 64
;;   new tail = 135

;;   ======================================================
;;   -- basic block 7 from 76 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  77 r155=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  78 r127=[r155+0x44]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  80 r129=~r140&r127                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  82 [r155+0x44]=r129                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 137 pc=L112                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 76
;;   new tail = 137

;;   ======================================================
;;   -- basic block 8 from 88 to 139 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 r158=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 146 r159=zxn(r140#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  90 r130=[r158+0x4c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  94 r133=~r159&r130                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  96 [r158+0x4c]=r133                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 139 pc=L112                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 88
;;   new tail = 139

;;   ======================================================
;;   -- basic block 9 from 102 to 141 -- before reload
;;   ======================================================

;;	  0--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 r163=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 144 r164=zxt(r140,0xa,0)                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 r134=[r163+0x54]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 r138=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 108 r137=~r164&r134                         :cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 110 [r163+0x54]=r137                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 111 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 141 pc=L112                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 102
;;   new tail = 141

;;   ======================================================
;;   -- basic block 10 from 12 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 r138=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 12
;;   new tail = 12

;;   ======================================================
;;   -- basic block 11 from 114 to 121 -- before reload
;;   ======================================================

;;	  0--> b  0: i 114 loc r138#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 120 r0=r138                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 121 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 114
;;   new tail = 121


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableGPIOPullDown

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,11u} r13={1d,11u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d} r102={1d,11u} r103={1d,10u} r113={1d,1u} r116={1d,1u} r117={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r133={1d,1u} r134={1d,1u} r137={1d,1u} r138={8d,2u} r140={1d,7u} r141={1d,2u} r142={1d,1u} r145={1d,2u} r146={1d,1u} r149={1d,2u} r152={1d,2u} r155={1d,2u} r158={1d,2u} r159={1d,1u} r163={1d,2u} r164={1d,1u} r169={1d,2u} r170={1d,1u} 
;;    total ref usage 154{63d,91u,0e} in 74{74 regular + 0 call} insns.
(note 1 0 13 NOTE_INSN_DELETED)
(note 13 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 13 4 2 NOTE_INSN_DELETED)
(note 4 2 15 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 15 4 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":489:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":490:3 -1
     (nil))
(debug_insn 19 18 128 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":492:3 -1
     (nil))
(insn 128 19 127 2 (set (reg:SI 170)
        (reg:SI 1 r1 [ GPIONumber ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIONumber ])
        (nil)))
(insn 127 128 3 2 (set (reg:SI 169)
        (reg:SI 0 r0 [ GPIO ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIO ])
        (nil)))
(insn 3 127 20 2 (set (reg/v:SI 140 [ GPIONumber ])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":486:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(jump_insn 20 3 21 2 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 169)
                        (const_int 6 [0x6]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 169)
                                (const_int 4 [0x4]))
                            (label_ref:SI 21)) [0  S4 A32])
                    (label_ref:SI 126)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 21))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":492:3 1007 {*thumb2_casesi_internal}
     (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (insn_list:REG_LABEL_TARGET 126 (nil))))
 -> 21)
(code_label 21 20 22 101 (nil) [2 uses])
(jump_table_data 22 21 23 (addr_diff_vec:SI (label_ref:SI 21)
         [
            (label_ref:SI 24)
            (label_ref:SI 37)
            (label_ref:SI 50)
            (label_ref:SI 62)
            (label_ref:SI 74)
            (label_ref:SI 86)
            (label_ref:SI 100)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 23 22 24)
(code_label 24 23 25 3 107 (nil) [1 uses])
(note 25 24 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 25 26 3 NOTE_INSN_DELETED)
(debug_insn 26 30 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 -1
     (nil))
(insn 27 26 29 3 (set (reg/f:SI 141)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 27 28 3 (set (reg:SI 142)
        (and:SI (reg/v:SI 140 [ GPIONumber ])
            (const_int -40961 [0xffffffffffff5fff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 28 29 5 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 28 31 3 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 5 33 3 (set (reg:SI 116 [ _4 ])
        (and:SI (not:SI (reg:SI 142))
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 141)
                (const_int 36 [0x24])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRA+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":495:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 34 33 129 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":496:8 -1
     (nil))
(jump_insn 129 34 130 3 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":496:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 130 129 37)
(code_label 37 130 38 4 106 (nil) [1 uses])
(note 38 37 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 43 38 39 4 NOTE_INSN_DELETED)
(debug_insn 39 43 40 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 -1
     (nil))
(insn 40 39 42 4 (set (reg/f:SI 145)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 40 41 4 (set (reg:SI 146)
        (and:SI (reg/v:SI 140 [ GPIONumber ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 41 42 6 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 145)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 41 44 4 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 6 46 4 (set (reg:SI 120 [ _8 ])
        (and:SI (not:SI (reg:SI 146))
            (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(insn 46 44 47 4 (set (mem/v:SI (plus:SI (reg/f:SI 145)
                (const_int 44 [0x2c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRB+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":498:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
            (nil))))
(debug_insn 47 46 131 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":499:8 -1
     (nil))
(jump_insn 131 47 132 4 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":499:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 132 131 50)
(code_label 50 132 51 5 105 (nil) [1 uses])
(note 51 50 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 55 51 52 5 NOTE_INSN_DELETED)
(debug_insn 52 55 53 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 -1
     (nil))
(insn 53 52 7 5 (set (reg/f:SI 149)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 53 54 5 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 7 56 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 149)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 54 58 5 (set (reg:SI 123 [ _11 ])
        (and:SI (not:SI (reg/v:SI 140 [ GPIONumber ]))
            (reg:SI 121 [ _9 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(insn 58 56 59 5 (set (mem/v:SI (plus:SI (reg/f:SI 149)
                (const_int 52 [0x34])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRC+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":501:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(debug_insn 59 58 133 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":502:8 -1
     (nil))
(jump_insn 133 59 134 5 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":502:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 134 133 62)
(code_label 62 134 63 6 104 (nil) [1 uses])
(note 63 62 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 67 63 64 6 NOTE_INSN_DELETED)
(debug_insn 64 67 65 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 -1
     (nil))
(insn 65 64 8 6 (set (reg/f:SI 152)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 65 66 6 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 8 68 6 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 66 70 6 (set (reg:SI 126 [ _14 ])
        (and:SI (not:SI (reg/v:SI 140 [ GPIONumber ]))
            (reg:SI 124 [ _12 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
            (nil))))
(insn 70 68 71 6 (set (mem/v:SI (plus:SI (reg/f:SI 152)
                (const_int 60 [0x3c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRD+0 S4 A32])
        (reg:SI 126 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":504:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
            (nil))))
(debug_insn 71 70 135 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":505:8 -1
     (nil))
(jump_insn 135 71 136 6 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":505:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 136 135 74)
(code_label 74 136 75 7 103 (nil) [1 uses])
(note 75 74 79 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 79 75 76 7 NOTE_INSN_DELETED)
(debug_insn 76 79 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 -1
     (nil))
(insn 77 76 9 7 (set (reg/f:SI 155)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 77 78 7 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 9 80 7 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 78 82 7 (set (reg:SI 129 [ _17 ])
        (and:SI (not:SI (reg/v:SI 140 [ GPIONumber ]))
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(insn 82 80 83 7 (set (mem/v:SI (plus:SI (reg/f:SI 155)
                (const_int 68 [0x44])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRE+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":507:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
            (nil))))
(debug_insn 83 82 137 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":508:8 -1
     (nil))
(jump_insn 137 83 138 7 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":508:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 138 137 86)
(code_label 86 138 87 8 102 (nil) [1 uses])
(note 87 86 93 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 93 87 88 8 NOTE_INSN_DELETED)
(debug_insn 88 93 89 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 -1
     (nil))
(insn 89 88 146 8 (set (reg/f:SI 158)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 89 90 8 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg/v:SI 140 [ GPIONumber ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 90 146 10 8 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 158)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 90 94 8 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 10 96 8 (set (reg:SI 133 [ _21 ])
        (and:SI (not:SI (reg:SI 159))
            (reg:SI 130 [ _18 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(insn 96 94 97 8 (set (mem/v:SI (plus:SI (reg/f:SI 158)
                (const_int 76 [0x4c])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRF+0 S4 A32])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":510:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
            (nil))))
(debug_insn 97 96 139 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":511:8 -1
     (nil))
(jump_insn 139 97 140 8 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":511:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 140 139 100)
(code_label 100 140 101 9 100 (nil) [1 uses])
(note 101 100 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 107 101 102 9 NOTE_INSN_DELETED)
(debug_insn 102 107 103 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 -1
     (nil))
(insn 103 102 144 9 (set (reg/f:SI 163)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 103 104 9 (set (reg:SI 164)
        (zero_extract:SI (reg/v:SI 140 [ GPIONumber ])
            (const_int 10 [0xa])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 161 {extzv_t2}
     (expr_list:REG_DEAD (reg/v:SI 140 [ GPIONumber ])
        (nil)))
(insn 104 144 11 9 (set (reg:SI 134 [ _22 ])
        (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 104 108 9 (set (reg/v:SI 138 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":487:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 11 110 9 (set (reg:SI 137 [ _25 ])
        (and:SI (not:SI (reg:SI 164))
            (reg:SI 134 [ _22 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 100 {andsi_notsi_si}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
            (nil))))
(insn 110 108 111 9 (set (mem/v:SI (plus:SI (reg/f:SI 163)
                (const_int 84 [0x54])) [1 MEM[(struct PWR_TypeDef *)1073770496B].PDCRG+0 S4 A32])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":513:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 163)
        (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
            (nil))))
(debug_insn 111 110 141 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":514:8 -1
     (nil))
(jump_insn 141 111 142 9 (set (pc)
        (label_ref 112)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":514:8 284 {*arm_jump}
     (nil)
 -> 112)
(barrier 142 141 126)
(code_label 126 142 125 10 108 (nil) [1 uses])
(note 125 126 12 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 12 125 112 10 (set (reg/v:SI 138 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":492:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 112 12 113 11 99 (nil) [7 uses])
(note 113 112 114 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 114 113 115 11 (var_location:QI status (subreg:QI (reg/v:SI 138 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 115 114 120 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":520:3 -1
     (nil))
(insn 120 115 121 11 (set (reg/i:SI 0 r0)
        (reg/v:SI 138 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":521:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ <retval> ])
        (nil)))
(insn 121 120 152 11 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":521:1 -1
     (nil))
(note 152 121 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePullUpPullDownConfig (HAL_PWREx_EnablePullUpPullDownConfig, funcdef_no=339, decl_uid=8915, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x400                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnablePullUpPullDownConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":537:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePullUpPullDownConfig (HAL_PWREx_DisablePullUpPullDownConfig, funcdef_no=340, decl_uid=8917, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xfffffffffffffbff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisablePullUpPullDownConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":549:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableSRAM2ContentRetention (HAL_PWREx_EnableSRAM2ContentRetention, funcdef_no=341, decl_uid=8919, cgraph_uid=345, symbol_order=344)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableSRAM2ContentRetention

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":562:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableSRAM2ContentRetention (HAL_PWREx_DisableSRAM2ContentRetention, funcdef_no=342, decl_uid=8921, cgraph_uid=346, symbol_order=345)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xfffffffffffffeff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableSRAM2ContentRetention

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":574:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM1 (HAL_PWREx_EnablePVM1, funcdef_no=343, decl_uid=8923, cgraph_uid=347, symbol_order=346)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnablePVM1

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":587:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM1 (HAL_PWREx_DisablePVM1, funcdef_no=344, decl_uid=8925, cgraph_uid=348, symbol_order=347)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisablePVM1

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":596:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM2 (HAL_PWREx_EnablePVM2, funcdef_no=345, decl_uid=8927, cgraph_uid=349, symbol_order=348)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnablePVM2

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":608:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM2 (HAL_PWREx_DisablePVM2, funcdef_no=346, decl_uid=8929, cgraph_uid=350, symbol_order=349)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisablePVM2

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":617:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM3 (HAL_PWREx_EnablePVM3, funcdef_no=347, decl_uid=8931, cgraph_uid=351, symbol_order=350)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnablePVM3

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":628:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM3 (HAL_PWREx_DisablePVM3, funcdef_no=348, decl_uid=8933, cgraph_uid=352, symbol_order=351)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffffffbf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisablePVM3

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":637:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnablePVM4 (HAL_PWREx_EnablePVM4, funcdef_no=349, decl_uid=8935, cgraph_uid=353, symbol_order=352)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x80                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnablePVM4

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":647:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisablePVM4 (HAL_PWREx_DisablePVM4, funcdef_no=350, decl_uid=8937, cgraph_uid=354, symbol_order=353)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffffff7f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x4]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisablePVM4

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 4 [0x4])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR2+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":656:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_ConfigPVM (HAL_PWREx_ConfigPVM, funcdef_no=351, decl_uid=8939, cgraph_uid=355, symbol_order=354)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 43 n_edges 63 count 43 (    1)


HAL_PWREx_ConfigPVM

Dataflow summary:
def_info->table_size = 155, use_info->table_size = 362
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,42u} r13={1d,42u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,21u} r102={1d,42u} r103={1d,41u} r113={1d,4u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,4u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,4u} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,4u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,4u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={7d,2u} r199={1d,5u} r200={1d,10u} r212={1d,2u} r215={1d,2u} r218={1d,2u} r220={1d,10u} r232={1d,2u} r235={1d,2u} r238={1d,2u} r240={1d,10u} r252={1d,2u} r255={1d,2u} r258={1d,2u} r260={1d,10u} r272={1d,2u} r275={1d,2u} r278={1d,2u} r281={1d,1u} 
;;    total ref usage 487{140d,347u,0e} in 230{230 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d44(102){ }d45(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 26 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 199 281
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 199 281
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 199
;; live  out 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 199

( 2 )->[3]->( 4 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ }u9(13){ }u10(102){ }u11(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 199
;; lr  use 	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 199
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199

( 3 )->[4]->( 5 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(7){ }u14(13){ }u15(102){ }u16(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199

( 4 )->[5]->( 6 18 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199

( 5 )->[6]->( 42 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198

( 3 )->[7]->( 8 34 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199

( 7 )->[8]->( 42 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198

( 4 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 100 [cc] 114 115 116 117 118 119 120 121 122 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; live  gen 	 100 [cc] 114 115 116 117 118 119 120 121 122 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 200
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 200

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u63(7){ }u64(13){ }u65(102){ }u66(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 200
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 200
;; lr  def 	 124 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 200
;; live  gen 	 124 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122

( 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127 128 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 127 128 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122

( 12 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130 131 215
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 130 131 215
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122

( 14 13 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 24 32 15 40 )->[16]->( 42 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u108(7){ }u109(13){ }u110(102){ }u111(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 198
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 198
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198

( 15 )->[17]->( 42 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 133 134 198 218
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 133 134 198 218
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198

( 5 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 100 [cc] 135 136 137 138 139 140 141 142 143 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; live  gen 	 100 [cc] 135 136 137 138 139 140 141 142 143 220
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 220
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 220

( 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 220
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 220
;; lr  def 	 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 220
;; live  gen 	 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 19 18 )->[20]->( 21 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }u155(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 20 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148 149 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 148 149 232
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 21 20 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u167(7){ }u168(13){ }u169(102){ }u170(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u174(7){ }u175(13){ }u176(102){ }u177(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 151 152 235
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 151 152 235
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 23 22 )->[24]->( 25 16 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 24 )->[25]->( 42 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u189(7){ }u190(13){ }u191(102){ }u192(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154 155 198 238
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 154 155 198 238
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198

( 2 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u197(7){ }u198(13){ }u199(102){ }u200(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 100 [cc] 156 157 158 159 160 161 162 163 164 240
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; live  gen 	 100 [cc] 156 157 158 159 160 161 162 163 164 240
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 240
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 240

( 26 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u221(7){ }u222(13){ }u223(102){ }u224(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 240
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 240
;; lr  def 	 166 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 240
;; live  gen 	 166 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164

( 27 26 )->[28]->( 29 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u229(7){ }u230(13){ }u231(102){ }u232(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 169 170 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  gen 	 169 170 252
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164

( 29 28 )->[30]->( 31 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u244(7){ }u245(13){ }u246(102){ }u247(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u251(7){ }u252(13){ }u253(102){ }u254(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 172 173 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  gen 	 172 173 255
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164

( 31 30 )->[32]->( 33 16 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u259(7){ }u260(13){ }u261(102){ }u262(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 32 )->[33]->( 42 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 175 176 198 258
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 175 176 198 258
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198

( 7 )->[34]->( 35 36 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u274(7){ }u275(13){ }u276(102){ }u277(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; lr  def 	 100 [cc] 177 178 179 180 181 182 183 184 185 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
;; live  gen 	 100 [cc] 177 178 179 180 181 182 183 184 185 260
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 260
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 260

( 34 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u298(7){ }u299(13){ }u300(102){ }u301(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 260
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 260
;; lr  def 	 187 188
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 260
;; live  gen 	 187 188
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185

( 35 34 )->[36]->( 37 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u306(7){ }u307(13){ }u308(102){ }u309(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185

( 36 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u313(7){ }u314(13){ }u315(102){ }u316(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 190 191 272
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  gen 	 190 191 272
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185

( 37 36 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u321(7){ }u322(13){ }u323(102){ }u324(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u328(7){ }u329(13){ }u330(102){ }u331(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 193 194 275
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  gen 	 193 194 275
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185

( 39 38 )->[40]->( 41 16 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u336(7){ }u337(13){ }u338(102){ }u339(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 40 )->[41]->( 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u343(7){ }u344(13){ }u345(102){ }u346(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 196 197 198 278
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 196 197 198 278
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198

( 16 17 25 41 8 6 33 )->[42]->( 1 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u351(7){ }u352(13){ }u353(102){ }u354(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 42 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u358(0){ }u359(7){ }u360(13){ }u361(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 25 to worklist
  Adding insn 28 to worklist
  Adding insn 31 to worklist
  Adding insn 466 to worklist
  Adding insn 38 to worklist
  Adding insn 468 to worklist
  Adding insn 72 to worklist
  Adding insn 67 to worklist
  Adding insn 64 to worklist
  Adding insn 61 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 85 to worklist
  Adding insn 92 to worklist
  Adding insn 89 to worklist
  Adding insn 98 to worklist
  Adding insn 105 to worklist
  Adding insn 102 to worklist
  Adding insn 111 to worklist
  Adding insn 470 to worklist
  Adding insn 472 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 155 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 144 to worklist
  Adding insn 141 to worklist
  Adding insn 138 to worklist
  Adding insn 135 to worklist
  Adding insn 132 to worklist
  Adding insn 129 to worklist
  Adding insn 162 to worklist
  Adding insn 159 to worklist
  Adding insn 168 to worklist
  Adding insn 175 to worklist
  Adding insn 172 to worklist
  Adding insn 181 to worklist
  Adding insn 188 to worklist
  Adding insn 185 to worklist
  Adding insn 195 to worklist
  Adding insn 474 to worklist
  Adding insn 202 to worklist
  Adding insn 199 to worklist
  Adding insn 235 to worklist
  Adding insn 230 to worklist
  Adding insn 227 to worklist
  Adding insn 224 to worklist
  Adding insn 221 to worklist
  Adding insn 218 to worklist
  Adding insn 215 to worklist
  Adding insn 212 to worklist
  Adding insn 209 to worklist
  Adding insn 242 to worklist
  Adding insn 239 to worklist
  Adding insn 248 to worklist
  Adding insn 255 to worklist
  Adding insn 252 to worklist
  Adding insn 261 to worklist
  Adding insn 268 to worklist
  Adding insn 265 to worklist
  Adding insn 274 to worklist
  Adding insn 476 to worklist
  Adding insn 281 to worklist
  Adding insn 278 to worklist
  Adding insn 314 to worklist
  Adding insn 309 to worklist
  Adding insn 306 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 297 to worklist
  Adding insn 294 to worklist
  Adding insn 291 to worklist
  Adding insn 288 to worklist
  Adding insn 321 to worklist
  Adding insn 318 to worklist
  Adding insn 327 to worklist
  Adding insn 334 to worklist
  Adding insn 331 to worklist
  Adding insn 340 to worklist
  Adding insn 347 to worklist
  Adding insn 344 to worklist
  Adding insn 353 to worklist
  Adding insn 360 to worklist
  Adding insn 357 to worklist
  Adding insn 370 to worklist
Finished finding needed instructions:
processing block 42 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 369 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
  Adding insn 9 to worklist
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
  Adding insn 5 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
  Adding insn 8 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 194 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 186 to worklist
  Adding insn 184 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 180 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 173 to worklist
  Adding insn 171 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 167 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 160 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143 220
  Adding insn 154 to worklist
  Adding insn 152 to worklist
  Adding insn 148 to worklist
  Adding insn 142 to worklist
  Adding insn 136 to worklist
  Adding insn 130 to worklist
  Adding insn 128 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
  Adding insn 30 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
  Adding insn 4 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 110 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
  Adding insn 103 to worklist
  Adding insn 101 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
  Adding insn 97 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
  Adding insn 90 to worklist
  Adding insn 88 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
  Adding insn 84 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122
  Adding insn 77 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 200
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 65 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
  Adding insn 27 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
  Adding insn 10 to worklist
processing block 41 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
  Adding insn 7 to worklist
  Adding insn 358 to worklist
  Adding insn 356 to worklist
processing block 40 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 352 to worklist
processing block 39 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
  Adding insn 345 to worklist
  Adding insn 343 to worklist
processing block 38 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
  Adding insn 339 to worklist
processing block 37 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
  Adding insn 332 to worklist
  Adding insn 330 to worklist
processing block 36 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
  Adding insn 326 to worklist
processing block 35 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185
  Adding insn 319 to worklist
processing block 34 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 185 260
  Adding insn 313 to worklist
  Adding insn 311 to worklist
  Adding insn 307 to worklist
  Adding insn 301 to worklist
  Adding insn 295 to worklist
  Adding insn 289 to worklist
  Adding insn 287 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 199
  Adding insn 37 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 199
processing block 33 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 198
  Adding insn 6 to worklist
  Adding insn 279 to worklist
  Adding insn 277 to worklist
processing block 32 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 273 to worklist
processing block 31 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
  Adding insn 266 to worklist
  Adding insn 264 to worklist
processing block 30 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
  Adding insn 260 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
  Adding insn 253 to worklist
  Adding insn 251 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
  Adding insn 247 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164
  Adding insn 240 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 164 240
  Adding insn 234 to worklist
  Adding insn 232 to worklist
  Adding insn 228 to worklist
  Adding insn 222 to worklist
  Adding insn 216 to worklist
  Adding insn 210 to worklist
  Adding insn 208 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 100 [cc] 102 [sfp] 103 [afp] 113 199
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 2 to worklist
  Adding insn 465 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 43 n_edges 63 count 43 (    1)

Pass 0 for finding pseudo/allocno costs


  r281 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r278 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r275 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r272 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r260 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:29800 VFP_LO_REGS:29800 ALL_REGS:29800 MEM:19000
  r258 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r255 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r252 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r240 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:29800 VFP_LO_REGS:29800 ALL_REGS:29800 MEM:19000
  r238 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r235 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r232 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r220 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:29800 VFP_LO_REGS:29800 ALL_REGS:29800 MEM:19000
  r218 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r215 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r212 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4400 VFP_LO_REGS:4400 ALL_REGS:4400 MEM:2500
  r200 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:29800 VFP_LO_REGS:29800 ALL_REGS:29800 MEM:19000
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:37000 VFP_LO_REGS:37000 ALL_REGS:37000 MEM:19000
  r198 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30876 VFP_LO_REGS:30876 ALL_REGS:30876 MEM:15670
  r197 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r196 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r194 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r193 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r191 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r190 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r188 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r187 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r185 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r184 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r183 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r182 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r181 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r180 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r179 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r178 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r177 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r176 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r175 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r173 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r172 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r170 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r169 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r167 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r166 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r164 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r163 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r162 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r161 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r160 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r159 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r158 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r157 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r156 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r155 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r154 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r152 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r151 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r149 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r148 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r146 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r145 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r143 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r142 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r141 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r139 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r138 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r137 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r136 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r135 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r134 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r133 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r131 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r130 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r128 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r127 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r125 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r124 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r122 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r120 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000


Pass 1 for finding pseudo/allocno costs

    r281: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r280: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r279: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r278: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r277: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r276: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r275: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r274: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r273: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r272: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r271: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r270: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r269: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r268: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r267: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r266: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r265: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r264: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r263: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r262: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r261: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r260: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r259: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r258: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r257: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r256: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r255: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r254: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r253: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r252: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r251: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r250: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r249: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r248: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r247: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r246: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r245: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r244: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r243: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r242: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r241: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r240: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r236: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r233: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r232: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r231: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r230: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r229: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r228: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r227: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r226: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r225: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r224: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r223: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r222: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r221: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r218: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r215: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r207: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r206: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r203: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r202: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r281 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r278 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r275 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r272 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r260 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r258 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r255 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r252 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r240 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r238 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r235 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r232 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r220 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r218 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r215 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r212 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r200 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:42000 VFP_LO_REGS:42000 ALL_REGS:42000 MEM:28000
  r198 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:47010 VFP_LO_REGS:47010 ALL_REGS:32010 MEM:31340
  r197 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r196 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r194 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r193 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r191 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r190 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r188 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r187 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r185 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r184 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r183 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r182 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r181 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r180 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r179 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r178 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r177 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r176 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r175 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r173 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r172 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r170 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r169 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r167 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r166 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r164 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r163 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r162 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r161 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r160 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r159 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r158 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r157 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r156 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r155 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r154 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r152 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r151 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r149 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r148 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r146 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r145 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r143 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r142 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r141 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r140 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r139 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r138 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r137 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r136 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r135 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r134 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r133 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r131 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r130 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r128 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r127 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r125 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r124 costs: LO_REGS:0 HI_REGS:200 CALLER_SAVE_REGS:200 EVEN_REG:200 GENERAL_REGS:200 VFP_D0_D7_REGS:3000 VFP_LO_REGS:3000 ALL_REGS:3000 MEM:2000
  r122 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r120 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r119 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r118 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r117 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r116 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r115 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r114 costs: LO_REGS:0 HI_REGS:400 CALLER_SAVE_REGS:400 EVEN_REG:400 GENERAL_REGS:400 VFP_D0_D7_REGS:6000 VFP_LO_REGS:6000 ALL_REGS:6000 MEM:4000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:75000 VFP_LO_REGS:75000 ALL_REGS:75000 MEM:50000

;;   ======================================================
;;   -- basic block 2 from 465 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 465 r281=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r199=r281                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r113=[r199]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 cc=cmp(r113,0x40)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 pc={(cc==0)?L205:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 13
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 25 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  25 pc={(gtu(cc,0))?L35:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 25
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 27 to 28 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 cc=cmp(r113,0x10)                       :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 pc={(cc==0)?L42:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 27
;;   new tail = 28

;;   ======================================================
;;   -- basic block 5 from 30 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 cc=cmp(r113,0x20)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 pc={(cc==0)?L125:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 30
;;   new tail = 31

;;   ======================================================
;;   -- basic block 6 from 9 to 466 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r198=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 466 pc=L361                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 9
;;   new tail = 466

;;   ======================================================
;;   -- basic block 7 from 37 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 cc=cmp(r113,0x80)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 pc={(cc==0)?L284:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 37
;;   new tail = 38

;;   ======================================================
;;   -- basic block 8 from 10 to 468 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 r198=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 468 pc=L361                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 10
;;   new tail = 468

;;   ======================================================
;;   -- basic block 9 from 44 to 72 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 r200=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  46 r114=[r200+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  47 r115=r114&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  49 [r200+0x24]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  52 r116=[r200+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  53 r117=r116&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  55 [r200+0x20]=r117                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  58 r118=[r200+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  59 r119=r118&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  61 [r200+0x2c]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  64 r120=[r200+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  65 r121=r120&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  67 [r200+0x28]=r121                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  69 r122=[r199+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  71 cc=cmp(zxt(r122,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  72 pc={(cc==0)?L80:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 44
;;   new tail = 72

;;   ======================================================
;;   -- basic block 10 from 74 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 r124=[r200+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 r125=r124|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  79 [r200+0x20]=r125                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 74
;;   new tail = 79

;;   ======================================================
;;   -- basic block 11 from 82 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  84 cc=cmp(zxt(r122,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  85 pc={(cc==0)?L93:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 82
;;   new tail = 85

;;   ======================================================
;;   -- basic block 12 from 87 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 r212=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  89 r127=[r212+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  90 r128=r127|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  92 [r212+0x24]=r128                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 87
;;   new tail = 92

;;   ======================================================
;;   -- basic block 13 from 95 to 98 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 cc=cmp(zxt(r122,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  98 pc={(cc==0)?L106:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 95
;;   new tail = 98

;;   ======================================================
;;   -- basic block 14 from 100 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 101 r215=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 102 r130=[r215+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 103 r131=r130|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 105 [r215+0x28]=r131                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 100
;;   new tail = 105

;;   ======================================================
;;   -- basic block 15 from 108 to 111 -- before reload
;;   ======================================================

;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 110 cc=cmp(zxt(r122,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 pc={(cc!=0)?L115:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 108
;;   new tail = 111

;;   ======================================================
;;   -- basic block 16 from 8 to 470 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r198=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 470 pc=L361                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 8
;;   new tail = 470

;;   ======================================================
;;   -- basic block 17 from 117 to 472 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 118 r218=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   4 r198=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 119 r133=[r218+0x2c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 120 r134=r133|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 122 [r218+0x2c]=r134                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 472 pc=L361                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 117
;;   new tail = 472

;;   ======================================================
;;   -- basic block 18 from 127 to 155 -- before reload
;;   ======================================================

;;	  0--> b  0: i 127 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 128 r220=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 129 r135=[r220+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 130 r136=r135&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 132 [r220+0x24]=r136                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 135 r137=[r220+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 136 r138=r137&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 138 [r220+0x20]=r138                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 141 r139=[r220+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 142 r140=r139&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 144 [r220+0x2c]=r140                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 147 r141=[r220+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 148 r142=r141&0xffffffffffffffef            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 150 [r220+0x28]=r142                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 151 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 152 r143=[r199+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 154 cc=cmp(zxt(r143,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 155 pc={(cc==0)?L163:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 127
;;   new tail = 155

;;   ======================================================
;;   -- basic block 19 from 157 to 162 -- before reload
;;   ======================================================

;;	  0--> b  0: i 157 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 159 r145=[r220+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 160 r146=r145|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 162 [r220+0x20]=r146                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 157
;;   new tail = 162

;;   ======================================================
;;   -- basic block 20 from 165 to 168 -- before reload
;;   ======================================================

;;	  0--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 cc=cmp(zxt(r143,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 168 pc={(cc==0)?L176:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 165
;;   new tail = 168

;;   ======================================================
;;   -- basic block 21 from 170 to 175 -- before reload
;;   ======================================================

;;	  0--> b  0: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 171 r232=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 172 r148=[r232+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 173 r149=r148|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 175 [r232+0x24]=r149                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 170
;;   new tail = 175

;;   ======================================================
;;   -- basic block 22 from 178 to 181 -- before reload
;;   ======================================================

;;	  0--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 180 cc=cmp(zxt(r143,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 181 pc={(cc==0)?L189:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 178
;;   new tail = 181

;;   ======================================================
;;   -- basic block 23 from 183 to 188 -- before reload
;;   ======================================================

;;	  0--> b  0: i 183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 184 r235=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 185 r151=[r235+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 186 r152=r151|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 188 [r235+0x28]=r152                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 183
;;   new tail = 188

;;   ======================================================
;;   -- basic block 24 from 191 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i 191 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 cc=cmp(zxt(r143,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 pc={(cc==0)?L192:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 191
;;   new tail = 195

;;   ======================================================
;;   -- basic block 25 from 197 to 474 -- before reload
;;   ======================================================

;;	  0--> b  0: i 197 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 198 r238=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   5 r198=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 r154=[r238+0x2c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 200 r155=r154|0x10                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 202 [r238+0x2c]=r155                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 474 pc=L361                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 197
;;   new tail = 474

;;   ======================================================
;;   -- basic block 26 from 207 to 235 -- before reload
;;   ======================================================

;;	  0--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 208 r240=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 209 r156=[r240+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 210 r157=r156&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 212 [r240+0x24]=r157                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 215 r158=[r240+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 216 r159=r158&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 218 [r240+0x20]=r159                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 221 r160=[r240+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 222 r161=r160&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 224 [r240+0x2c]=r161                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 225 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 227 r162=[r240+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 228 r163=r162&0xffffffffffffffdf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 230 [r240+0x28]=r163                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 231 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 232 r164=[r199+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 234 cc=cmp(zxt(r164,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 235 pc={(cc==0)?L243:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 207
;;   new tail = 235

;;   ======================================================
;;   -- basic block 27 from 237 to 242 -- before reload
;;   ======================================================

;;	  0--> b  0: i 237 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 239 r166=[r240+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 240 r167=r166|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 242 [r240+0x20]=r167                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 237
;;   new tail = 242

;;   ======================================================
;;   -- basic block 28 from 245 to 248 -- before reload
;;   ======================================================

;;	  0--> b  0: i 245 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 247 cc=cmp(zxt(r164,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 248 pc={(cc==0)?L256:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 245
;;   new tail = 248

;;   ======================================================
;;   -- basic block 29 from 250 to 255 -- before reload
;;   ======================================================

;;	  0--> b  0: i 250 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 251 r252=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 252 r169=[r252+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 253 r170=r169|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 255 [r252+0x24]=r170                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 250
;;   new tail = 255

;;   ======================================================
;;   -- basic block 30 from 258 to 261 -- before reload
;;   ======================================================

;;	  0--> b  0: i 258 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 260 cc=cmp(zxt(r164,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 261 pc={(cc==0)?L269:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 258
;;   new tail = 261

;;   ======================================================
;;   -- basic block 31 from 263 to 268 -- before reload
;;   ======================================================

;;	  0--> b  0: i 263 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 264 r255=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 265 r172=[r255+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 266 r173=r172|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 268 [r255+0x28]=r173                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 263
;;   new tail = 268

;;   ======================================================
;;   -- basic block 32 from 271 to 274 -- before reload
;;   ======================================================

;;	  0--> b  0: i 271 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 273 cc=cmp(zxt(r164,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 274 pc={(cc==0)?L192:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 271
;;   new tail = 274

;;   ======================================================
;;   -- basic block 33 from 276 to 476 -- before reload
;;   ======================================================

;;	  0--> b  0: i 276 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 277 r258=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r198=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 278 r175=[r258+0x2c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 279 r176=r175|0x20                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 281 [r258+0x2c]=r176                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 476 pc=L361                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 276
;;   new tail = 476

;;   ======================================================
;;   -- basic block 34 from 286 to 314 -- before reload
;;   ======================================================

;;	  0--> b  0: i 286 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 287 r260=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 288 r177=[r260+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 289 r178=r177&0xffffffffffffffbf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 291 [r260+0x24]=r178                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 292 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 294 r179=[r260+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 295 r180=r179&0xffffffffffffffbf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 297 [r260+0x20]=r180                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 298 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 300 r181=[r260+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 301 r182=r181&0xffffffffffffffbf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 303 [r260+0x2c]=r182                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 304 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 306 r183=[r260+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 307 r184=r183&0xffffffffffffffbf            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 309 [r260+0x28]=r184                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 310 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 311 r185=[r199+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 313 cc=cmp(zxt(r185,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 314 pc={(cc==0)?L322:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 286
;;   new tail = 314

;;   ======================================================
;;   -- basic block 35 from 316 to 321 -- before reload
;;   ======================================================

;;	  0--> b  0: i 316 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 318 r187=[r260+0x20]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 319 r188=r187|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 321 [r260+0x20]=r188                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 316
;;   new tail = 321

;;   ======================================================
;;   -- basic block 36 from 324 to 327 -- before reload
;;   ======================================================

;;	  0--> b  0: i 324 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 326 cc=cmp(zxt(r185,0x1,0x11),0)            :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 327 pc={(cc==0)?L335:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 324
;;   new tail = 327

;;   ======================================================
;;   -- basic block 37 from 329 to 334 -- before reload
;;   ======================================================

;;	  0--> b  0: i 329 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 330 r272=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 331 r190=[r272+0x24]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 332 r191=r190|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 334 [r272+0x24]=r191                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 329
;;   new tail = 334

;;   ======================================================
;;   -- basic block 38 from 337 to 340 -- before reload
;;   ======================================================

;;	  0--> b  0: i 337 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 339 cc=cmp(zxt(r185,0x1,0),0)               :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 340 pc={(cc==0)?L348:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 337
;;   new tail = 340

;;   ======================================================
;;   -- basic block 39 from 342 to 347 -- before reload
;;   ======================================================

;;	  0--> b  0: i 342 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 343 r275=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 344 r193=[r275+0x28]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 345 r194=r193|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 347 [r275+0x28]=r194                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 342
;;   new tail = 347

;;   ======================================================
;;   -- basic block 40 from 350 to 353 -- before reload
;;   ======================================================

;;	  0--> b  0: i 350 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 352 cc=cmp(zxt(r185,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 353 pc={(cc==0)?L192:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 350
;;   new tail = 353

;;   ======================================================
;;   -- basic block 41 from 355 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i 355 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 356 r278=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r198=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 357 r196=[r278+0x2c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 358 r197=r196|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 360 [r278+0x2c]=r197                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 355
;;   new tail = 360

;;   ======================================================
;;   -- basic block 42 from 363 to 370 -- before reload
;;   ======================================================

;;	  0--> b  0: i 363 loc r198#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 364 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 369 r0=r198                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 370 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 363
;;   new tail = 370


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_ConfigPVM

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,42u} r13={1d,42u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={20d,21u} r102={1d,42u} r103={1d,41u} r113={1d,4u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,4u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,4u} r145={1d,1u} r146={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,4u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,4u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r193={1d,1u} r194={1d,1u} r196={1d,1u} r197={1d,1u} r198={7d,2u} r199={1d,5u} r200={1d,10u} r212={1d,2u} r215={1d,2u} r218={1d,2u} r220={1d,10u} r232={1d,2u} r235={1d,2u} r238={1d,2u} r240={1d,10u} r252={1d,2u} r255={1d,2u} r258={1d,2u} r260={1d,10u} r272={1d,2u} r275={1d,2u} r278={1d,2u} r281={1d,1u} 
;;    total ref usage 487{140d,347u,0e} in 230{230 regular + 0 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:3 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":679:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":680:3 -1
     (nil))
(debug_insn 17 16 465 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 -1
     (nil))
(insn 465 17 2 2 (set (reg:SI 281)
        (reg:SI 0 r0 [ sConfigPVM ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":675:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ sConfigPVM ])
        (nil)))
(insn 2 465 18 2 (set (reg/v/f:SI 199 [ sConfigPVM ])
        (reg:SI 281)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":675:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 281)
        (nil)))
(insn 18 2 19 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 199 [ sConfigPVM ]) [1 sConfigPVM_101(D)->PVMType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 214748374 (nil))
 -> 205)
(note 21 20 25 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 21 26 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 402653190 (nil)))
 -> 35)
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 28 27 29 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 429496734 (nil)))
 -> 42)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 31 30 34 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 125)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 125)
(note 34 31 9 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 9 34 466 6 (set (reg/v:SI 198 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 466 9 467 6 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 467 466 35)
(code_label 35 467 36 7 149 (nil) [1 uses])
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 128 [0x80]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 38 37 41 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 284)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827886 (nil)))
 -> 284)
(note 41 38 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 10 41 468 8 (set (reg/v:SI 198 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":686:3 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 468 10 469 8 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 469 468 42)
(code_label 42 469 43 9 150 (nil) [1 uses])
(note 43 42 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 70 43 44 9 NOTE_INSN_DELETED)
(debug_insn 44 70 45 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 -1
     (nil))
(insn 45 44 46 9 (set (reg/f:SI 200)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 9 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 49 9 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 49 47 50 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":691:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 50 49 52 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 -1
     (nil))
(insn 52 50 53 9 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 55 9 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 55 53 56 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":692:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 56 55 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 -1
     (nil))
(insn 58 56 59 9 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 61 9 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 61 59 62 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":693:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 62 61 64 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 -1
     (nil))
(insn 64 62 65 9 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 67 9 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 67 65 68 9 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":694:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 68 67 69 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:7 -1
     (nil))
(insn 69 68 71 9 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 71 69 72 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 72 71 73 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":697:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 80)
(note 73 72 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 76 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 -1
     (nil))
(insn 76 74 77 10 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 79 10 (set (reg:SI 125 [ _13 ])
        (ior:SI (reg:SI 124 [ _12 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 79 77 80 10 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":699:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 200)
        (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
            (nil))))
(code_label 80 79 81 11 154 (nil) [1 uses])
(note 81 80 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 83 81 82 11 NOTE_INSN_DELETED)
(debug_insn 82 83 84 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":703:7 -1
     (nil))
(insn 84 82 85 11 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":703:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 85 84 86 11 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 93)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":703:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 93)
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 -1
     (nil))
(insn 88 87 89 12 (set (reg/f:SI 212)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 12 (set (reg:SI 127 [ _15 ])
        (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 92 12 (set (reg:SI 128 [ _16 ])
        (ior:SI (reg:SI 127 [ _15 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 92 90 93 12 (set (mem/v:SI (plus:SI (reg/f:SI 212)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":705:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 212)
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(code_label 93 92 94 13 155 (nil) [1 uses])
(note 94 93 96 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 96 94 95 13 NOTE_INSN_DELETED)
(debug_insn 95 96 97 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":709:7 -1
     (nil))
(insn 97 95 98 13 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":709:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 98 97 99 13 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":709:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 106)
(note 99 98 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 -1
     (nil))
(insn 101 100 102 14 (set (reg/f:SI 215)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 103 14 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (plus:SI (reg/f:SI 215)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 105 14 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 130 [ _18 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 105 103 106 14 (set (mem/v:SI (plus:SI (reg/f:SI 215)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":711:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 215)
        (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
            (nil))))
(code_label 106 105 107 15 156 (nil) [1 uses])
(note 107 106 109 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 109 107 108 15 NOTE_INSN_DELETED)
(debug_insn 108 109 110 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":714:7 -1
     (nil))
(insn 110 108 111 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _10 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":714:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(jump_insn 111 110 192 15 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":714:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 115)
(code_label 192 111 112 16 161 (nil) [3 uses])
(note 112 192 8 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 8 112 470 16 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 470 8 471 16 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 471 470 115)
(code_label 115 471 116 17 157 (nil) [1 uses])
(note 116 115 117 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 118 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 -1
     (nil))
(insn 118 117 4 17 (set (reg/f:SI 218)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 118 119 17 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 4 120 17 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 17 (set (reg:SI 134 [ _22 ])
        (ior:SI (reg:SI 133 [ _21 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 122 120 472 17 (set (mem/v:SI (plus:SI (reg/f:SI 218)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 134 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":716:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 218)
        (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
            (nil))))
(jump_insn 472 122 473 17 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 473 472 125)
(code_label 125 473 126 18 151 (nil) [1 uses])
(note 126 125 153 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 153 126 127 18 NOTE_INSN_DELETED)
(debug_insn 127 153 128 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 -1
     (nil))
(insn 128 127 129 18 (set (reg/f:SI 220)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 129 128 130 18 (set (reg:SI 135 [ _23 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 130 129 132 18 (set (reg:SI 136 [ _24 ])
        (and:SI (reg:SI 135 [ _23 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(insn 132 130 133 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 136 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":724:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(debug_insn 133 132 135 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 -1
     (nil))
(insn 135 133 136 18 (set (reg:SI 137 [ _25 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 138 18 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 137 [ _25 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (nil)))
(insn 138 136 139 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":725:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (nil)))
(debug_insn 139 138 141 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 -1
     (nil))
(insn 141 139 142 18 (set (reg:SI 139 [ _27 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 142 141 144 18 (set (reg:SI 140 [ _28 ])
        (and:SI (reg:SI 139 [ _27 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _27 ])
        (nil)))
(insn 144 142 145 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 140 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":726:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (nil)))
(debug_insn 145 144 147 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 -1
     (nil))
(insn 147 145 148 18 (set (reg:SI 141 [ _29 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 147 150 18 (set (reg:SI 142 [ _30 ])
        (and:SI (reg:SI 141 [ _29 ])
            (const_int -17 [0xffffffffffffffef]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 141 [ _29 ])
        (nil)))
(insn 150 148 151 18 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 142 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":727:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _30 ])
        (nil)))
(debug_insn 151 150 152 18 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:7 -1
     (nil))
(insn 152 151 154 18 (set (reg:SI 143 [ _31 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 154 152 155 18 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 155 154 156 18 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":730:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 163)
(note 156 155 157 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 157 156 159 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 -1
     (nil))
(insn 159 157 160 19 (set (reg:SI 145 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 160 159 162 19 (set (reg:SI 146 [ _34 ])
        (ior:SI (reg:SI 145 [ _33 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _33 ])
        (nil)))
(insn 162 160 163 19 (set (mem/v:SI (plus:SI (reg/f:SI 220)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 146 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":732:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 220)
        (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
            (nil))))
(code_label 163 162 164 20 158 (nil) [1 uses])
(note 164 163 166 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 166 164 165 20 NOTE_INSN_DELETED)
(debug_insn 165 166 167 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":736:7 -1
     (nil))
(insn 167 165 168 20 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":736:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 168 167 169 20 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":736:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 176)
(note 169 168 170 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 170 169 171 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 -1
     (nil))
(insn 171 170 172 21 (set (reg/f:SI 232)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 172 171 173 21 (set (reg:SI 148 [ _36 ])
        (mem/v:SI (plus:SI (reg/f:SI 232)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 172 175 21 (set (reg:SI 149 [ _37 ])
        (ior:SI (reg:SI 148 [ _36 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _36 ])
        (nil)))
(insn 175 173 176 21 (set (mem/v:SI (plus:SI (reg/f:SI 232)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 149 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":738:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 232)
        (expr_list:REG_DEAD (reg:SI 149 [ _37 ])
            (nil))))
(code_label 176 175 177 22 159 (nil) [1 uses])
(note 177 176 179 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 179 177 178 22 NOTE_INSN_DELETED)
(debug_insn 178 179 180 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":742:7 -1
     (nil))
(insn 180 178 181 22 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":742:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 181 180 182 22 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 189)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":742:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 189)
(note 182 181 183 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 183 182 184 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 -1
     (nil))
(insn 184 183 185 23 (set (reg/f:SI 235)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 184 186 23 (set (reg:SI 151 [ _39 ])
        (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 185 188 23 (set (reg:SI 152 [ _40 ])
        (ior:SI (reg:SI 151 [ _39 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151 [ _39 ])
        (nil)))
(insn 188 186 189 23 (set (mem/v:SI (plus:SI (reg/f:SI 235)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 152 [ _40 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":744:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 235)
        (expr_list:REG_DEAD (reg:SI 152 [ _40 ])
            (nil))))
(code_label 189 188 190 24 160 (nil) [1 uses])
(note 190 189 193 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 193 190 191 24 NOTE_INSN_DELETED)
(debug_insn 191 193 194 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":747:7 -1
     (nil))
(insn 194 191 195 24 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 143 [ _31 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":747:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 143 [ _31 ])
        (nil)))
(jump_insn 195 194 196 24 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":747:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 192)
(note 196 195 197 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 -1
     (nil))
(insn 198 197 5 25 (set (reg/f:SI 238)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 198 199 25 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 5 200 25 (set (reg:SI 154 [ _42 ])
        (mem/v:SI (plus:SI (reg/f:SI 238)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 200 199 202 25 (set (reg:SI 155 [ _43 ])
        (ior:SI (reg:SI 154 [ _42 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ _42 ])
        (nil)))
(insn 202 200 474 25 (set (mem/v:SI (plus:SI (reg/f:SI 238)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 155 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":749:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 238)
        (expr_list:REG_DEAD (reg:SI 155 [ _43 ])
            (nil))))
(jump_insn 474 202 475 25 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 475 474 205)
(code_label 205 475 206 26 148 (nil) [1 uses])
(note 206 205 233 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 233 206 207 26 NOTE_INSN_DELETED)
(debug_insn 207 233 208 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 -1
     (nil))
(insn 208 207 209 26 (set (reg/f:SI 240)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 209 208 210 26 (set (reg:SI 156 [ _44 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 209 212 26 (set (reg:SI 157 [ _45 ])
        (and:SI (reg:SI 156 [ _44 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ _44 ])
        (nil)))
(insn 212 210 213 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 157 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":756:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157 [ _45 ])
        (nil)))
(debug_insn 213 212 215 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 -1
     (nil))
(insn 215 213 216 26 (set (reg:SI 158 [ _46 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 216 215 218 26 (set (reg:SI 159 [ _47 ])
        (and:SI (reg:SI 158 [ _46 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _46 ])
        (nil)))
(insn 218 216 219 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 159 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":757:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159 [ _47 ])
        (nil)))
(debug_insn 219 218 221 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 -1
     (nil))
(insn 221 219 222 26 (set (reg:SI 160 [ _48 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 222 221 224 26 (set (reg:SI 161 [ _49 ])
        (and:SI (reg:SI 160 [ _48 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 160 [ _48 ])
        (nil)))
(insn 224 222 225 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 161 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":758:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161 [ _49 ])
        (nil)))
(debug_insn 225 224 227 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 -1
     (nil))
(insn 227 225 228 26 (set (reg:SI 162 [ _50 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 228 227 230 26 (set (reg:SI 163 [ _51 ])
        (and:SI (reg:SI 162 [ _50 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ _50 ])
        (nil)))
(insn 230 228 231 26 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 163 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":759:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163 [ _51 ])
        (nil)))
(debug_insn 231 230 232 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:7 -1
     (nil))
(insn 232 231 234 26 (set (reg:SI 164 [ _52 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 234 232 235 26 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 235 234 236 26 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 243)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":762:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 243)
(note 236 235 237 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 237 236 239 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 -1
     (nil))
(insn 239 237 240 27 (set (reg:SI 166 [ _54 ])
        (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 240 239 242 27 (set (reg:SI 167 [ _55 ])
        (ior:SI (reg:SI 166 [ _54 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 166 [ _54 ])
        (nil)))
(insn 242 240 243 27 (set (mem/v:SI (plus:SI (reg/f:SI 240)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 167 [ _55 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":764:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 240)
        (expr_list:REG_DEAD (reg:SI 167 [ _55 ])
            (nil))))
(code_label 243 242 244 28 162 (nil) [1 uses])
(note 244 243 246 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 246 244 245 28 NOTE_INSN_DELETED)
(debug_insn 245 246 247 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":768:7 -1
     (nil))
(insn 247 245 248 28 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":768:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 248 247 249 28 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 256)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":768:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 256)
(note 249 248 250 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 250 249 251 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 -1
     (nil))
(insn 251 250 252 29 (set (reg/f:SI 252)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 252 251 253 29 (set (reg:SI 169 [ _57 ])
        (mem/v:SI (plus:SI (reg/f:SI 252)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 253 252 255 29 (set (reg:SI 170 [ _58 ])
        (ior:SI (reg:SI 169 [ _57 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ _57 ])
        (nil)))
(insn 255 253 256 29 (set (mem/v:SI (plus:SI (reg/f:SI 252)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 170 [ _58 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":770:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_DEAD (reg:SI 170 [ _58 ])
            (nil))))
(code_label 256 255 257 30 163 (nil) [1 uses])
(note 257 256 259 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(note 259 257 258 30 NOTE_INSN_DELETED)
(debug_insn 258 259 260 30 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":774:7 -1
     (nil))
(insn 260 258 261 30 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":774:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 261 260 262 30 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 269)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":774:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 269)
(note 262 261 263 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 -1
     (nil))
(insn 264 263 265 31 (set (reg/f:SI 255)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 265 264 266 31 (set (reg:SI 172 [ _60 ])
        (mem/v:SI (plus:SI (reg/f:SI 255)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 265 268 31 (set (reg:SI 173 [ _61 ])
        (ior:SI (reg:SI 172 [ _60 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ _60 ])
        (nil)))
(insn 268 266 269 31 (set (mem/v:SI (plus:SI (reg/f:SI 255)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 173 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":776:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 255)
        (expr_list:REG_DEAD (reg:SI 173 [ _61 ])
            (nil))))
(code_label 269 268 270 32 164 (nil) [1 uses])
(note 270 269 272 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(note 272 270 271 32 NOTE_INSN_DELETED)
(debug_insn 271 272 273 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":779:7 -1
     (nil))
(insn 273 271 274 32 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 164 [ _52 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":779:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 164 [ _52 ])
        (nil)))
(jump_insn 274 273 275 32 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":779:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 192)
(note 275 274 276 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 276 275 277 33 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 -1
     (nil))
(insn 277 276 6 33 (set (reg/f:SI 258)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 277 278 33 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 278 6 279 33 (set (reg:SI 175 [ _63 ])
        (mem/v:SI (plus:SI (reg/f:SI 258)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 279 278 281 33 (set (reg:SI 176 [ _64 ])
        (ior:SI (reg:SI 175 [ _63 ])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ _63 ])
        (nil)))
(insn 281 279 476 33 (set (mem/v:SI (plus:SI (reg/f:SI 258)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 176 [ _64 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":781:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 258)
        (expr_list:REG_DEAD (reg:SI 176 [ _64 ])
            (nil))))
(jump_insn 476 281 477 33 (set (pc)
        (label_ref 361)) 284 {*arm_jump}
     (nil)
 -> 361)
(barrier 477 476 284)
(code_label 284 477 285 34 153 (nil) [1 uses])
(note 285 284 312 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 312 285 286 34 NOTE_INSN_DELETED)
(debug_insn 286 312 287 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 -1
     (nil))
(insn 287 286 288 34 (set (reg/f:SI 260)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 288 287 289 34 (set (reg:SI 177 [ _65 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 289 288 291 34 (set (reg:SI 178 [ _66 ])
        (and:SI (reg:SI 177 [ _65 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ _65 ])
        (nil)))
(insn 291 289 292 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 178 [ _66 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":787:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178 [ _66 ])
        (nil)))
(debug_insn 292 291 294 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 -1
     (nil))
(insn 294 292 295 34 (set (reg:SI 179 [ _67 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 295 294 297 34 (set (reg:SI 180 [ _68 ])
        (and:SI (reg:SI 179 [ _67 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ _67 ])
        (nil)))
(insn 297 295 298 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 180 [ _68 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":788:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 180 [ _68 ])
        (nil)))
(debug_insn 298 297 300 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 -1
     (nil))
(insn 300 298 301 34 (set (reg:SI 181 [ _69 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 301 300 303 34 (set (reg:SI 182 [ _70 ])
        (and:SI (reg:SI 181 [ _69 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ _69 ])
        (nil)))
(insn 303 301 304 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 182 [ _70 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":789:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182 [ _70 ])
        (nil)))
(debug_insn 304 303 306 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 -1
     (nil))
(insn 306 304 307 34 (set (reg:SI 183 [ _71 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 307 306 309 34 (set (reg:SI 184 [ _72 ])
        (and:SI (reg:SI 183 [ _71 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ _71 ])
        (nil)))
(insn 309 307 310 34 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 184 [ _72 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":790:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184 [ _72 ])
        (nil)))
(debug_insn 310 309 311 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:7 -1
     (nil))
(insn 311 310 313 34 (set (reg:SI 185 [ _73 ])
        (mem:SI (plus:SI (reg/v/f:SI 199 [ sConfigPVM ])
                (const_int 4 [0x4])) [1 sConfigPVM_101(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 199 [ sConfigPVM ])
        (nil)))
(insn 313 311 314 34 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 314 313 315 34 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 322)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":793:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 322)
(note 315 314 316 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 318 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 -1
     (nil))
(insn 318 316 319 35 (set (reg:SI 187 [ _75 ])
        (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 319 318 321 35 (set (reg:SI 188 [ _76 ])
        (ior:SI (reg:SI 187 [ _75 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 187 [ _75 ])
        (nil)))
(insn 321 319 322 35 (set (mem/v:SI (plus:SI (reg/f:SI 260)
                (const_int 32 [0x20])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR2+0 S4 A64])
        (reg:SI 188 [ _76 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":795:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 260)
        (expr_list:REG_DEAD (reg:SI 188 [ _76 ])
            (nil))))
(code_label 322 321 323 36 165 (nil) [1 uses])
(note 323 322 325 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(note 325 323 324 36 NOTE_INSN_DELETED)
(debug_insn 324 325 326 36 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":799:7 -1
     (nil))
(insn 326 324 327 36 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 17 [0x11]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":799:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 327 326 328 36 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 335)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":799:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 335)
(note 328 327 329 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 330 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 -1
     (nil))
(insn 330 329 331 37 (set (reg/f:SI 272)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 331 330 332 37 (set (reg:SI 190 [ _78 ])
        (mem/v:SI (plus:SI (reg/f:SI 272)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 332 331 334 37 (set (reg:SI 191 [ _79 ])
        (ior:SI (reg:SI 190 [ _78 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ _78 ])
        (nil)))
(insn 334 332 335 37 (set (mem/v:SI (plus:SI (reg/f:SI 272)
                (const_int 36 [0x24])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR2+0 S4 A32])
        (reg:SI 191 [ _79 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":801:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_DEAD (reg:SI 191 [ _79 ])
            (nil))))
(code_label 335 334 336 38 166 (nil) [1 uses])
(note 336 335 338 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(note 338 336 337 38 NOTE_INSN_DELETED)
(debug_insn 337 338 339 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":805:7 -1
     (nil))
(insn 339 337 340 38 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 0 [0]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":805:9 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 340 339 341 38 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 348)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":805:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 348)
(note 341 340 342 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 342 341 343 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 -1
     (nil))
(insn 343 342 344 39 (set (reg/f:SI 275)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 344 343 345 39 (set (reg:SI 193 [ _81 ])
        (mem/v:SI (plus:SI (reg/f:SI 275)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 345 344 347 39 (set (reg:SI 194 [ _82 ])
        (ior:SI (reg:SI 193 [ _81 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 193 [ _81 ])
        (nil)))
(insn 347 345 348 39 (set (mem/v:SI (plus:SI (reg/f:SI 275)
                (const_int 40 [0x28])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR2+0 S4 A64])
        (reg:SI 194 [ _82 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":807:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 275)
        (expr_list:REG_DEAD (reg:SI 194 [ _82 ])
            (nil))))
(code_label 348 347 349 40 167 (nil) [1 uses])
(note 349 348 351 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 351 349 350 40 NOTE_INSN_DELETED)
(debug_insn 350 351 352 40 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":810:7 -1
     (nil))
(insn 352 350 353 40 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 185 [ _73 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":810:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 185 [ _73 ])
        (nil)))
(jump_insn 353 352 354 40 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 192)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":810:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 192)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 355 354 356 41 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 -1
     (nil))
(insn 356 355 7 41 (set (reg/f:SI 278)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 356 357 41 (set (reg/v:SI 198 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":676:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 357 7 358 41 (set (reg:SI 196 [ _84 ])
        (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 358 357 360 41 (set (reg:SI 197 [ _85 ])
        (ior:SI (reg:SI 196 [ _84 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ _84 ])
        (nil)))
(insn 360 358 361 41 (set (mem/v:SI (plus:SI (reg/f:SI 278)
                (const_int 44 [0x2c])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR2+0 S4 A32])
        (reg:SI 197 [ _85 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":812:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 278)
        (expr_list:REG_DEAD (reg:SI 197 [ _85 ])
            (nil))))
(code_label 361 360 362 42 152 (nil) [6 uses])
(note 362 361 363 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 363 362 364 42 (var_location:QI status (subreg:QI (reg/v:SI 198 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 364 363 369 42 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":821:3 -1
     (nil))
(insn 369 364 370 42 (set (reg/i:SI 0 r0)
        (reg/v:SI 198 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":822:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 198 [ <retval> ])
        (nil)))
(insn 370 369 494 42 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":822:1 -1
     (nil))
(note 494 370 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableLowPowerRunMode (HAL_PWREx_EnableLowPowerRunMode, funcdef_no=352, decl_uid=8941, cgraph_uid=356, symbol_order=355)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x4000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115]=r114                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableLowPowerRunMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 115) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (reg/f:SI 115) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":838:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableLowPowerRunMode (HAL_PWREx_DisableLowPowerRunMode, funcdef_no=353, decl_uid=8943, cgraph_uid=357, symbol_order=356)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 10 count 7 (    1)


HAL_PWREx_DisableLowPowerRunMode

Dataflow summary:
def_info->table_size = 50, use_info->table_size = 65
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,6u} r103={1d,5u} r113={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} r121={2d,7u} r122={1d,1u} r125={1d,4u} r127={1d,1u} r128={1d,1u,1e} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r137={1d,1u} 
;;    total ref usage 99{46d,51u,2e} in 37{37 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 121 122 125 127 128 129 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 121 122 125 127 128 129 130 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125

( 3 5 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u33(7){ }u34(13){ }u35(102){ }u36(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; lr  def 	 100 [cc] 117 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  gen 	 100 [cc] 117 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125

( 4 )->[5]->( 4 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u44(7){ }u45(13){ }u46(102){ }u47(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125

( 2 3 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 100 [cc] 119 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 119 137
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u60(0){ }u61(7){ }u62(13){ }u63(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 27 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 33 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 48 to worklist
  Adding insn 65 to worklist
  Adding insn 53 to worklist
Finished finding needed instructions:
processing block 6 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 64 to worklist
  Adding insn 85 to worklist
  Adding insn 52 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
  Adding insn 43 to worklist
  Adding insn 37 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 125
  Adding insn 29 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 10 count 10 (  1.4)

Pass 0 for finding pseudo/allocno costs


  r137 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r132 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r131 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r130 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r129 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r127 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3103 VFP_LO_REGS:3103 ALL_REGS:3103 MEM:1605
  r125 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:19708 VFP_LO_REGS:19708 ALL_REGS:19708 MEM:12675
  r122 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r121 costs: LO_REGS:0 HI_REGS:1888 CALLER_SAVE_REGS:1888 EVEN_REG:1888 GENERAL_REGS:1888 VFP_D0_D7_REGS:42555 VFP_LO_REGS:42555 ALL_REGS:42555 MEM:28370
  r119 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r117 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r114 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r113 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140


Pass 1 for finding pseudo/allocno costs

    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r137 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r132 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r131 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r130 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r129 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r128 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r127 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r125 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:19815 VFP_LO_REGS:19815 ALL_REGS:19815 MEM:13210
  r122 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r121 costs: LO_REGS:0 HI_REGS:1888 CALLER_SAVE_REGS:1888 EVEN_REG:1888 GENERAL_REGS:1888 VFP_D0_D7_REGS:42555 VFP_LO_REGS:42555 ALL_REGS:42555 MEM:28370
  r119 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r117 costs: LO_REGS:0 HI_REGS:1786 CALLER_SAVE_REGS:1786 EVEN_REG:1786 GENERAL_REGS:1786 VFP_D0_D7_REGS:26790 VFP_LO_REGS:26790 ALL_REGS:26790 MEM:17860
  r114 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140
  r113 costs: LO_REGS:0 HI_REGS:214 CALLER_SAVE_REGS:214 EVEN_REG:214 GENERAL_REGS:214 VFP_D0_D7_REGS:3210 VFP_LO_REGS:3210 ALL_REGS:3210 MEM:2140

;;   ======================================================
;;   -- basic block 4 from 35 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 r117=[r125+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 r121=r121-0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  43 cc=cmp(zxt(r117,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 pc={(cc==0)?L49:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 35
;;   new tail = 44

;;   ======================================================
;;   -- basic block 5 from 48 to 48 -- before reload
;;   ======================================================

;;	  0--> b  1: i  48 {pc={(r121!=0)?L46:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 48
;;   new tail = 48

;;   ======================================================
;;   -- basic block 2 from 7 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 r125=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 r127=`SystemCoreClock'                  :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r113=[r125]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 r131=0x431bde83                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 r114=r113&0xffffffffffffbfff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 [r125]=r114                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 r129=[r127]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  20 r132=0x32                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  27 r122=[r125+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 {r130=trn(zxn(r129)*zxn(r131) 0>>0x20);clobber scratch;}:cortex_m4_ex:@GENERAL_REGS+1(-1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 r128=r130 0>>0x12                       :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  21 r121=r132*r128                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  22 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  24 loc r121                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  29 cc=cmp(zxt(r122,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  30 pc={(cc==0)?L49:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 7
;;   new tail = 30

;;   ======================================================
;;   -- basic block 3 from 33 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 {pc={(r121==0)?L49:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 33
;;   new tail = 33

;;   ======================================================
;;   -- basic block 6 from 51 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  52 r137=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  53 r119=[r137+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  85 cc=cmp(zxt(r119,0x1,0x9),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  64 r0={(cc!=0)?0x3:0}                      :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  65 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 51
;;   new tail = 65


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableLowPowerRunMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,6u} r13={1d,6u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,6u} r103={1d,5u} r113={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} r121={2d,7u} r122={1d,1u} r125={1d,4u} r127={1d,1u} r128={1d,1u,1e} r129={1d,1u,1e} r130={1d,1u} r131={1d,1u} r132={1d,1u} r137={1d,1u} 
;;    total ref usage 99{46d,51u,2e} in 37{37 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 5 28 2 NOTE_INSN_FUNCTION_BEG)
(note 28 2 7 2 NOTE_INSN_DELETED)
(debug_insn 7 28 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":852:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 -1
     (nil))
(insn 9 8 15 2 (set (reg/f:SI 125)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 9 10 2 (set (reg/f:SI 127)
        (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 15 17 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 125) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 10 11 2 (set (reg:SI 131)
        (const_int 1125899907 [0x431bde83])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 17 13 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 11 14 2 (set (mem/v:SI (reg/f:SI 125) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":855:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:3 -1
     (nil))
(insn 16 14 20 2 (set (reg:SI 129 [ SystemCoreClock ])
        (mem/c:SI (reg/f:SI 127) [1 SystemCoreClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("SystemCoreClock") [flags 0xc0]  <var_decl 0000000005f6ac60 SystemCoreClock>) [1 SystemCoreClock+0 S4 A32])
            (nil))))
(insn 20 16 27 2 (set (reg:SI 132)
        (const_int 50 [0x32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 20 18 2 (set (reg:SI 122 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 27 19 2 (parallel [
            (set (reg:SI 130)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ SystemCoreClock ]))
                            (zero_extend:DI (reg:SI 131)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg:SI 129 [ SystemCoreClock ])
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 129 [ SystemCoreClock ]))
                            (const_int 1125899907 [0x431bde83]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 19 18 21 2 (set (reg:SI 128)
        (lshiftrt:SI (reg:SI 130)
            (const_int 18 [0x12]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:67 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 21 19 22 2 (set (reg/v:SI 121 [ wait_loop_index ])
        (mult:SI (reg:SI 132)
            (reg:SI 128))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:19 56 {*mul}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_DEAD (reg:SI 128)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 128)
                    (const_int 50 [0x32]))
                (nil)))))
(debug_insn 22 21 23 2 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":858:19 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:3 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) -1
     (nil))
(debug_insn 25 24 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 -1
     (nil))
(insn 29 25 30 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 122 [ _16 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 122 [ _16 ])
        (nil)))
(jump_insn 30 29 31 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 49)
(note 31 30 32 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 32 31 33 3 NOTE_INSN_DELETED)
(jump_insn 33 32 46 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 121 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 49)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:53 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 49)
(code_label 46 33 34 4 225 (nil) [1 uses])
(note 34 46 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 42 34 35 4 NOTE_INSN_DELETED)
(debug_insn 35 42 36 4 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) -1
     (nil))
(debug_insn 36 35 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":861:5 -1
     (nil))
(insn 41 36 37 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 41 38 4 (set (reg/v:SI 121 [ wait_loop_index ])
        (plus:SI (reg/v:SI 121 [ wait_loop_index ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":861:20 7 {*arm_addsi3}
     (nil))
(debug_insn 38 37 39 4 (var_location:SI wait_loop_index (reg/v:SI 121 [ wait_loop_index ])) -1
     (nil))
(debug_insn 39 38 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 -1
     (nil))
(insn 43 39 44 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _5 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 49)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 49)
(note 45 44 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 47 45 48 5 NOTE_INSN_DELETED)
(jump_insn 48 47 49 5 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 121 [ wait_loop_index ])
                        (const_int 0 [0]))
                    (label_ref:SI 46)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":859:53 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 46)
(code_label 49 48 50 6 224 (nil) [3 uses])
(note 50 49 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 54 50 86 6 NOTE_INSN_DELETED)
(note 86 54 51 6 NOTE_INSN_DELETED)
(debug_insn 51 86 52 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":863:3 -1
     (nil))
(insn 52 51 53 6 (set (reg/f:SI 137)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":863:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 85 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 137)
                (const_int 20 [0x14])) [1 MEM[(struct PWR_TypeDef *)1073770496B].SR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":863:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))
(insn 85 53 64 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _7 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":865:12 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 64 85 65 6 (set (reg/i:SI 0 r0)
        (if_then_else:SI (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (const_int 3 [0x3])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":869:1 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (nil)))
(insn 65 64 100 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":869:1 -1
     (nil))
(note 100 65 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnterSTOP0Mode (HAL_PWREx_EnterSTOP0Mode, funcdef_no=354, decl_uid=8945, cgraph_uid=358, symbol_order=357)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_PWREx_EnterSTOP0Mode

Dataflow summary:
def_info->table_size = 36, use_info->table_size = 34
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,2u} r122={1d,2u} r124={1d,2u} r126={1d,1u} 
;;    total ref usage 70{36d,34u,0e} in 29{29 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115 116 120 122 126
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 115 116 120 122 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 117 118 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 117 118 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 46 to worklist
  Adding insn 24 to worklist
  Adding insn 34 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 40 to worklist
  Adding insn 38 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 20 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 45 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r126 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r126 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 45 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r120=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r122=0xffffffffe000ed00                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r113=[r120]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  45 r126=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r114=r113&0xfffffffffffffff8            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 [r120]=r114                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r115=[r122+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 r116=r115|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 [r122+0x10]=r116                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 cc=cmp(r126,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  21 pc={(cc!=0)?L27:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 23 to 46 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 {asm {wfi};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  46 pc=L35                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 23
;;   new tail = 46

;;   ======================================================
;;   -- basic block 4 from 29 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  30 {asm {sev};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  32 {asm {wfe};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 {asm {wfe};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 29
;;   new tail = 34

;;   ======================================================
;;   -- basic block 5 from 37 to 42 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r124=0xffffffffe000ed00                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 r117=[r124+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  40 r118=r117&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 [r124+0x10]=r118                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 42


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnterSTOP0Mode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,2u} r122={1d,2u} r124={1d,2u} r126={1d,1u} 
;;    total ref usage 70{36d,34u,0e} in 29{29 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":897:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 -1
     (nil))
(insn 8 7 14 2 (set (reg/f:SI 120)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 8 9 2 (set (reg/f:SI 122)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 14 45 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 120) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 9 10 2 (set (reg:SI 126)
        (reg:SI 0 r0 [ STOPEntry ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":895:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ STOPEntry ])
        (nil)))
(insn 10 45 12 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 10 13 2 (set (mem/v:SI (reg/f:SI 120) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":900:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 13 12 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 18 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 18 16 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":903:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":906:3 -1
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":906:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":906:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 27)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":909:5 -1
     (nil))
(insn 24 23 46 3 (parallel [
            (asm_input/v ("wfi") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:909)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":909:5 -1
     (nil))
(jump_insn 46 24 47 3 (set (pc)
        (label_ref 35)) 284 {*arm_jump}
     (nil)
 -> 35)
(barrier 47 46 27)
(code_label 27 47 28 4 243 (nil) [1 uses])
(note 28 27 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 28 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":914:5 -1
     (nil))
(insn 30 29 31 4 (parallel [
            (asm_input/v ("sev") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:914)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":914:5 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":915:5 -1
     (nil))
(insn 32 31 33 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:915)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":915:5 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":916:5 -1
     (nil))
(insn 34 33 35 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:916)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":916:5 -1
     (nil))
(code_label 35 34 36 5 244 (nil) [1 uses])
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 -1
     (nil))
(insn 38 37 39 5 (set (reg/f:SI 124)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 5 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 42 5 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 42 40 51 5 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":920:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(note 51 42 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnterSTOP1Mode (HAL_PWREx_EnterSTOP1Mode, funcdef_no=355, decl_uid=8947, cgraph_uid=359, symbol_order=358)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_PWREx_EnterSTOP1Mode

Dataflow summary:
def_info->table_size = 37, use_info->table_size = 35
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r124={1d,2u} r126={1d,2u} r128={1d,1u} 
;;    total ref usage 72{37d,35u,0e} in 30{30 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 115 116 117 121 122 124 128
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 115 116 117 121 122 124 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118 119 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118 119 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 13 to worklist
  Adding insn 9 to worklist
  Adding insn 47 to worklist
  Adding insn 25 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 41 to worklist
  Adding insn 39 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 8 to worklist
  Adding insn 46 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)

Pass 0 for finding pseudo/allocno costs


  r128 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r128 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r126 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r124 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r122 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 46 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r121=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  15 r124=0xffffffffe000ed00                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r113=[r121]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  46 r128=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r122=r113&0xfffffffffffffff8            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r115=r122|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  13 [r121]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 r116=[r124+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 r117=r116|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 [r124+0x10]=r117                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  21 cc=cmp(r128,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  22 pc={(cc!=0)?L28:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 22

;;   ======================================================
;;   -- basic block 3 from 24 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 {asm {wfi};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 pc=L36                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 24
;;   new tail = 47

;;   ======================================================
;;   -- basic block 4 from 30 to 35 -- before reload
;;   ======================================================

;;	  0--> b  0: i  30 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  31 {asm {sev};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  33 {asm {wfe};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 {asm {wfe};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 30
;;   new tail = 35

;;   ======================================================
;;   -- basic block 5 from 38 to 43 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r126=0xffffffffe000ed00                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r118=[r126+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  41 r119=r118&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 [r126+0x10]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 38
;;   new tail = 43


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnterSTOP1Mode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,2u} r122={1d,1u} r124={1d,2u} r126={1d,2u} r128={1d,1u} 
;;    total ref usage 72{37d,35u,0e} in 30{30 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":948:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 -1
     (nil))
(insn 8 7 15 2 (set (reg/f:SI 121)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 8 9 2 (set (reg/f:SI 124)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 15 46 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 121) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 9 10 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ STOPEntry ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":946:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ STOPEntry ])
        (nil)))
(insn 10 46 11 2 (set (reg:SI 122)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 13 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 122)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 13 11 14 2 (set (mem/v:SI (reg/f:SI 121) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":951:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 -1
     (nil))
(insn 16 14 17 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 2 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 19 17 20 2 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":954:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":957:3 -1
     (nil))
(insn 21 20 22 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":957:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 22 21 23 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":957:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 28)
(note 23 22 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":960:5 -1
     (nil))
(insn 25 24 47 3 (parallel [
            (asm_input/v ("wfi") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:960)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":960:5 -1
     (nil))
(jump_insn 47 25 48 3 (set (pc)
        (label_ref 36)) 284 {*arm_jump}
     (nil)
 -> 36)
(barrier 48 47 28)
(code_label 28 48 29 4 249 (nil) [1 uses])
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":965:5 -1
     (nil))
(insn 31 30 32 4 (parallel [
            (asm_input/v ("sev") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:965)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":965:5 -1
     (nil))
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":966:5 -1
     (nil))
(insn 33 32 34 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:966)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":966:5 -1
     (nil))
(debug_insn 34 33 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":967:5 -1
     (nil))
(insn 35 34 36 4 (parallel [
            (asm_input/v ("wfe") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:967)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":967:5 -1
     (nil))
(code_label 36 35 37 5 250 (nil) [1 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 -1
     (nil))
(insn 39 38 40 5 (set (reg/f:SI 126)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 126)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 5 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 52 5 (set (mem/v:SI (plus:SI (reg/f:SI 126)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":971:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(note 52 43 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnterSHUTDOWNMode (HAL_PWREx_EnterSHUTDOWNMode, funcdef_no=356, decl_uid=8949, cgraph_uid=360, symbol_order=359)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r119 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r119 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r118=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  13 r121=0xffffffffe000ed00                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r118]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r119=r113&0xfffffffffffffff8            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 r115=r119|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  11 [r118]=r115                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  14 r116=[r121+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  15 r117=r116|0x4                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  17 [r121+0x10]=r117                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  19 {asm {wfi};clobber [scratch];}          :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 5
;;   new tail = 19


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnterSHUTDOWNMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,1u} r121={1d,2u} 
;;    total ref usage 48{32d,16u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 -1
     (nil))
(insn 6 5 13 2 (set (reg/f:SI 118)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 6 7 2 (set (reg/f:SI 121)
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 13 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/f:SI 118) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:SI 119)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 9 8 11 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 119)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 11 9 12 2 (set (mem/v:SI (reg/f:SI 118) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR1+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":990:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 2 (set (reg:SI 117 [ _5 ])
        (ior:SI (reg:SI 116 [ _4 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 17 15 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 16 [0x10])) [1 MEM[(struct SCB_Type *)3758157056B].SCR+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":993:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1000:3 -1
     (nil))
(insn 19 18 24 2 (parallel [
            (asm_input/v ("wfi") ../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c:1000)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1000:3 -1
     (nil))
(note 24 19 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM1Callback (HAL_PWREx_PVM1Callback, funcdef_no=358, decl_uid=8953, cgraph_uid=362, symbol_order=361)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_PVM1Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM2Callback (HAL_PWREx_PVM2Callback, funcdef_no=367, decl_uid=8955, cgraph_uid=363, symbol_order=362)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_PVM2Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM3Callback (HAL_PWREx_PVM3Callback, funcdef_no=369, decl_uid=8957, cgraph_uid=364, symbol_order=363)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_PVM3Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVM4Callback (HAL_PWREx_PVM4Callback, funcdef_no=371, decl_uid=8959, cgraph_uid=365, symbol_order=364)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs




Pass 1 for finding pseudo/allocno costs

    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS


;;   ======================================================
;;   -- basic block 2 from 5 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 5
;;   new tail = 5


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_PVM4Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1072:1 -1
     (nil))
(note 8 5 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_PVD_PVM_IRQHandler (HAL_PWREx_PVD_PVM_IRQHandler, funcdef_no=357, decl_uid=8951, cgraph_uid=361, symbol_order=360)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r142 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33950 VFP_LO_REGS:33950 ALL_REGS:33950 MEM:18300
  r138 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33950 VFP_LO_REGS:33950 ALL_REGS:33950 MEM:18300
  r134 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33950 VFP_LO_REGS:33950 ALL_REGS:33950 MEM:18300
  r130 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33950 VFP_LO_REGS:33950 ALL_REGS:33950 MEM:18300
  r126 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9570 VFP_LO_REGS:9570 ALL_REGS:9570 MEM:4950
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:33950 VFP_LO_REGS:33950 ALL_REGS:33950 MEM:18300
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r142 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r139 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r138 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r135 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r134 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r131 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r130 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r126 costs: LO_REGS:0 HI_REGS:660 CALLER_SAVE_REGS:660 EVEN_REG:660 GENERAL_REGS:660 VFP_D0_D7_REGS:9900 VFP_LO_REGS:9900 ALL_REGS:9900 MEM:6600
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:34950 VFP_LO_REGS:34950 ALL_REGS:34950 MEM:23300
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r123=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r123+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 cc=cmp(zxt(r113,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 pc={(cc==0)?L18:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 {call [`HAL_PWR_PVDCallback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 r126=0x10000                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 [r123+0x14]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 12
;;   new tail = 17

;;   ======================================================
;;   -- basic block 4 from 20 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 r127=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  22 r115=[r127+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  24 cc=cmp(zxt(r115,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  25 pc={(cc==0)?L33:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 20
;;   new tail = 25

;;   ======================================================
;;   -- basic block 5 from 27 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 {call [`HAL_PWREx_PVM1Callback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 r130=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  32 [r127+0x34]=r130                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 27
;;   new tail = 32

;;   ======================================================
;;   -- basic block 6 from 35 to 40 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 r131=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  37 r117=[r131+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  39 cc=cmp(zxt(r117,0x1,0x4),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  40 pc={(cc==0)?L48:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 35
;;   new tail = 40

;;   ======================================================
;;   -- basic block 7 from 42 to 47 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 {call [`HAL_PWREx_PVM2Callback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  46 r134=0x10                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  47 [r131+0x34]=r134                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 42
;;   new tail = 47

;;   ======================================================
;;   -- basic block 8 from 50 to 55 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r135=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  52 r119=[r135+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  54 cc=cmp(zxt(r119,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  55 pc={(cc==0)?L63:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 50
;;   new tail = 55

;;   ======================================================
;;   -- basic block 9 from 57 to 62 -- before reload
;;   ======================================================

;;	  0--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  58 {call [`HAL_PWREx_PVM3Callback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 r138=0x20                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 [r135+0x34]=r138                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 57
;;   new tail = 62

;;   ======================================================
;;   -- basic block 10 from 65 to 70 -- before reload
;;   ======================================================

;;	  0--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 r139=0x40010400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  67 r121=[r139+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  69 cc=cmp(zxt(r121,0x1,0x6),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  70 pc={(cc==0)?L80:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 65
;;   new tail = 70

;;   ======================================================
;;   -- basic block 11 from 72 to 77 -- before reload
;;   ======================================================

;;	  0--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  73 {call [`HAL_PWREx_PVM4Callback'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  76 r142=0x40                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 [r139+0x34]=r142                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 72
;;   new tail = 77


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_PVD_PVM_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d} r1={6d} r2={6d} r3={6d} r7={1d,12u} r12={10d} r13={1d,17u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={10d,5u} r101={5d} r102={1d,12u} r103={1d,11u} r104={5d} r105={5d} r106={5d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r119={1d,1u} r121={1d,1u} r123={1d,2u} r126={1d,1u} r127={1d,2u} r130={1d,1u} r131={1d,2u} r134={1d,1u} r135={1d,2u} r138={1d,1u} r139={1d,2u} r142={1d,1u} 
;;    total ref usage 527{450d,77u,0e} in 50{45 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 8 2 NOTE_INSN_FUNCTION_BEG)
(note 8 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 8 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 123)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 9 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 113 [ _1 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 18)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1014:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 18)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1017:5 -1
     (nil))
(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWR_PVDCallback") [flags 0x41]  <function_decl 0000000006b39100 HAL_PWR_PVDCallback>) [0 HAL_PWR_PVDCallback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1017:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWR_PVDCallback") [flags 0x41]  <function_decl 0000000006b39100 HAL_PWR_PVDCallback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1020:5 -1
     (nil))
(insn 16 14 17 3 (set (reg:SI 126)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1020:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1020:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 123)
            (nil))))
(code_label 18 17 19 4 262 (nil) [1 uses])
(note 19 18 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 23 19 20 4 NOTE_INSN_DELETED)
(debug_insn 20 23 21 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:3 -1
     (nil))
(insn 21 20 22 4 (set (reg/f:SI 127)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 24 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 25 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _3 ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 25 24 26 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1024:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 33)
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1027:5 -1
     (nil))
(call_insn 28 27 29 5 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM1Callback") [flags 0x3]  <function_decl 0000000006b33a00 HAL_PWREx_PVM1Callback>) [0 HAL_PWREx_PVM1Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1027:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM1Callback") [flags 0x3]  <function_decl 0000000006b33a00 HAL_PWREx_PVM1Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 29 28 31 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1030:5 -1
     (nil))
(insn 31 29 32 5 (set (reg:SI 130)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1030:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 5 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1030:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg/f:SI 127)
            (nil))))
(code_label 33 32 34 6 263 (nil) [1 uses])
(note 34 33 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 38 34 35 6 NOTE_INSN_DELETED)
(debug_insn 35 38 36 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:3 -1
     (nil))
(insn 36 35 37 6 (set (reg/f:SI 131)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 39 6 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 37 40 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 117 [ _5 ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(jump_insn 40 39 41 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 48)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1034:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 48)
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1037:5 -1
     (nil))
(call_insn 43 42 44 7 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM2Callback") [flags 0x3]  <function_decl 0000000006b33b00 HAL_PWREx_PVM2Callback>) [0 HAL_PWREx_PVM2Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1037:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM2Callback") [flags 0x3]  <function_decl 0000000006b33b00 HAL_PWREx_PVM2Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 44 43 46 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1040:5 -1
     (nil))
(insn 46 44 47 7 (set (reg:SI 134)
        (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1040:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 7 (set (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1040:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/f:SI 131)
            (nil))))
(code_label 48 47 49 8 264 (nil) [1 uses])
(note 49 48 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 53 49 50 8 NOTE_INSN_DELETED)
(debug_insn 50 53 51 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:3 -1
     (nil))
(insn 51 50 52 8 (set (reg/f:SI 135)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 54 8 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 52 55 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 119 [ _7 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(jump_insn 55 54 56 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 63)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1043:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 63)
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1046:5 -1
     (nil))
(call_insn 58 57 59 9 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM3Callback") [flags 0x3]  <function_decl 0000000006b33c00 HAL_PWREx_PVM3Callback>) [0 HAL_PWREx_PVM3Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1046:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM3Callback") [flags 0x3]  <function_decl 0000000006b33c00 HAL_PWREx_PVM3Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 59 58 61 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1049:5 -1
     (nil))
(insn 61 59 62 9 (set (reg:SI 138)
        (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1049:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 9 (set (mem/v:SI (plus:SI (reg/f:SI 135)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1049:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 135)
            (nil))))
(code_label 63 62 64 10 265 (nil) [1 uses])
(note 64 63 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 68 64 65 10 NOTE_INSN_DELETED)
(debug_insn 65 68 66 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:3 -1
     (nil))
(insn 66 65 67 10 (set (reg/f:SI 139)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 69 10 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 67 70 10 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 121 [ _9 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:5 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(jump_insn 70 69 71 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 80)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1051:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 80)
(note 71 70 72 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 72 71 73 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1054:5 -1
     (nil))
(call_insn 73 72 74 11 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_PWREx_PVM4Callback") [flags 0x3]  <function_decl 0000000006b33d00 HAL_PWREx_PVM4Callback>) [0 HAL_PWREx_PVM4Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1054:5 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_PWREx_PVM4Callback") [flags 0x3]  <function_decl 0000000006b33d00 HAL_PWREx_PVM4Callback>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 74 73 76 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1057:5 -1
     (nil))
(insn 76 74 77 11 (set (reg:SI 142)
        (const_int 64 [0x40])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1057:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 80 11 (set (mem/v:SI (plus:SI (reg/f:SI 139)
                (const_int 52 [0x34])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR2+0 S4 A32])
        (reg:SI 142)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1057:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (nil))))
(code_label 80 77 81 12 261 (nil) [1 uses])
(note 81 80 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 117 81 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableUCPDStandbyMode (HAL_PWREx_EnableUCPDStandbyMode, funcdef_no=362, decl_uid=8961, cgraph_uid=366, symbol_order=365)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x2000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableUCPDStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 8192 [0x2000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1118:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableUCPDStandbyMode (HAL_PWREx_DisableUCPDStandbyMode, funcdef_no=363, decl_uid=8963, cgraph_uid=367, symbol_order=366)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffffdfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableUCPDStandbyMode

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -8193 [0xffffffffffffdfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1131:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_EnableUCPDDeadBattery (HAL_PWREx_EnableUCPDDeadBattery, funcdef_no=364, decl_uid=8965, cgraph_uid=368, symbol_order=367)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113&0xffffffffffffbfff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_EnableUCPDDeadBattery

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1144:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)

;; Function HAL_PWREx_DisableUCPDDeadBattery (HAL_PWREx_DisableUCPDDeadBattery, funcdef_no=365, decl_uid=8967, cgraph_uid=369, symbol_order=368)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:44000 VFP_LO_REGS:44000 ALL_REGS:44000 MEM:25000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:45000 MEM:30000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 r115=0x40007000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r115+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r114=r113|0x4000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 [r115+0x8]=r114                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 5
;;   new tail = 10


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_PWREx_DisableUCPDDeadBattery

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,2u} 
;;    total ref usage 39{28d,11u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 115)
        (const_int 1073770496 [0x40007000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 10 8 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115)
                (const_int 8 [0x8])) [1 MEM[(struct PWR_TypeDef *)1073770496B].CR3+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_pwr_ex.c":1160:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(note 14 10 0 NOTE_INSN_DELETED)
