// Seed: 1309662138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 > 1;
  wire id_16;
  assign id_7 = id_14;
  assign id_6 = ~id_13;
  id_17 :
  assert property (@(posedge 1 ^ id_15) 1)
  else $display(1, 1);
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
