m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/sim
Eadder
Z1 w1457641656
Z2 DPx4 work 14 processor_pack 0 22 W2>f6K=<NaQGCOVgEZMLf2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/pc_adder.vhd
Z7 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/pc_adder.vhd
l0
L7
V^WTJegnNd3gK7F1UE8Il`3
!s100 RU>G0zliTQQlC?8=^:H8h3
Z8 OL;C;10.4c;61
32
Z9 !s110 1457772619
!i10b 1
Z10 !s108 1457772619.000000
Z11 !s90 -64|-f|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/rtl.cfg|
Z12 !s107 /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/sign_extender.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/rom.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/regfile.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/ram.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/processor.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/pc_adder.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/pc.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/mux4to1.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/mux2to1.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/hazard_control.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/flipflop1bit.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/flipflop.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/controller.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/alu.vhd|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/package.vhd|
!i113 0
Z13 tExplicit 1
Abehav
R2
R3
R4
R5
DEx4 work 5 adder 0 22 ^WTJegnNd3gK7F1UE8Il`3
l17
L15
VozkhGEQA43W1<>ELG>CK^2
!s100 I;3eHf0RJT>>BRMGFY2Nf2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Ealu
Z14 w1457641655
R2
R3
R4
R5
R0
Z15 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/alu.vhd
Z16 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/alu.vhd
l0
L6
VliB@baJBJG<8[1YE4L1IP3
!s100 >@Z8JX<NmXlY3:AMVJg6[1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 3 alu 0 22 liB@baJBJG<8[1YE4L1IP3
l18
L16
VXa>02RChNbKSdGGCelj;M2
!s100 KkId=mnkK?IQ]MLg]c]QN1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Econtroller
R14
R2
R3
R4
R5
R0
Z17 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/controller.vhd
Z18 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/controller.vhd
l0
L6
V1mjj49b8BY3KFoABzElVD0
!s100 MPjY>zGaHG83>>mDKi1dY3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 10 controller 0 22 1mjj49b8BY3KFoABzElVD0
l30
L29
V:NIF<eATiJo4^GCgN3Z`A2
!s100 T<Hh;5S_X4cK]b;PX^:a<2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Eflipflop
R14
R2
R3
R4
R5
R0
Z19 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/flipflop.vhd
Z20 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/flipflop.vhd
l0
L6
VEoe_b?INdJfCYRbMkQB1f1
!s100 RK5_c;QW8]=;P:9ezOjJA0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 8 flipflop 0 22 Eoe_b?INdJfCYRbMkQB1f1
l19
L17
VC]kCLDL^o`ZU:IEHX]=103
!s100 0UoAVK:ETSi`;gDiai1=Q1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Eflipflop1bit
R14
R2
R3
R4
R5
R0
Z21 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/flipflop1bit.vhd
Z22 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/flipflop1bit.vhd
l0
L6
Va_N]=h?YS9okNBL;1f5IL3
!s100 Q5oeP7RRS;0C7Z`Fe8OPE1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 12 flipflop1bit 0 22 a_N]=h?YS9okNBL;1f5IL3
l18
L16
VMmdF>gl?f@fhR:]CFI:GE3
!s100 Ff7A;:584GD6UFO[dP0KT2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Ehazard_control
R1
R2
R3
R4
R5
R0
Z23 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/hazard_control.vhd
Z24 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/hazard_control.vhd
l0
L6
VcMCXaFg?Lk]Yg2LMLgi4K1
!s100 5mWOi_QW;;?Dg::WzQ7Xk3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 14 hazard_control 0 22 cMCXaFg?Lk]Yg2LMLgi4K1
l33
L31
VC=dPlT8FAf[X`WL14>jLf1
!s100 S^EimUY7ai8SX8Ul6@4N70
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Emux2to1
R1
R2
R4
R5
R0
Z25 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/mux2to1.vhd
Z26 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/mux2to1.vhd
l0
L5
V7>eEHJ:ZSCi@A^JI1;nm21
!s100 h_fka`e>ASh?3:SPFSE>C1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R4
R5
DEx4 work 7 mux2to1 0 22 7>eEHJ:ZSCi@A^JI1;nm21
l16
L15
V[T@jB0:o]]Hk[Ji@IZ<l11
!s100 >8_63b4C4VZC86g4HeFc43
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Emux4to1
R1
R2
R4
R5
R0
Z27 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/mux4to1.vhd
Z28 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/mux4to1.vhd
l0
L5
ViWzno224B5M47KHd0nOmf0
!s100 U0W6b^i:9l3CAhba10S4Z1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R4
R5
DEx4 work 7 mux4to1 0 22 iWzno224B5M47KHd0nOmf0
l18
L17
V02;AH`SeT`D`AGBgaG?Q=2
!s100 N@N`VSomGSPD>gdPE?02@0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Epc_clock
R1
R2
R3
R4
R5
R0
Z29 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/pc.vhd
Z30 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/pc.vhd
l0
L7
VYAGeNPn;CABPBo8`PMSz73
!s100 oYaGbZNRe^OWhfJ[aIj`M2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 8 pc_clock 0 22 YAGeNPn;CABPBo8`PMSz73
l19
L17
V6Ob^^Cd=K^l_NiL3K9E7B0
!s100 ROJFcT8UO>5LIQI2jboFZ3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Eprocessor
R1
R2
R3
R4
R5
R0
Z31 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/processor.vhd
Z32 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/processor.vhd
l0
L6
V:PJS6YjZYagF7;678E<J>2
!s100 ?YVG]Q315@;Lg3XI]6L;60
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 9 processor 0 22 :PJS6YjZYagF7;678E<J>2
l214
L13
V[zVXz[2iKg;X0OIDTSj`N2
!s100 T>Jnb^4cOR`eU^IPi5PU]1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Pprocessor_pack
R4
R5
R1
R0
8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/package.vhd
F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/package.vhd
l0
L4
VW2>f6K=<NaQGCOVgEZMLf2
!s100 0SD>:d?M@1>`aP8L[=?1g1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Eprocessor_tb
Z33 w1457641412
R2
R4
R5
R0
Z34 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/verif/processor_tb.vhd
Z35 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/verif/processor_tb.vhd
l0
L6
VdQ^zS0kB=]zHiQK^QeJ853
!s100 2]^T7^R9CKI:oG;9PfEbE0
R8
32
Z36 !s110 1457772625
!i10b 1
Z37 !s108 1457772625.000000
Z38 !s90 -64|-f|/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/verif/tb.cfg|
Z39 !s107 /users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/verif/processor_tb.vhd|
!i113 0
R13
Alogic
R2
R4
R5
DEx4 work 12 processor_tb 0 22 dQ^zS0kB=]zHiQK^QeJ853
l23
L10
VhM12g=j_aPUG@j[:`6ezC2
!s100 PGm<eHMdzb[AII5c?bfcT1
R8
32
R36
!i10b 1
R37
R38
R39
!i113 0
R13
Tprocessor_tb_opt
!s110 1457772626
VZDn^mHQ1[>lKB^cOEb?MI1
04 12 5 work processor_tb logic 1
o+acc
nprocessor_tb_opt
OL;O;10.4c;61
Eram
R1
R2
R3
R4
R5
R0
Z40 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/ram.vhd
Z41 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/ram.vhd
l0
L6
V64WV?LaMHdj?B3=4YY[e23
!s100 haoR<^c:WWHT^BXbEI7M?1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 3 ram 0 22 64WV?LaMHdj?B3=4YY[e23
l25
L18
VmAn7o1`DQZL6oO>RkWV``2
!s100 SUB5Ro2aLUX_:gQQ`RW>81
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Eregfile
R1
R2
R3
R4
R5
R0
Z42 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/regfile.vhd
Z43 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/regfile.vhd
l0
L6
Vf>1zGo^;?L?gYI=5BgH0b1
!s100 SYhLJ0C_G4[9X_eI2YQ[U0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R3
R4
R5
DEx4 work 7 regfile 0 22 f>1zGo^;?L?gYI=5BgH0b1
l25
L21
V4@BAVMlgUG:cnHUUDhV:10
!s100 3?eGj=LcCbRSG@42m::Ym3
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Erom
R1
R2
Z44 DPx4 ieee 20 numeric_std_unsigned 0 22 jF^[l6kSe0l<k3W[UC=P83
R4
R5
R0
Z45 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/rom.vhd
Z46 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/rom.vhd
l0
L7
VT2=Hn_Rk3XSoW;hYRCaY72
!s100 U7ccQ_5iJlafMXa6UWYHf0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R44
R4
R5
DEx4 work 3 rom 0 22 T2=Hn_Rk3XSoW;hYRCaY72
l16
L15
VLJVPmf0`n?ZEO0kZHeYcS1
!s100 <J8N2j4_=GF?W<5:]7B3O1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Esign_extender
R1
R2
R4
R5
R0
Z47 8/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/sign_extender.vhd
Z48 F/users/ugrad2/2015/summer/binhnn1/EECS112L/assignment4/design/sign_extender.vhd
l0
L6
VTl2aSaU1c0Y[5ceC;]l:m2
!s100 @kNYTAJI^:AGE^ln1meCY2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
Alogic
R2
R4
R5
DEx4 work 13 sign_extender 0 22 Tl2aSaU1c0Y[5ceC;]l:m2
l20
L15
V]`Vk8S5Ug9>U^YI3W36X33
!s100 522G9CVlUdP2JW6^dU2AE1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 0
R13
