#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("m_axi_gmem_in_AWVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_in_AWREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_in_AWADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_in_AWID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_in_AWLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_in_AWSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_in_AWBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_in_AWLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_in_AWCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_in_AWPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_in_AWQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_in_AWREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_in_AWUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_in_WVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_in_WREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_in_WDATA", 32, hls_out, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_in_WSTRB", 4, hls_out, 0, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_in_WLAST", 1, hls_out, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_in_WID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_in_WUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_in_ARVALID", 1, hls_out, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_in_ARREADY", 1, hls_in, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_in_ARADDR", 64, hls_out, 0, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_in_ARID", 1, hls_out, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_in_ARLEN", 8, hls_out, 0, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_in_ARSIZE", 3, hls_out, 0, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_in_ARBURST", 2, hls_out, 0, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_in_ARLOCK", 2, hls_out, 0, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_in_ARCACHE", 4, hls_out, 0, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_in_ARPROT", 3, hls_out, 0, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_in_ARQOS", 4, hls_out, 0, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_in_ARREGION", 4, hls_out, 0, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_in_ARUSER", 1, hls_out, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_in_RVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_in_RREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_in_RDATA", 32, hls_in, 0, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_in_RLAST", 1, hls_in, 0, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_in_RID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_in_RUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_in_RRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_in_BVALID", 1, hls_in, 0, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_in_BREADY", 1, hls_out, 0, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_in_BRESP", 2, hls_in, 0, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_in_BID", 1, hls_in, 0, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_in_BUSER", 1, hls_in, 0, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w1_AWVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w1_AWREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w1_AWADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_w1_AWID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w1_AWLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_w1_AWSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_w1_AWBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_w1_AWLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_w1_AWCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_w1_AWPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_w1_AWQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_w1_AWREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_w1_AWUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w1_WVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w1_WREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w1_WDATA", 32, hls_out, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_w1_WSTRB", 4, hls_out, 1, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_w1_WLAST", 1, hls_out, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_w1_WID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w1_WUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w1_ARVALID", 1, hls_out, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w1_ARREADY", 1, hls_in, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w1_ARADDR", 64, hls_out, 1, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_w1_ARID", 1, hls_out, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w1_ARLEN", 8, hls_out, 1, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_w1_ARSIZE", 3, hls_out, 1, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_w1_ARBURST", 2, hls_out, 1, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_w1_ARLOCK", 2, hls_out, 1, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_w1_ARCACHE", 4, hls_out, 1, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_w1_ARPROT", 3, hls_out, 1, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_w1_ARQOS", 4, hls_out, 1, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_w1_ARREGION", 4, hls_out, 1, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_w1_ARUSER", 1, hls_out, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w1_RVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w1_RREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w1_RDATA", 32, hls_in, 1, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_w1_RLAST", 1, hls_in, 1, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_w1_RID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w1_RUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w1_RRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_w1_BVALID", 1, hls_in, 1, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w1_BREADY", 1, hls_out, 1, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w1_BRESP", 2, hls_in, 1, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_w1_BID", 1, hls_in, 1, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w1_BUSER", 1, hls_in, 1, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w2_AWVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w2_AWREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w2_AWADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_w2_AWID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w2_AWLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_w2_AWSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_w2_AWBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_w2_AWLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_w2_AWCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_w2_AWPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_w2_AWQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_w2_AWREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_w2_AWUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w2_WVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w2_WREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w2_WDATA", 32, hls_out, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_w2_WSTRB", 4, hls_out, 2, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_w2_WLAST", 1, hls_out, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_w2_WID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w2_WUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w2_ARVALID", 1, hls_out, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w2_ARREADY", 1, hls_in, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w2_ARADDR", 64, hls_out, 2, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_w2_ARID", 1, hls_out, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w2_ARLEN", 8, hls_out, 2, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_w2_ARSIZE", 3, hls_out, 2, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_w2_ARBURST", 2, hls_out, 2, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_w2_ARLOCK", 2, hls_out, 2, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_w2_ARCACHE", 4, hls_out, 2, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_w2_ARPROT", 3, hls_out, 2, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_w2_ARQOS", 4, hls_out, 2, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_w2_ARREGION", 4, hls_out, 2, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_w2_ARUSER", 1, hls_out, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w2_RVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w2_RREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w2_RDATA", 32, hls_in, 2, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_w2_RLAST", 1, hls_in, 2, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_w2_RID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w2_RUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w2_RRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_w2_BVALID", 1, hls_in, 2, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w2_BREADY", 1, hls_out, 2, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w2_BRESP", 2, hls_in, 2, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_w2_BID", 1, hls_in, 2, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w2_BUSER", 1, hls_in, 2, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w3_AWVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w3_AWREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w3_AWADDR", 64, hls_out, 3, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_w3_AWID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w3_AWLEN", 8, hls_out, 3, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_w3_AWSIZE", 3, hls_out, 3, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_w3_AWBURST", 2, hls_out, 3, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_w3_AWLOCK", 2, hls_out, 3, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_w3_AWCACHE", 4, hls_out, 3, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_w3_AWPROT", 3, hls_out, 3, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_w3_AWQOS", 4, hls_out, 3, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_w3_AWREGION", 4, hls_out, 3, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_w3_AWUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w3_WVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w3_WREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w3_WDATA", 32, hls_out, 3, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_w3_WSTRB", 4, hls_out, 3, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_w3_WLAST", 1, hls_out, 3, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_w3_WID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w3_WUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w3_ARVALID", 1, hls_out, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w3_ARREADY", 1, hls_in, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w3_ARADDR", 64, hls_out, 3, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_w3_ARID", 1, hls_out, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w3_ARLEN", 8, hls_out, 3, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_w3_ARSIZE", 3, hls_out, 3, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_w3_ARBURST", 2, hls_out, 3, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_w3_ARLOCK", 2, hls_out, 3, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_w3_ARCACHE", 4, hls_out, 3, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_w3_ARPROT", 3, hls_out, 3, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_w3_ARQOS", 4, hls_out, 3, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_w3_ARREGION", 4, hls_out, 3, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_w3_ARUSER", 1, hls_out, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w3_RVALID", 1, hls_in, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w3_RREADY", 1, hls_out, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w3_RDATA", 32, hls_in, 3, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_w3_RLAST", 1, hls_in, 3, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_w3_RID", 1, hls_in, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w3_RUSER", 1, hls_in, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_w3_RRESP", 2, hls_in, 3, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_w3_BVALID", 1, hls_in, 3, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_w3_BREADY", 1, hls_out, 3, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_w3_BRESP", 2, hls_in, 3, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_w3_BID", 1, hls_in, 3, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_w3_BUSER", 1, hls_in, 3, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_out_AWVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_out_AWREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_out_AWADDR", 64, hls_out, 4, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_out_AWID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_out_AWLEN", 8, hls_out, 4, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_out_AWSIZE", 3, hls_out, 4, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_out_AWBURST", 2, hls_out, 4, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_out_AWLOCK", 2, hls_out, 4, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_out_AWCACHE", 4, hls_out, 4, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_out_AWPROT", 3, hls_out, 4, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_out_AWQOS", 4, hls_out, 4, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_out_AWREGION", 4, hls_out, 4, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_out_AWUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_out_WVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_out_WREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_out_WDATA", 32, hls_out, 4, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_out_WSTRB", 4, hls_out, 4, "m_axi", "STRB", 1),
	Port_Property("m_axi_gmem_out_WLAST", 1, hls_out, 4, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_out_WID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_out_WUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_out_ARVALID", 1, hls_out, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_out_ARREADY", 1, hls_in, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_out_ARADDR", 64, hls_out, 4, "m_axi", "ADDR", 1),
	Port_Property("m_axi_gmem_out_ARID", 1, hls_out, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_out_ARLEN", 8, hls_out, 4, "m_axi", "SIZE", 1),
	Port_Property("m_axi_gmem_out_ARSIZE", 3, hls_out, 4, "m_axi", "BURST", 1),
	Port_Property("m_axi_gmem_out_ARBURST", 2, hls_out, 4, "m_axi", "LOCK", 1),
	Port_Property("m_axi_gmem_out_ARLOCK", 2, hls_out, 4, "m_axi", "CACHE", 1),
	Port_Property("m_axi_gmem_out_ARCACHE", 4, hls_out, 4, "m_axi", "PROT", 1),
	Port_Property("m_axi_gmem_out_ARPROT", 3, hls_out, 4, "m_axi", "QOS", 1),
	Port_Property("m_axi_gmem_out_ARQOS", 4, hls_out, 4, "m_axi", "REGION", 1),
	Port_Property("m_axi_gmem_out_ARREGION", 4, hls_out, 4, "m_axi", "USER", 1),
	Port_Property("m_axi_gmem_out_ARUSER", 1, hls_out, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_out_RVALID", 1, hls_in, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_out_RREADY", 1, hls_out, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_out_RDATA", 32, hls_in, 4, "m_axi", "FIFONUM", 1),
	Port_Property("m_axi_gmem_out_RLAST", 1, hls_in, 4, "m_axi", "LAST", 1),
	Port_Property("m_axi_gmem_out_RID", 1, hls_in, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_out_RUSER", 1, hls_in, 4, "m_axi", "DATA", 1),
	Port_Property("m_axi_gmem_out_RRESP", 2, hls_in, 4, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_out_BVALID", 1, hls_in, 4, "m_axi", "VALID", 1),
	Port_Property("m_axi_gmem_out_BREADY", 1, hls_out, 4, "m_axi", "READY", 1),
	Port_Property("m_axi_gmem_out_BRESP", 2, hls_in, 4, "m_axi", "RESP", 1),
	Port_Property("m_axi_gmem_out_BID", 1, hls_in, 4, "m_axi", "ID", 1),
	Port_Property("m_axi_gmem_out_BUSER", 1, hls_in, 4, "m_axi", "DATA", 1),
	Port_Property("s_axi_ctrl_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_ctrl_AWADDR", 7, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_ctrl_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_ctrl_ARADDR", 7, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_ctrl_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_ctrl_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_ctrl_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_ctrl_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_ctrl_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "srcnn";
