Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 22 15:49:22 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.073        0.000                      0                  309        0.187        0.000                      0                  309        3.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.073        0.000                      0                  273        0.187        0.000                      0                  273        3.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.319        0.000                      0                   36        0.690        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 2.291ns (47.144%)  route 2.569ns (52.856%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.754     5.388    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y7          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.518     5.906 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/Q
                         net (fo=2, routed)           0.578     6.484    Inst_i2c_adc_user/Inst_i2c_master/stretch
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.608 r  Inst_i2c_adc_user/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.608    Inst_i2c_adc_user/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.140 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.140    Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.474 f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=6, routed)           0.553     8.028    Inst_i2c_adc_user/Inst_i2c_master/data0[5]
    SLICE_X36Y8          LUT5 (Prop_lut5_I4_O)        0.332     8.360 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_6/O
                         net (fo=2, routed)           0.595     8.955    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_6_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.327     9.282 r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_4/O
                         net (fo=1, routed)           0.842    10.124    Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_4_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.248 r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_1/O
                         net (fo=1, routed)           0.000    10.248    Inst_i2c_adc_user/Inst_i2c_master/data_clk_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.578    12.936    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y8          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg/C
                         clock pessimism              0.391    13.327    
                         clock uncertainty           -0.035    13.292    
    SLICE_X40Y8          FDRE (Setup_fdre_C_D)        0.029    13.321    Inst_i2c_adc_user/Inst_i2c_master/data_clk_reg
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.044ns (23.592%)  route 3.381ns (76.408%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           1.148     9.093    Inst_reset_deb/eqOp
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.154     9.247 r  Inst_reset_deb/btn_reg_i_1__0/O
                         net (fo=1, routed)           0.565     9.812    Inst_reset_deb/btn_reg_i_1__0_n_0
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.575    12.933    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
                         clock pessimism              0.391    13.324    
                         clock uncertainty           -0.035    13.289    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)       -0.270    13.019    Inst_reset_deb/btn_reg_reg
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 2.287ns (49.502%)  route 2.333ns (50.498%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.754     5.388    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y7          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.518     5.906 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/Q
                         net (fo=2, routed)           0.578     6.484    Inst_i2c_adc_user/Inst_i2c_master/stretch
    SLICE_X37Y7          LUT2 (Prop_lut2_I1_O)        0.124     6.608 r  Inst_i2c_adc_user/Inst_i2c_master/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.608    Inst_i2c_adc_user/Inst_i2c_master/count[3]_i_3_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.140 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.140    Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]_i_2_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.474 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]_i_2/O[1]
                         net (fo=6, routed)           0.855     8.330    Inst_i2c_adc_user/Inst_i2c_master/data0[5]
    SLICE_X38Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.657 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_5/O
                         net (fo=2, routed)           0.483     9.140    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_5_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.328     9.468 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_2/O
                         net (fo=1, routed)           0.416     9.884    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_2_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_i_1/O
                         net (fo=1, routed)           0.000    10.008    Inst_i2c_adc_user/Inst_i2c_master/stretch_i_1_n_0
    SLICE_X38Y7          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.577    12.935    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y7          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.453    13.388    
                         clock uncertainty           -0.035    13.353    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.077    13.430    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.014ns (26.891%)  route 2.757ns (73.109%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           0.442     8.386    Inst_reset_deb/eqOp
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.510 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.647     9.157    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.575    12.933    Inst_reset_deb/CLK
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[0]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y12         FDRE (Setup_fdre_C_R)       -0.524    12.803    Inst_reset_deb/btn_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.014ns (26.891%)  route 2.757ns (73.109%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           0.442     8.386    Inst_reset_deb/eqOp
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.510 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.647     9.157    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.575    12.933    Inst_reset_deb/CLK
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[1]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y12         FDRE (Setup_fdre_C_R)       -0.524    12.803    Inst_reset_deb/btn_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.014ns (26.891%)  route 2.757ns (73.109%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           0.442     8.386    Inst_reset_deb/eqOp
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.510 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.647     9.157    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.575    12.933    Inst_reset_deb/CLK
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[2]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y12         FDRE (Setup_fdre_C_R)       -0.524    12.803    Inst_reset_deb/btn_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.014ns (26.891%)  route 2.757ns (73.109%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           0.442     8.386    Inst_reset_deb/eqOp
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.510 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.647     9.157    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.575    12.933    Inst_reset_deb/CLK
    SLICE_X42Y12         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[3]/C
                         clock pessimism              0.429    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y12         FDRE (Setup_fdre_C_R)       -0.524    12.803    Inst_reset_deb/btn_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.014ns (26.914%)  route 2.754ns (73.086%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           0.442     8.386    Inst_reset_deb/eqOp
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.510 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.644     9.154    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X42Y13         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.574    12.932    Inst_reset_deb/CLK
    SLICE_X42Y13         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[4]/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.524    12.802    Inst_reset_deb/btn_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.014ns (26.914%)  route 2.754ns (73.086%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           0.442     8.386    Inst_reset_deb/eqOp
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.510 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.644     9.154    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X42Y13         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.574    12.932    Inst_reset_deb/CLK
    SLICE_X42Y13         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[5]/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.524    12.802    Inst_reset_deb/btn_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_reset_deb/btn_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.014ns (26.914%)  route 2.754ns (73.086%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.752     5.386    Inst_reset_deb/CLK
    SLICE_X42Y14         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.518     5.904 r  Inst_reset_deb/btn_cntr_reg[10]/Q
                         net (fo=2, routed)           0.800     6.704    Inst_reset_deb/btn_cntr_reg[10]
    SLICE_X41Y14         LUT4 (Prop_lut4_I1_O)        0.124     6.828 r  Inst_reset_deb/btn_cntr[0]_i_7__0/O
                         net (fo=1, routed)           0.435     7.264    Inst_reset_deb/btn_cntr[0]_i_7__0_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.388 r  Inst_reset_deb/btn_cntr[0]_i_6__0/O
                         net (fo=1, routed)           0.433     7.821    Inst_reset_deb/btn_cntr[0]_i_6__0_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  Inst_reset_deb/btn_cntr[0]_i_3__0/O
                         net (fo=2, routed)           0.442     8.386    Inst_reset_deb/eqOp
    SLICE_X41Y15         LUT3 (Prop_lut3_I2_O)        0.124     8.510 r  Inst_reset_deb/btn_cntr[0]_i_1__0/O
                         net (fo=16, routed)          0.644     9.154    Inst_reset_deb/btn_cntr[0]_i_1__0_n_0
    SLICE_X42Y13         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.574    12.932    Inst_reset_deb/CLK
    SLICE_X42Y13         FDRE                                         r  Inst_reset_deb/btn_cntr_reg[6]/C
                         clock pessimism              0.429    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.524    12.802    Inst_reset_deb/btn_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  3.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y11         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.134     1.743    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X38Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X38Y11         FDPE (Hold_fdpe_C_D)         0.120     1.601    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y11         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.138     1.747    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg_n_0_[2]
    SLICE_X38Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[0]_i_1_n_0
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X38Y11         FDPE (Hold_fdpe_C_D)         0.121     1.602    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.065%)  route 0.131ns (40.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X36Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_i2c_adc_user/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.131     1.738    Inst_i2c_adc_user/Inst_i2c_master/state[1]
    SLICE_X37Y13         LUT4 (Prop_lut4_I0_O)        0.048     1.786 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Inst_i2c_adc_user/Inst_i2c_master_n_12
    SLICE_X37Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    Inst_i2c_adc_user/CLK
    SLICE_X37Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.107     1.586    Inst_i2c_adc_user/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.904%)  route 0.105ns (39.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.592     1.470    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X42Y10         FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y10         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[2]/Q
                         net (fo=2, routed)           0.105     1.739    Inst_i2c_adc_user/Inst_i2c_master/data_rx[2]
    SLICE_X41Y10         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.861     1.986    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X41Y10         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X41Y10         FDCE (Hold_fdce_C_D)         0.047     1.533    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_PWM/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_PWM/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_PWM/CLK
    SLICE_X38Y10         FDRE                                         r  Inst_PWM/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  Inst_PWM/counter_reg[0]/Q
                         net (fo=9, routed)           0.106     1.738    Inst_PWM/counter_reg[0]
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  Inst_PWM/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Inst_PWM/p_0_in[5]
    SLICE_X39Y10         FDRE                                         r  Inst_PWM/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_PWM/CLK
    SLICE_X39Y10         FDRE                                         r  Inst_PWM/counter_reg[5]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.092     1.573    Inst_PWM/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.212ns (64.144%)  route 0.119ns (35.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDPE (Prop_fdpe_C_Q)         0.164     1.632 f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=20, routed)          0.119     1.750    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt[2]
    SLICE_X39Y11         LUT4 (Prop_lut4_I1_O)        0.048     1.798 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[3]_i_1_n_0
    SLICE_X39Y11         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y11         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X39Y11         FDCE (Hold_fdce_C_D)         0.107     1.588    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_pulse_f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.466    Inst_state_toggle/CLK
    SLICE_X36Y15         FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.128     1.594 f  Inst_state_toggle/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.076     1.670    Inst_state_toggle/btn_sync_reg_n_0_[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I1_O)        0.099     1.769 r  Inst_state_toggle/btn_pulse_f_i_1/O
                         net (fo=1, routed)           0.000     1.769    Inst_state_toggle/btn_pulse_f0
    SLICE_X36Y15         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.855     1.980    Inst_state_toggle/CLK
    SLICE_X36Y15         FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.091     1.557    Inst_state_toggle/btn_pulse_f_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.678%)  route 0.131ns (41.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X36Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_i2c_adc_user/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.131     1.738    Inst_i2c_adc_user/Inst_i2c_master/state[1]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.783 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Inst_i2c_adc_user/Inst_i2c_master_n_13
    SLICE_X37Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    Inst_i2c_adc_user/CLK
    SLICE_X37Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.091     1.570    Inst_i2c_adc_user/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/rw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.415%)  route 0.125ns (35.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X37Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  Inst_i2c_adc_user/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.125     1.719    Inst_i2c_adc_user/state[2]
    SLICE_X38Y12         LUT6 (Prop_lut6_I4_O)        0.099     1.818 r  Inst_i2c_adc_user/rw_i_1/O
                         net (fo=1, routed)           0.000     1.818    Inst_i2c_adc_user/rw_i_1_n_0
    SLICE_X38Y12         FDRE                                         r  Inst_i2c_adc_user/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.857     1.982    Inst_i2c_adc_user/CLK
    SLICE_X38Y12         FDRE                                         r  Inst_i2c_adc_user/rw_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.121     1.603    Inst_i2c_adc_user/rw_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.227ns (64.051%)  route 0.127ns (35.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.466    Inst_i2c_adc_user/CLK
    SLICE_X37Y13         FDRE                                         r  Inst_i2c_adc_user/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.128     1.594 f  Inst_i2c_adc_user/FSM_sequential_state_reg[2]/Q
                         net (fo=10, routed)          0.127     1.721    Inst_i2c_adc_user/state[2]
    SLICE_X38Y12         LUT6 (Prop_lut6_I4_O)        0.099     1.820 r  Inst_i2c_adc_user/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     1.820    Inst_i2c_adc_user/i2c_enable_i_1_n_0
    SLICE_X38Y12         FDRE                                         r  Inst_i2c_adc_user/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.857     1.982    Inst_i2c_adc_user/CLK
    SLICE_X38Y12         FDRE                                         r  Inst_i2c_adc_user/i2c_enable_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.120     1.602    Inst_i2c_adc_user/i2c_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y10    Inst_PWM/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y10    Inst_PWM/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y10    Inst_PWM/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y10    Inst_PWM/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y10    Inst_PWM/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y10    Inst_PWM/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y10    Inst_PWM/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y10    Inst_PWM/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y13    Inst_i2c_adc_user/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y13    Inst_i2c_adc_user/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y13    Inst_i2c_adc_user/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y13    Inst_i2c_adc_user/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X39Y13    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y12    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y12    Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X38Y13    Inst_i2c_adc_user/Inst_i2c_master/busy_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y7     Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y8     Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y8     Inst_i2c_adc_user/Inst_i2c_master/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y10    Inst_PWM/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y10    Inst_PWM/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y10    Inst_PWM/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Inst_PWM/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Inst_PWM/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Inst_PWM/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Inst_PWM/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y10    Inst_PWM/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y12    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y12    Inst_i2c_adc_user/Inst_i2c_master/addr_rw_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.715ns (22.492%)  route 2.464ns (77.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.175     8.566    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X36Y9          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.576    12.934    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X36Y9          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.885    Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.715ns (22.492%)  route 2.464ns (77.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.175     8.566    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X36Y9          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.576    12.934    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X36Y9          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.885    Inst_i2c_adc_user/Inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.715ns (22.492%)  route 2.464ns (77.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.175     8.566    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X36Y9          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.576    12.934    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X36Y9          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.885    Inst_i2c_adc_user/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.715ns (22.492%)  route 2.464ns (77.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.175     8.566    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X36Y9          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.576    12.934    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X36Y9          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[9]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X36Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.885    Inst_i2c_adc_user/Inst_i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.715ns (22.523%)  route 2.459ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.171     8.562    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X37Y9          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.576    12.934    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y9          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X37Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.885    Inst_i2c_adc_user/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.715ns (22.523%)  route 2.459ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.171     8.562    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X37Y9          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.576    12.934    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y9          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X37Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.885    Inst_i2c_adc_user/Inst_i2c_master/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.715ns (22.523%)  route 2.459ns (77.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 12.934 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.171     8.562    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X37Y9          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.576    12.934    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y9          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/C
                         clock pessimism              0.391    13.325    
                         clock uncertainty           -0.035    13.290    
    SLICE_X37Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.885    Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  4.323    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.715ns (22.987%)  route 2.395ns (77.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.107     8.498    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X36Y7          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.577    12.935    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X36Y7          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X36Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.886    Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.715ns (23.020%)  route 2.391ns (76.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.102     8.493    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X37Y7          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.577    12.935    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X37Y7          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X37Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.886    Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.715ns (22.453%)  route 2.469ns (77.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    Inst_reset_delay/CLK
    SLICE_X41Y12         FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.419     5.806 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=9, routed)           1.289     7.095    Inst_reset_deb/oRESET
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.296     7.391 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          1.181     8.572    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y7          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.577    12.935    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y7          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X38Y7          FDCE (Recov_fdce_C_CLR)     -0.319    12.972    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  4.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.313%)  route 0.449ns (70.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.212     2.103    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y11         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.413    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.313%)  route 0.449ns (70.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.212     2.103    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y11         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.413    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.313%)  route 0.449ns (70.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.212     2.103    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X38Y11         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X38Y11         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y11         FDPE (Remov_fdpe_C_PRE)     -0.071     1.413    Inst_i2c_adc_user/Inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.313%)  route 0.449ns (70.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.212     2.103    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X39Y11         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y11         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X39Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.313%)  route 0.449ns (70.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.212     2.103    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X39Y11         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X39Y11         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X39Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.392    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.493%)  route 0.544ns (74.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.307     2.198    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y12         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.493%)  route 0.544ns (74.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.307     2.198    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y12         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y12         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/C
                         clock pessimism             -0.480     1.504    
    SLICE_X40Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.122%)  route 0.554ns (74.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.318     2.208    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y13         FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.858     1.983    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y13         FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.480     1.503    
    SLICE_X40Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.411    Inst_i2c_adc_user/Inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.122%)  route 0.554ns (74.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.318     2.208    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X40Y13         FDPE                                         f  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.858     1.983    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X40Y13         FDPE                                         r  Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg/C
                         clock pessimism             -0.480     1.503    
    SLICE_X40Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.408    Inst_i2c_adc_user/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.469%)  route 0.544ns (74.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    Inst_reset_deb/CLK
    SLICE_X37Y11         FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=11, routed)          0.237     1.845    Inst_reset_deb/btn_o
    SLICE_X37Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.890 f  Inst_reset_deb/FSM_sequential_next_state[2]_i_1/O
                         net (fo=78, routed)          0.308     2.198    Inst_i2c_adc_user/Inst_i2c_master/reset_h
    SLICE_X36Y8          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.860     1.985    Inst_i2c_adc_user/Inst_i2c_master/CLK
    SLICE_X36Y8          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X36Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    Inst_i2c_adc_user/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.805    





