 
****************************************
Report : qor
Design : fxp_sqrt
Version: V-2023.12-SP5
Date   : Thu Dec  5 13:11:12 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.13
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                251
  Buf/Inv Cell Count:              38
  Buf Cell Count:                   0
  Inv Cell Count:                  38
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       161
  Sequential Cell Count:           90
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      386.807171
  Noncombinational Area:   588.597523
  Buf/Inv Area:             48.287360
  Total Buffer Area:             0.00
  Total Inverter Area:          48.29
  Macro/Black Box Area:      0.000000
  Net Area:                153.365922
  -----------------------------------
  Cell Area:               975.404693
  Design Area:            1128.770615


  Design Rules
  -----------------------------------
  Total Number of Nets:           302
  Nets With Violations:            15
  Max Trans Violations:            15
  Max Cap Violations:               0
  -----------------------------------


  Hostname: eecs2420p01.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                0.80
  Overall Compile Wall Clock Time:     0.63

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
