//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Oct 28 17:35:49 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// mac                            O    32
// RDY_mac                        O     1 const
// CLK                            I     1 unused
// RST_N                          I     1 unused
// mac_s1_or_s2                   I     1
// mac_a                          I    16
// mac_b                          I    16
// mac_c                          I    32
// EN_mac                         I     1 unused
//
// Combinational paths from inputs to outputs:
//   (mac_s1_or_s2, mac_a, mac_b, mac_c) -> mac
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMac(CLK,
	     RST_N,

	     mac_s1_or_s2,
	     mac_a,
	     mac_b,
	     mac_c,
	     EN_mac,
	     mac,
	     RDY_mac);
  input  CLK;
  input  RST_N;

  // actionvalue method mac
  input  mac_s1_or_s2;
  input  [15 : 0] mac_a;
  input  [15 : 0] mac_b;
  input  [31 : 0] mac_c;
  input  EN_mac;
  output [31 : 0] mac;
  output RDY_mac;

  // signals for module outputs
  wire [31 : 0] mac;
  wire RDY_mac;

  // rule scheduling signals
  wire CAN_FIRE_mac, WILL_FIRE_mac;

  // remaining internal signals
  wire [31 : 0] IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1894,
		IF_pr4346_BIT_0_AND_mac_c_BIT_0_THEN_1_ELSE_0__q37,
		IF_pr4346_BIT_0_XOR_mac_c_BIT_0_THEN_1_ELSE_0__q71,
		SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1233,
		pr__h64346,
		v__h72231;
  wire [30 : 0] IF_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_23_ETC___d2602,
		IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2601;
  wire [29 : 0] SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1232;
  wire [27 : 0] SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1231;
  wire [25 : 0] SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1230;
  wire [24 : 0] IF_INV_INV_intermediate_mantissa2013915_BIT_0__ETC__q67,
		IF_INV_intermediate_mantissa2013915_BIT_0_THEN_ETC__q66,
		INV_intermediate_mantissa201391__q65,
		_theResult___snd_fst__h114213,
		intermediate_mantissa2__h101391,
		mantissa2__h99324;
  wire [23 : 0] SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1229,
		_theResult___snd_fst_BITS_23_TO_0___h118238,
		theResult___snd_fst_BITS_23_TO_0_18238_SL_sub__ETC__q72;
  wire [22 : 0] _theResult___snd_fst_BITS_23_TO_1___h118495,
		_theResult___snd_fst_BITS_24_TO_2___h118475,
		output_mantissa__h99020;
  wire [21 : 0] SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1228;
  wire [19 : 0] SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1227;
  wire [17 : 0] SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1226;
  wire [15 : 0] IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ETC__q23,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q15,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q31,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q16,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q30,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q17,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q33,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q18,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q32,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT__ETC__q19,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT__ETC__q36,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN_op183_ETC__q35,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q22,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q6,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q21,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q7,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q20,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q8,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q25,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q9,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q10,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q24,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q11,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q27,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q12,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q26,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q13,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q29,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q14,
		IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q28,
		IF_IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_T_ETC__q50,
		IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT_mac_ETC___d9,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN_op183_EL_ETC__q34,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27,
		IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24,
		SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1225,
		SEXT_mac_b_BITS_7_TO_0____d2,
		op1__h283,
		v__h280,
		v__h72262;
  wire [14 : 0] x__h99086;
  wire [13 : 0] IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC___d933,
		SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1224;
  wire [11 : 0] IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC___d932,
		SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1223;
  wire [9 : 0] IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC___d931,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1222;
  wire [7 : 0] IF_IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_TH_ETC__q57,
	       IF_IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_TH_ETC__q58,
	       IF_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_1_ETC__q55,
	       IF_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_1_ETC__q60,
	       IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q46,
	       IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q56,
	       IF_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_23_ETC__q61,
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC___d930,
	       IF_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE__ETC__q3,
	       IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC___d1813,
	       IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q44,
	       IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q53,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q38,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q49,
	       IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q39,
	       IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q48,
	       IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q40,
	       IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q47,
	       IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q41,
	       IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q52,
	       IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q42,
	       IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q51,
	       IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q43,
	       IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q54,
	       IF_INV_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BI_ETC__q59,
	       IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q64,
	       IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q69,
	       IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q70,
	       IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_E_ETC__q45,
	       IF_mac_a_BIT_7_AND_mac_b_BIT_7_THEN_1_ELSE_0__q1,
	       IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE_0__q2,
	       IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700,
	       IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328,
	       IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325,
	       IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389,
	       IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451,
	       IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513,
	       IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575,
	       IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637,
	       IF_x16171_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b_ETC__q68,
	       IF_x9678_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC__q63,
	       INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1221,
	       _theResult___snd_fst__h90437,
	       exponent_diff__h101390,
	       mac_a_BITS_7_TO_0__q4,
	       mac_b_BITS_7_TO_0__q5,
	       mantissa1__h72257,
	       output_exponent__h99019,
	       spliced_bits__h118129,
	       spliced_bits__h118365,
	       temp_val__h88199;
  wire [6 : 0] IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1784;
  wire [5 : 0] IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC___d929,
	       IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC___d1812,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1978,
	       INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2338,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1220,
	       mac_a_BIT_12_273_XOR_mac_b_BIT_12_238_288_XOR__ETC___d1861;
  wire [4 : 0] IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2260,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2262,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2264,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2266,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2268,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2270,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2272,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2274,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2276,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2278,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2280,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2342,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2344,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2346,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2348,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2350,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2352,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2354,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2356,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2358,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2360,
	       IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2362,
	       IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282,
	       IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1783,
	       sub_mantissa_shift__h115815;
  wire [3 : 0] IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC___d928,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1876,
	       IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC___d1811,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1977,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2199,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2337,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2527,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1219,
	       mac_a_BIT_10_261_XOR_mac_b_BIT_10_240_292_XOR__ETC___d1860;
  wire [2 : 0] IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1782;
  wire [1 : 0] IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1976,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2336,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1218,
	       mac_a_BIT_8_249_XOR_mac_b_BIT_8_242_296_XOR_IF_ETC___d1859;
  wire IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2150,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2152,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2154,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2156,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2158,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2160,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2162,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2164,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2166,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2168,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2170,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2172,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2174,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2176,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2178,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2180,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2182,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2184,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2186,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2188,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2190,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2192,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2194,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2533,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2535,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2537,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2539,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2541,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2543,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2545,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2547,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2549,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2551,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2553,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2555,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2557,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2559,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2561,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2563,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2565,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2567,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2569,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2571,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2573,
       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2575,
       INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_236__ETC___d1887,
       NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2148,
       c_in__h100019,
       c_in__h100166,
       c_in__h100313,
       c_in__h100460,
       c_in__h100607,
       c_in__h100754,
       c_in__h102704,
       c_in__h102851,
       c_in__h102998,
       c_in__h103145,
       c_in__h103292,
       c_in__h103439,
       c_in__h103586,
       c_in__h103733,
       c_in__h103880,
       c_in__h104027,
       c_in__h104174,
       c_in__h104321,
       c_in__h104468,
       c_in__h104615,
       c_in__h104762,
       c_in__h104909,
       c_in__h105056,
       c_in__h105203,
       c_in__h105350,
       c_in__h105497,
       c_in__h105644,
       c_in__h105791,
       c_in__h105938,
       c_in__h108305,
       c_in__h108451,
       c_in__h108597,
       c_in__h108743,
       c_in__h108889,
       c_in__h109035,
       c_in__h10920,
       c_in__h11067,
       c_in__h110857,
       c_in__h111004,
       c_in__h111151,
       c_in__h111298,
       c_in__h111445,
       c_in__h111592,
       c_in__h111739,
       c_in__h111886,
       c_in__h112033,
       c_in__h11214,
       c_in__h112180,
       c_in__h112327,
       c_in__h112474,
       c_in__h112621,
       c_in__h112768,
       c_in__h112915,
       c_in__h113062,
       c_in__h113209,
       c_in__h113356,
       c_in__h113503,
       c_in__h11361,
       c_in__h113650,
       c_in__h113797,
       c_in__h113944,
       c_in__h114091,
       c_in__h11508,
       c_in__h11655,
       c_in__h116706,
       c_in__h116852,
       c_in__h116998,
       c_in__h117144,
       c_in__h117291,
       c_in__h117438,
       c_in__h11802,
       c_in__h11949,
       c_in__h12096,
       c_in__h12243,
       c_in__h12390,
       c_in__h15019,
       c_in__h15166,
       c_in__h15313,
       c_in__h15460,
       c_in__h15607,
       c_in__h15754,
       c_in__h15901,
       c_in__h16048,
       c_in__h16195,
       c_in__h16342,
       c_in__h19118,
       c_in__h19265,
       c_in__h19412,
       c_in__h19559,
       c_in__h19706,
       c_in__h19853,
       c_in__h20000,
       c_in__h20147,
       c_in__h20294,
       c_in__h23217,
       c_in__h23364,
       c_in__h23511,
       c_in__h23658,
       c_in__h23805,
       c_in__h23952,
       c_in__h24099,
       c_in__h24246,
       c_in__h2722,
       c_in__h27316,
       c_in__h27463,
       c_in__h27610,
       c_in__h27757,
       c_in__h27904,
       c_in__h28051,
       c_in__h28198,
       c_in__h2869,
       c_in__h3016,
       c_in__h31415,
       c_in__h31562,
       c_in__h3163,
       c_in__h31709,
       c_in__h31856,
       c_in__h32003,
       c_in__h32150,
       c_in__h3310,
       c_in__h3457,
       c_in__h35514,
       c_in__h35661,
       c_in__h35808,
       c_in__h35955,
       c_in__h3604,
       c_in__h36102,
       c_in__h3751,
       c_in__h3898,
       c_in__h39613,
       c_in__h39760,
       c_in__h39907,
       c_in__h40054,
       c_in__h4045,
       c_in__h4192,
       c_in__h4339,
       c_in__h43712,
       c_in__h43859,
       c_in__h44006,
       c_in__h4486,
       c_in__h47811,
       c_in__h47958,
       c_in__h51910,
       c_in__h65783,
       c_in__h65930,
       c_in__h66077,
       c_in__h66224,
       c_in__h66371,
       c_in__h66518,
       c_in__h66665,
       c_in__h66812,
       c_in__h66959,
       c_in__h67106,
       c_in__h67253,
       c_in__h67400,
       c_in__h67547,
       c_in__h67694,
       c_in__h67841,
       c_in__h67988,
       c_in__h68135,
       c_in__h6821,
       c_in__h68282,
       c_in__h68429,
       c_in__h68576,
       c_in__h68723,
       c_in__h68870,
       c_in__h69017,
       c_in__h69164,
       c_in__h69311,
       c_in__h69458,
       c_in__h69605,
       c_in__h6968,
       c_in__h69752,
       c_in__h69899,
       c_in__h70046,
       c_in__h7115,
       c_in__h7262,
       c_in__h73910,
       c_in__h74057,
       c_in__h7409,
       c_in__h74204,
       c_in__h74351,
       c_in__h74498,
       c_in__h74645,
       c_in__h7556,
       c_in__h76057,
       c_in__h76204,
       c_in__h76351,
       c_in__h76498,
       c_in__h76645,
       c_in__h76792,
       c_in__h7703,
       c_in__h78204,
       c_in__h78351,
       c_in__h78498,
       c_in__h7850,
       c_in__h78645,
       c_in__h78792,
       c_in__h78939,
       c_in__h7997,
       c_in__h80351,
       c_in__h80498,
       c_in__h80645,
       c_in__h80792,
       c_in__h80939,
       c_in__h81086,
       c_in__h8144,
       c_in__h82498,
       c_in__h82645,
       c_in__h82792,
       c_in__h8291,
       c_in__h82939,
       c_in__h83086,
       c_in__h83233,
       c_in__h8438,
       c_in__h84645,
       c_in__h84792,
       c_in__h84939,
       c_in__h85086,
       c_in__h85233,
       c_in__h85380,
       c_in__h86791,
       c_in__h86938,
       c_in__h87085,
       c_in__h87232,
       c_in__h87379,
       c_in__h87526,
       c_in__h89586,
       c_in__h89732,
       c_in__h89878,
       c_in__h90024,
       c_in__h90170,
       c_in__h90316,
       c_in__h91556,
       c_in__h91702,
       c_in__h91848,
       c_in__h91994,
       c_in__h92140,
       c_in__h92286,
       c_in__h93545,
       c_in__h93691,
       c_in__h93837,
       c_in__h93983,
       c_in__h94129,
       c_in__h94275,
       c_in__h95535,
       c_in__h95681,
       c_in__h95827,
       c_in__h95973,
       c_in__h96119,
       c_in__h96265,
       c_in__h97654,
       c_in__h97800,
       c_in__h97946,
       c_in__h98092,
       c_in__h98238,
       c_in__h98384,
       carry_out__h88941,
       output_sign__h72254,
       temp_val_BIT_7___h89373,
       x__h100035,
       x__h100037,
       x__h100113,
       x__h100182,
       x__h100184,
       x__h100260,
       x__h100329,
       x__h100331,
       x__h100407,
       x__h100476,
       x__h100478,
       x__h100554,
       x__h100623,
       x__h100625,
       x__h100701,
       x__h100848,
       x__h102651,
       x__h102720,
       x__h102722,
       x__h102798,
       x__h102867,
       x__h102869,
       x__h102945,
       x__h103014,
       x__h103016,
       x__h103092,
       x__h103161,
       x__h103163,
       x__h103239,
       x__h103308,
       x__h103310,
       x__h103386,
       x__h103455,
       x__h103457,
       x__h103533,
       x__h103602,
       x__h103604,
       x__h103680,
       x__h103749,
       x__h103751,
       x__h103827,
       x__h103896,
       x__h103898,
       x__h103974,
       x__h104043,
       x__h104045,
       x__h104121,
       x__h104190,
       x__h104192,
       x__h104268,
       x__h104337,
       x__h104339,
       x__h104415,
       x__h104484,
       x__h104486,
       x__h104562,
       x__h104631,
       x__h104633,
       x__h104709,
       x__h104778,
       x__h104780,
       x__h104856,
       x__h104925,
       x__h104927,
       x__h105003,
       x__h105072,
       x__h105074,
       x__h105150,
       x__h105219,
       x__h105221,
       x__h105297,
       x__h105366,
       x__h105368,
       x__h105444,
       x__h105513,
       x__h105515,
       x__h105591,
       x__h105660,
       x__h105662,
       x__h105738,
       x__h105807,
       x__h105809,
       x__h105885,
       x__h105954,
       x__h105956,
       x__h106032,
       x__h10788,
       x__h10790,
       x__h10867,
       x__h10936,
       x__h10938,
       x__h11014,
       x__h110725,
       x__h110727,
       x__h110804,
       x__h11083,
       x__h11085,
       x__h110873,
       x__h110875,
       x__h110951,
       x__h111020,
       x__h111022,
       x__h111098,
       x__h111167,
       x__h111169,
       x__h111245,
       x__h111314,
       x__h111316,
       x__h111392,
       x__h111461,
       x__h111463,
       x__h111539,
       x__h111608,
       x__h11161,
       x__h111610,
       x__h111686,
       x__h111755,
       x__h111757,
       x__h111833,
       x__h111902,
       x__h111904,
       x__h111980,
       x__h112049,
       x__h112051,
       x__h112127,
       x__h112196,
       x__h112198,
       x__h112274,
       x__h11230,
       x__h11232,
       x__h112343,
       x__h112345,
       x__h112421,
       x__h112490,
       x__h112492,
       x__h112568,
       x__h112637,
       x__h112639,
       x__h112715,
       x__h112784,
       x__h112786,
       x__h112862,
       x__h112931,
       x__h112933,
       x__h113009,
       x__h113078,
       x__h11308,
       x__h113080,
       x__h113156,
       x__h113225,
       x__h113227,
       x__h113303,
       x__h113372,
       x__h113374,
       x__h113450,
       x__h113519,
       x__h113521,
       x__h113597,
       x__h113666,
       x__h113668,
       x__h113744,
       x__h11377,
       x__h11379,
       x__h113813,
       x__h113815,
       x__h113891,
       x__h113960,
       x__h113962,
       x__h114038,
       x__h114185,
       x__h11455,
       x__h11524,
       x__h11526,
       x__h11602,
       x__h116171,
       x__h116575,
       x__h116577,
       x__h116653,
       x__h11671,
       x__h116722,
       x__h116724,
       x__h11673,
       x__h116799,
       x__h116868,
       x__h116870,
       x__h116945,
       x__h117014,
       x__h117016,
       x__h117091,
       x__h117160,
       x__h117237,
       x__h117307,
       x__h117384,
       x__h11749,
       x__h117531,
       x__h11818,
       x__h11820,
       x__h11896,
       x__h11965,
       x__h11967,
       x__h12043,
       x__h12112,
       x__h12114,
       x__h12190,
       x__h12259,
       x__h12261,
       x__h12337,
       x__h12484,
       x__h14887,
       x__h14889,
       x__h14966,
       x__h15035,
       x__h15037,
       x__h15113,
       x__h15182,
       x__h15184,
       x__h15260,
       x__h15329,
       x__h15331,
       x__h15407,
       x__h15476,
       x__h15478,
       x__h15554,
       x__h15623,
       x__h15625,
       x__h15701,
       x__h15770,
       x__h15772,
       x__h15848,
       x__h15917,
       x__h15919,
       x__h15995,
       x__h16064,
       x__h16066,
       x__h16142,
       x__h16211,
       x__h16213,
       x__h16289,
       x__h16436,
       x__h18986,
       x__h18988,
       x__h19065,
       x__h19134,
       x__h19136,
       x__h19212,
       x__h19281,
       x__h19283,
       x__h19359,
       x__h19428,
       x__h19430,
       x__h19506,
       x__h19575,
       x__h19577,
       x__h19653,
       x__h19722,
       x__h19724,
       x__h19800,
       x__h19869,
       x__h19871,
       x__h19947,
       x__h20016,
       x__h20018,
       x__h20094,
       x__h20163,
       x__h20165,
       x__h20241,
       x__h20388,
       x__h23085,
       x__h23087,
       x__h23164,
       x__h23233,
       x__h23235,
       x__h23311,
       x__h23380,
       x__h23382,
       x__h23458,
       x__h23527,
       x__h23529,
       x__h23605,
       x__h23674,
       x__h23676,
       x__h23752,
       x__h23821,
       x__h23823,
       x__h23899,
       x__h23968,
       x__h23970,
       x__h24046,
       x__h24115,
       x__h24117,
       x__h24193,
       x__h24340,
       x__h2590,
       x__h2592,
       x__h2669,
       x__h27184,
       x__h27186,
       x__h27263,
       x__h27332,
       x__h27334,
       x__h2738,
       x__h2740,
       x__h27410,
       x__h27479,
       x__h27481,
       x__h27557,
       x__h27626,
       x__h27628,
       x__h27704,
       x__h27773,
       x__h27775,
       x__h27851,
       x__h27920,
       x__h27922,
       x__h27998,
       x__h28067,
       x__h28069,
       x__h28145,
       x__h2816,
       x__h28292,
       x__h2885,
       x__h2887,
       x__h2963,
       x__h3032,
       x__h3034,
       x__h3110,
       x__h31283,
       x__h31285,
       x__h31362,
       x__h31431,
       x__h31433,
       x__h31509,
       x__h31578,
       x__h31580,
       x__h31656,
       x__h31725,
       x__h31727,
       x__h3179,
       x__h31803,
       x__h3181,
       x__h31872,
       x__h31874,
       x__h31950,
       x__h32019,
       x__h32021,
       x__h32097,
       x__h32244,
       x__h3257,
       x__h3326,
       x__h3328,
       x__h3404,
       x__h3473,
       x__h3475,
       x__h35382,
       x__h35384,
       x__h35461,
       x__h3551,
       x__h35530,
       x__h35532,
       x__h35608,
       x__h35677,
       x__h35679,
       x__h35755,
       x__h35824,
       x__h35826,
       x__h35902,
       x__h35971,
       x__h35973,
       x__h36049,
       x__h36196,
       x__h3620,
       x__h3622,
       x__h3698,
       x__h3767,
       x__h3769,
       x__h3845,
       x__h3914,
       x__h3916,
       x__h39481,
       x__h39483,
       x__h39560,
       x__h39629,
       x__h39631,
       x__h39707,
       x__h39776,
       x__h39778,
       x__h39854,
       x__h3992,
       x__h39923,
       x__h39925,
       x__h40001,
       x__h40148,
       x__h4061,
       x__h4063,
       x__h4139,
       x__h4208,
       x__h4210,
       x__h4286,
       x__h4355,
       x__h4357,
       x__h43580,
       x__h43582,
       x__h43659,
       x__h43728,
       x__h43730,
       x__h43806,
       x__h43875,
       x__h43877,
       x__h43953,
       x__h44100,
       x__h4433,
       x__h4580,
       x__h47679,
       x__h47681,
       x__h47758,
       x__h47827,
       x__h47829,
       x__h47905,
       x__h48052,
       x__h51778,
       x__h51780,
       x__h51857,
       x__h52004,
       x__h55956,
       x__h65651,
       x__h65653,
       x__h65730,
       x__h65799,
       x__h65801,
       x__h65877,
       x__h65946,
       x__h65948,
       x__h66024,
       x__h66093,
       x__h66095,
       x__h66171,
       x__h66240,
       x__h66242,
       x__h66318,
       x__h66387,
       x__h66389,
       x__h66465,
       x__h66534,
       x__h66536,
       x__h66612,
       x__h66681,
       x__h66683,
       x__h66759,
       x__h66828,
       x__h66830,
       x__h6689,
       x__h66906,
       x__h6691,
       x__h66975,
       x__h66977,
       x__h67053,
       x__h67122,
       x__h67124,
       x__h67200,
       x__h67269,
       x__h67271,
       x__h67347,
       x__h67416,
       x__h67418,
       x__h67494,
       x__h67563,
       x__h67565,
       x__h67641,
       x__h6768,
       x__h67710,
       x__h67712,
       x__h67788,
       x__h67857,
       x__h67859,
       x__h67935,
       x__h68004,
       x__h68006,
       x__h68082,
       x__h68151,
       x__h68153,
       x__h68229,
       x__h68298,
       x__h68300,
       x__h6837,
       x__h68376,
       x__h6839,
       x__h68445,
       x__h68447,
       x__h68523,
       x__h68592,
       x__h68594,
       x__h68670,
       x__h68739,
       x__h68741,
       x__h68817,
       x__h68886,
       x__h68888,
       x__h68964,
       x__h69033,
       x__h69035,
       x__h69111,
       x__h6915,
       x__h69180,
       x__h69182,
       x__h69258,
       x__h69327,
       x__h69329,
       x__h69405,
       x__h69474,
       x__h69476,
       x__h69552,
       x__h69621,
       x__h69623,
       x__h69699,
       x__h69768,
       x__h69770,
       x__h6984,
       x__h69846,
       x__h6986,
       x__h69915,
       x__h69917,
       x__h69993,
       x__h70140,
       x__h7062,
       x__h7131,
       x__h7133,
       x__h7209,
       x__h7278,
       x__h7280,
       x__h7356,
       x__h73778,
       x__h73780,
       x__h73857,
       x__h73926,
       x__h73928,
       x__h74004,
       x__h74073,
       x__h74075,
       x__h74151,
       x__h74220,
       x__h74222,
       x__h7425,
       x__h7427,
       x__h74298,
       x__h74367,
       x__h74369,
       x__h74445,
       x__h74514,
       x__h74516,
       x__h74592,
       x__h7503,
       x__h7572,
       x__h7574,
       x__h75925,
       x__h75927,
       x__h76004,
       x__h76073,
       x__h76075,
       x__h76151,
       x__h76220,
       x__h76222,
       x__h76298,
       x__h76367,
       x__h76369,
       x__h76445,
       x__h7650,
       x__h76514,
       x__h76516,
       x__h76592,
       x__h76661,
       x__h76663,
       x__h76739,
       x__h76808,
       x__h76810,
       x__h76886,
       x__h7719,
       x__h7721,
       x__h7797,
       x__h78072,
       x__h78074,
       x__h78151,
       x__h78220,
       x__h78222,
       x__h78298,
       x__h78367,
       x__h78369,
       x__h78445,
       x__h78514,
       x__h78516,
       x__h78592,
       x__h7866,
       x__h78661,
       x__h78663,
       x__h7868,
       x__h78739,
       x__h78808,
       x__h78810,
       x__h78886,
       x__h78955,
       x__h78957,
       x__h79033,
       x__h7944,
       x__h8013,
       x__h8015,
       x__h80219,
       x__h80221,
       x__h80298,
       x__h80367,
       x__h80369,
       x__h80445,
       x__h80514,
       x__h80516,
       x__h80592,
       x__h80661,
       x__h80663,
       x__h80739,
       x__h80808,
       x__h80810,
       x__h80886,
       x__h8091,
       x__h80955,
       x__h80957,
       x__h81033,
       x__h81102,
       x__h81104,
       x__h81180,
       x__h8160,
       x__h8162,
       x__h82366,
       x__h82368,
       x__h8238,
       x__h82445,
       x__h82514,
       x__h82516,
       x__h82592,
       x__h82661,
       x__h82663,
       x__h82739,
       x__h82808,
       x__h82810,
       x__h82886,
       x__h82955,
       x__h82957,
       x__h83033,
       x__h8307,
       x__h8309,
       x__h83102,
       x__h83104,
       x__h83180,
       x__h83249,
       x__h83251,
       x__h83327,
       x__h8385,
       x__h84513,
       x__h84515,
       x__h84592,
       x__h84661,
       x__h84663,
       x__h84739,
       x__h84808,
       x__h84810,
       x__h84886,
       x__h84955,
       x__h84957,
       x__h85033,
       x__h85102,
       x__h85104,
       x__h85180,
       x__h85249,
       x__h85251,
       x__h8532,
       x__h85327,
       x__h85396,
       x__h85398,
       x__h85474,
       x__h86659,
       x__h86661,
       x__h86738,
       x__h86807,
       x__h86809,
       x__h86885,
       x__h86954,
       x__h86956,
       x__h87032,
       x__h87101,
       x__h87103,
       x__h87179,
       x__h87248,
       x__h87250,
       x__h87326,
       x__h87395,
       x__h87397,
       x__h87473,
       x__h87542,
       x__h87544,
       x__h87620,
       x__h91425,
       x__h91427,
       x__h91503,
       x__h91572,
       x__h91574,
       x__h91649,
       x__h91718,
       x__h91720,
       x__h91795,
       x__h91864,
       x__h91866,
       x__h91941,
       x__h92010,
       x__h92012,
       x__h92087,
       x__h92156,
       x__h92158,
       x__h92233,
       x__h92379,
       x__h93396,
       x__h93543,
       x__h93689,
       x__h93835,
       x__h93981,
       x__h94127,
       x__h94368,
       x__h95386,
       x__h95533,
       x__h95679,
       x__h95825,
       x__h95971,
       x__h96117,
       x__h96358,
       x__h97505,
       x__h97652,
       x__h97798,
       x__h97944,
       x__h98090,
       x__h98236,
       x__h98477,
       x__h99678,
       x__h99887,
       x__h99889,
       x__h99966,
       y__h100036,
       y__h100038,
       y__h100183,
       y__h100185,
       y__h100330,
       y__h100332,
       y__h100477,
       y__h100479,
       y__h100624,
       y__h100626,
       y__h102721,
       y__h102723,
       y__h102868,
       y__h102870,
       y__h103015,
       y__h103017,
       y__h103162,
       y__h103164,
       y__h103309,
       y__h103311,
       y__h103456,
       y__h103458,
       y__h103603,
       y__h103605,
       y__h103750,
       y__h103752,
       y__h103897,
       y__h103899,
       y__h104044,
       y__h104046,
       y__h104191,
       y__h104193,
       y__h104338,
       y__h104340,
       y__h104485,
       y__h104487,
       y__h104632,
       y__h104634,
       y__h104779,
       y__h104781,
       y__h104926,
       y__h104928,
       y__h10505,
       y__h105073,
       y__h105075,
       y__h105220,
       y__h105222,
       y__h105367,
       y__h105369,
       y__h105514,
       y__h105516,
       y__h105661,
       y__h105663,
       y__h105808,
       y__h105810,
       y__h105955,
       y__h105957,
       y__h10771,
       y__h10789,
       y__h10791,
       y__h10919,
       y__h10937,
       y__h10939,
       y__h11066,
       y__h110726,
       y__h110728,
       y__h11084,
       y__h11086,
       y__h110874,
       y__h110876,
       y__h111021,
       y__h111023,
       y__h111168,
       y__h111170,
       y__h111315,
       y__h111317,
       y__h111462,
       y__h111464,
       y__h111609,
       y__h111611,
       y__h111756,
       y__h111758,
       y__h111903,
       y__h111905,
       y__h112050,
       y__h112052,
       y__h11213,
       y__h112197,
       y__h112199,
       y__h11231,
       y__h11233,
       y__h112344,
       y__h112346,
       y__h112491,
       y__h112493,
       y__h112638,
       y__h112640,
       y__h112785,
       y__h112787,
       y__h112932,
       y__h112934,
       y__h113079,
       y__h113081,
       y__h113226,
       y__h113228,
       y__h113373,
       y__h113375,
       y__h113520,
       y__h113522,
       y__h11360,
       y__h113667,
       y__h113669,
       y__h11378,
       y__h11380,
       y__h113814,
       y__h113816,
       y__h113961,
       y__h113963,
       y__h11507,
       y__h11525,
       y__h11527,
       y__h116174,
       y__h11654,
       y__h116576,
       y__h116578,
       y__h11672,
       y__h116723,
       y__h116725,
       y__h11674,
       y__h116869,
       y__h116871,
       y__h117015,
       y__h117017,
       y__h117161,
       y__h117308,
       y__h11801,
       y__h11819,
       y__h11821,
       y__h11948,
       y__h11966,
       y__h11968,
       y__h12095,
       y__h12113,
       y__h12115,
       y__h12242,
       y__h12260,
       y__h12262,
       y__h12389,
       y__h14604,
       y__h14870,
       y__h14888,
       y__h14890,
       y__h15018,
       y__h15036,
       y__h15038,
       y__h15165,
       y__h15183,
       y__h15185,
       y__h15312,
       y__h15330,
       y__h15332,
       y__h15459,
       y__h15477,
       y__h15479,
       y__h15606,
       y__h15624,
       y__h15626,
       y__h15753,
       y__h15771,
       y__h15773,
       y__h15900,
       y__h15918,
       y__h15920,
       y__h16047,
       y__h16065,
       y__h16067,
       y__h16194,
       y__h16212,
       y__h16214,
       y__h16341,
       y__h18703,
       y__h18969,
       y__h18987,
       y__h18989,
       y__h19117,
       y__h19135,
       y__h19137,
       y__h19264,
       y__h19282,
       y__h19284,
       y__h19411,
       y__h19429,
       y__h19431,
       y__h19558,
       y__h19576,
       y__h19578,
       y__h19705,
       y__h19723,
       y__h19725,
       y__h19852,
       y__h19870,
       y__h19872,
       y__h19999,
       y__h20017,
       y__h20019,
       y__h20146,
       y__h20164,
       y__h20166,
       y__h20293,
       y__h22802,
       y__h23068,
       y__h23086,
       y__h23088,
       y__h23216,
       y__h23234,
       y__h23236,
       y__h23363,
       y__h23381,
       y__h23383,
       y__h23510,
       y__h23528,
       y__h23530,
       y__h23657,
       y__h23675,
       y__h23677,
       y__h23804,
       y__h23822,
       y__h23824,
       y__h23951,
       y__h23969,
       y__h23971,
       y__h24098,
       y__h24116,
       y__h24118,
       y__h24245,
       y__h2591,
       y__h2593,
       y__h26901,
       y__h27167,
       y__h27185,
       y__h27187,
       y__h27315,
       y__h27333,
       y__h27335,
       y__h2739,
       y__h2741,
       y__h27462,
       y__h27480,
       y__h27482,
       y__h27609,
       y__h27627,
       y__h27629,
       y__h27756,
       y__h27774,
       y__h27776,
       y__h27903,
       y__h27921,
       y__h27923,
       y__h28050,
       y__h28068,
       y__h28070,
       y__h28197,
       y__h2886,
       y__h2888,
       y__h3033,
       y__h3035,
       y__h31000,
       y__h31266,
       y__h31284,
       y__h31286,
       y__h31414,
       y__h31432,
       y__h31434,
       y__h31561,
       y__h31579,
       y__h31581,
       y__h31708,
       y__h31726,
       y__h31728,
       y__h3180,
       y__h3182,
       y__h31855,
       y__h31873,
       y__h31875,
       y__h32002,
       y__h32020,
       y__h32022,
       y__h32149,
       y__h3327,
       y__h3329,
       y__h3474,
       y__h3476,
       y__h35099,
       y__h35365,
       y__h35383,
       y__h35385,
       y__h35513,
       y__h35531,
       y__h35533,
       y__h35660,
       y__h35678,
       y__h35680,
       y__h35807,
       y__h35825,
       y__h35827,
       y__h35954,
       y__h35972,
       y__h35974,
       y__h36101,
       y__h3621,
       y__h3623,
       y__h3768,
       y__h3770,
       y__h3915,
       y__h3917,
       y__h39198,
       y__h39464,
       y__h39482,
       y__h39484,
       y__h39612,
       y__h39630,
       y__h39632,
       y__h39759,
       y__h39777,
       y__h39779,
       y__h39906,
       y__h39924,
       y__h39926,
       y__h40053,
       y__h4062,
       y__h4064,
       y__h4209,
       y__h4211,
       y__h43297,
       y__h4356,
       y__h43563,
       y__h4358,
       y__h43581,
       y__h43583,
       y__h43711,
       y__h43729,
       y__h43731,
       y__h43858,
       y__h43876,
       y__h43878,
       y__h44005,
       y__h47396,
       y__h47662,
       y__h47680,
       y__h47682,
       y__h47810,
       y__h47828,
       y__h47830,
       y__h47957,
       y__h51495,
       y__h51761,
       y__h51779,
       y__h51781,
       y__h51909,
       y__h55594,
       y__h55860,
       y__h59693,
       y__h6406,
       y__h65652,
       y__h65654,
       y__h65800,
       y__h65802,
       y__h65947,
       y__h65949,
       y__h66094,
       y__h66096,
       y__h66241,
       y__h66243,
       y__h66388,
       y__h66390,
       y__h66535,
       y__h66537,
       y__h66682,
       y__h66684,
       y__h6672,
       y__h66829,
       y__h66831,
       y__h6690,
       y__h6692,
       y__h66976,
       y__h66978,
       y__h67123,
       y__h67125,
       y__h67270,
       y__h67272,
       y__h67417,
       y__h67419,
       y__h67564,
       y__h67566,
       y__h67711,
       y__h67713,
       y__h67858,
       y__h67860,
       y__h68005,
       y__h68007,
       y__h68152,
       y__h68154,
       y__h6820,
       y__h68299,
       y__h68301,
       y__h6838,
       y__h6840,
       y__h68446,
       y__h68448,
       y__h68593,
       y__h68595,
       y__h68740,
       y__h68742,
       y__h68887,
       y__h68889,
       y__h69034,
       y__h69036,
       y__h69181,
       y__h69183,
       y__h69328,
       y__h69330,
       y__h69475,
       y__h69477,
       y__h69622,
       y__h69624,
       y__h6967,
       y__h69769,
       y__h69771,
       y__h6985,
       y__h6987,
       y__h69916,
       y__h69918,
       y__h7114,
       y__h7132,
       y__h7134,
       y__h7261,
       y__h7279,
       y__h7281,
       y__h73779,
       y__h73781,
       y__h73927,
       y__h73929,
       y__h74074,
       y__h74076,
       y__h7408,
       y__h74221,
       y__h74223,
       y__h7426,
       y__h7428,
       y__h74368,
       y__h74370,
       y__h74515,
       y__h74517,
       y__h7555,
       y__h75642,
       y__h7573,
       y__h7575,
       y__h75908,
       y__h75926,
       y__h75928,
       y__h76056,
       y__h76074,
       y__h76076,
       y__h76203,
       y__h76221,
       y__h76223,
       y__h76350,
       y__h76368,
       y__h76370,
       y__h76497,
       y__h76515,
       y__h76517,
       y__h76644,
       y__h76662,
       y__h76664,
       y__h76791,
       y__h76809,
       y__h76811,
       y__h7702,
       y__h7720,
       y__h7722,
       y__h77789,
       y__h78055,
       y__h78073,
       y__h78075,
       y__h78203,
       y__h78221,
       y__h78223,
       y__h78350,
       y__h78368,
       y__h78370,
       y__h7849,
       y__h78497,
       y__h78515,
       y__h78517,
       y__h78644,
       y__h78662,
       y__h78664,
       y__h7867,
       y__h7869,
       y__h78791,
       y__h78809,
       y__h78811,
       y__h78938,
       y__h78956,
       y__h78958,
       y__h79936,
       y__h7996,
       y__h8014,
       y__h8016,
       y__h80202,
       y__h80220,
       y__h80222,
       y__h80350,
       y__h80368,
       y__h80370,
       y__h80497,
       y__h80515,
       y__h80517,
       y__h80644,
       y__h80662,
       y__h80664,
       y__h80791,
       y__h80809,
       y__h80811,
       y__h80938,
       y__h80956,
       y__h80958,
       y__h81085,
       y__h81103,
       y__h81105,
       y__h8143,
       y__h8161,
       y__h8163,
       y__h82083,
       y__h82349,
       y__h82367,
       y__h82369,
       y__h82497,
       y__h82515,
       y__h82517,
       y__h82644,
       y__h82662,
       y__h82664,
       y__h82791,
       y__h82809,
       y__h82811,
       y__h8290,
       y__h82938,
       y__h82956,
       y__h82958,
       y__h8308,
       y__h83085,
       y__h8310,
       y__h83103,
       y__h83105,
       y__h83232,
       y__h83250,
       y__h83252,
       y__h84230,
       y__h8437,
       y__h84496,
       y__h84514,
       y__h84516,
       y__h84644,
       y__h84662,
       y__h84664,
       y__h84791,
       y__h84809,
       y__h84811,
       y__h84938,
       y__h84956,
       y__h84958,
       y__h85085,
       y__h85103,
       y__h85105,
       y__h85232,
       y__h85250,
       y__h85252,
       y__h85379,
       y__h85397,
       y__h85399,
       y__h86377,
       y__h86642,
       y__h86660,
       y__h86662,
       y__h86790,
       y__h86808,
       y__h86810,
       y__h86937,
       y__h86955,
       y__h86957,
       y__h87084,
       y__h87102,
       y__h87104,
       y__h87231,
       y__h87249,
       y__h87251,
       y__h87378,
       y__h87396,
       y__h87398,
       y__h87525,
       y__h87543,
       y__h87545,
       y__h91426,
       y__h91428,
       y__h91573,
       y__h91575,
       y__h91719,
       y__h91721,
       y__h91865,
       y__h91867,
       y__h92011,
       y__h92013,
       y__h92157,
       y__h92159,
       y__h97239,
       y__h99681,
       y__h99888,
       y__h99890;

  // actionvalue method mac
  assign mac =
	     mac_s1_or_s2 ?
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1233 :
	       { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[31],
		 IF_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_23_ETC___d2602 } ;
  assign RDY_mac = 1'd1 ;
  assign CAN_FIRE_mac = 1'd1 ;
  assign WILL_FIRE_mac = EN_mac ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2260 =
	     ({ 21'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2190 } ==
	      22'd0) ?
	       (({ 22'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2192 } ==
		 23'd0) ?
		  (({ 23'd0,
		      IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2194 } ==
		    24'd0) ?
		     5'd7 :
		     5'd8) :
		  5'd9) :
	       5'd10 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2262 =
	     ({ 19'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2186 } ==
	      20'd0) ?
	       (({ 20'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2188 } ==
		 21'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2260 :
		  5'd11) :
	       5'd12 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2264 =
	     ({ 17'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2182 } ==
	      18'd0) ?
	       (({ 18'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2184 } ==
		 19'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2262 :
		  5'd13) :
	       5'd14 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2266 =
	     ({ 15'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2178 } ==
	      16'd0) ?
	       (({ 16'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2180 } ==
		 17'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2264 :
		  5'd15) :
	       5'd16 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2268 =
	     ({ 13'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2174 } ==
	      14'd0) ?
	       (({ 14'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2176 } ==
		 15'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2266 :
		  5'd17) :
	       5'd18 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2270 =
	     ({ 11'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2170 } ==
	      12'd0) ?
	       (({ 12'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2172 } ==
		 13'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2268 :
		  5'd19) :
	       5'd20 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2272 =
	     ({ 9'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2166 } ==
	      10'd0) ?
	       (({ 10'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2168 } ==
		 11'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2270 :
		  5'd21) :
	       5'd22 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2274 =
	     ({ 7'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2162 } ==
	      8'd0) ?
	       (({ 8'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2164 } ==
		 9'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2272 :
		  5'd23) :
	       5'd24 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2276 =
	     ({ 5'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2158 } ==
	      6'd0) ?
	       (({ 6'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2160 } ==
		 7'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2274 :
		  5'd25) :
	       5'd26 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2278 =
	     ({ 3'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2154 } ==
	      4'd0) ?
	       (({ 4'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2156 } ==
		 5'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2276 :
		  5'd27) :
	       5'd28 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2280 =
	     ({ 1'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2150 } ==
	      2'd0) ?
	       (({ 2'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2152 } ==
		 3'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2278 :
		  5'd29) :
	       5'd30 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2342 =
	     ({ 21'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2190 } ==
	      22'd0) ?
	       (({ 22'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2192 } ==
		 23'd0) ?
		  (({ 23'd0,
		      IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2194 } ==
		    24'd0) ?
		     5'd24 :
		     5'd23) :
		  5'd22) :
	       5'd21 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2344 =
	     ({ 19'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2186 } ==
	      20'd0) ?
	       (({ 20'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2188 } ==
		 21'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2342 :
		  5'd20) :
	       5'd19 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2346 =
	     ({ 17'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2182 } ==
	      18'd0) ?
	       (({ 18'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2184 } ==
		 19'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2344 :
		  5'd18) :
	       5'd17 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2348 =
	     ({ 15'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2178 } ==
	      16'd0) ?
	       (({ 16'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2180 } ==
		 17'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2346 :
		  5'd16) :
	       5'd15 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2350 =
	     ({ 13'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2174 } ==
	      14'd0) ?
	       (({ 14'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2176 } ==
		 15'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2348 :
		  5'd14) :
	       5'd13 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2352 =
	     ({ 11'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2170 } ==
	      12'd0) ?
	       (({ 12'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2172 } ==
		 13'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2350 :
		  5'd12) :
	       5'd11 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2354 =
	     ({ 9'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2166 } ==
	      10'd0) ?
	       (({ 10'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2168 } ==
		 11'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2352 :
		  5'd10) :
	       5'd9 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2356 =
	     ({ 7'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2162 } ==
	      8'd0) ?
	       (({ 8'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2164 } ==
		 9'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2354 :
		  5'd8) :
	       5'd7 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2358 =
	     ({ 5'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2158 } ==
	      6'd0) ?
	       (({ 6'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2160 } ==
		 7'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2356 :
		  5'd6) :
	       5'd5 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2360 =
	     ({ 3'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2154 } ==
	      4'd0) ?
	       (({ 4'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2156 } ==
		 5'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2358 :
		  5'd4) :
	       5'd3 ;
  assign IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2362 =
	     ({ 1'd0,
		IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2150 } ==
	      2'd0) ?
	       (({ 2'd0,
		   IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2152 } ==
		 3'd0) ?
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2360 :
		  5'd2) :
	       5'd1 ;
  assign IF_IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_TH_ETC__q57 =
	     (IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q56[0] &
	      y__h97239) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_TH_ETC__q58 =
	     (IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q56[0] ^
	      y__h97239) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_1_ETC__q55 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[8] ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_1_ETC__q60 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[7] ?
	       ((IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[6:0] !=
		 7'd0 ||
		 IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[8]) ?
		  _theResult___snd_fst__h90437 :
		  IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[15:8]) :
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[15:8] ;
  assign IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q46 =
	     (IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_E_ETC__q45[0] &
	      temp_val_BIT_7___h89373) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q56 =
	     (IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_E_ETC__q45[0] ^
	      temp_val_BIT_7___h89373) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_23_ETC___d2602 =
	     (IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[31] ^
	      IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1894[31]) ?
	       { spliced_bits__h118129,
		 theResult___snd_fst_BITS_23_TO_0_18238_SL_sub__ETC__q72[23:1] } :
	       IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2601 ;
  assign IF_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_23_ETC__q61 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23] ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ETC__q23 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q15 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[0] &
	      y__h39198) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q31 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[0] ^
	      y__h39198) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC___d932 =
	     { IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q30[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q31[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC___d931 } ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q16 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[0] &
	      y__h43297) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q30 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[0] ^
	      y__h43297) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q17 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[0] &
	      y__h47396) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q33 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[0] ^
	      y__h47396) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC___d933 =
	     { IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q32[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q33[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC___d932 } ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q18 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12[0] &
	      y__h51495) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q32 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12[0] ^
	      y__h51495) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT__ETC__q19 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT_mac_ETC___d9[0] &
	      y__h55594) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT__ETC__q36 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT_mac_ETC___d9[0] ^
	      y__h55594) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN_op183_ETC__q35 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN_op183_EL_ETC__q34[0] ^
	      y__h59693) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q22 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[0] ^
	      IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[1]) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q6 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[0] &
	      IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[1]) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q21 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[0] ^
	      y__h6406) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q7 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[0] &
	      y__h6406) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC___d928 =
	     { IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q20[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q21[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q22[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ETC__q23[0] } ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q20 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[0] ^
	      y__h10505) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q8 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[0] &
	      y__h10505) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q25 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[0] ^
	      y__h14604) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q9 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[0] &
	      y__h14604) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC___d929 =
	     { IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q24[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q25[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC___d928 } ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q10 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[0] &
	      y__h18703) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q24 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[0] ^
	      y__h18703) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q11 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[0] &
	      y__h22802) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q27 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[0] ^
	      y__h22802) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC___d930 =
	     { IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q26[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q27[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC___d929 } ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q12 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[0] &
	      y__h26901) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q26 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[0] ^
	      y__h26901) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q13 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[0] &
	      y__h31000) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q29 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[0] ^
	      y__h31000) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC___d931 =
	     { IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q28[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q29[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC___d930 } ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q14 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[0] &
	      y__h35099) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q28 =
	     (IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[0] ^
	      y__h35099) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE__ETC__q3 =
	     IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE_0__q2[0] ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC___d1813 =
	     { IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q53[0],
	       IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q54[0],
	       IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC___d1812 } ;
  assign IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q44 =
	     (IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[0] &
	      y__h86377) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q53 =
	     (IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[0] ^
	      y__h86377) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_T_ETC__q50 =
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816 =
	     temp_val_BIT_7___h89373 ?
	       v__h72262 :
	       { IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1784,
		 IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC___d1813,
		 1'd0 } ;
  assign IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1876 =
	     { IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[11] ^
	       c_in__h89732,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[10] ^
	       c_in__h89586,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[9] ^
	       IF_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_1_ETC__q55[0],
	       IF_INV_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BI_ETC__q59[0] } ;
  assign IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q38 =
	     (IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[0] &
	      IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[1]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q49 =
	     (IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[0] ^
	      IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[1]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q39 =
	     (IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[0] &
	      y__h75642) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q48 =
	     (IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[0] ^
	      y__h75642) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC___d1811 =
	     { IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q47[0],
	       IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q48[0],
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q49[0],
	       IF_IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_T_ETC__q50[0] } ;
  assign IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q40 =
	     (IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[0] &
	      y__h77789) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q47 =
	     (IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[0] ^
	      y__h77789) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q41 =
	     (IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[0] &
	      y__h79936) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q52 =
	     (IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[0] ^
	      y__h79936) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC___d1812 =
	     { IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q51[0],
	       IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q52[0],
	       IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC___d1811 } ;
  assign IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q42 =
	     (IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[0] &
	      y__h82083) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q51 =
	     (IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[0] ^
	      y__h82083) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q43 =
	     (IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[0] &
	      y__h84230) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q54 =
	     (IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[0] ^
	      y__h84230) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BI_ETC__q59 =
	     (~IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[8]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q64 =
	     (~(IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23] ^
		INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[0])) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q69 =
	     (~(IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23] ^
		IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[0])) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q70 =
	     (~IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_E_ETC__q45 =
	     (~IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE_0__q2[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_INV_intermediate_mantissa2013915_BIT_0__ETC__q67 =
	     (~INV_intermediate_mantissa201391__q65[0]) ? 25'd1 : 25'd0 ;
  assign IF_INV_intermediate_mantissa2013915_BIT_0_THEN_ETC__q66 =
	     INV_intermediate_mantissa201391__q65[0] ? 25'd1 : 25'd0 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892 =
	     INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_236__ETC___d1887 ?
	       mac_c :
	       v__h72231 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1894 =
	     INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_236__ETC___d1887 ?
	       v__h72231 :
	       mac_c ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1976 =
	     { x__h99966 ^
	       IF_x9678_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC__q63[0],
	       IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q64[0] } ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1977 =
	     { x__h100260 ^ c_in__h100166,
	       x__h100113 ^ c_in__h100019,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1976 } ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1978 =
	     { x__h100554 ^ c_in__h100460,
	       x__h100407 ^ c_in__h100313,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1977 } ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2150 =
	     x__h114038 ^ c_in__h113944 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2152 =
	     x__h113891 ^ c_in__h113797 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2154 =
	     x__h113744 ^ c_in__h113650 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2156 =
	     x__h113597 ^ c_in__h113503 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2158 =
	     x__h113450 ^ c_in__h113356 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2160 =
	     x__h113303 ^ c_in__h113209 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2162 =
	     x__h113156 ^ c_in__h113062 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2164 =
	     x__h113009 ^ c_in__h112915 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2166 =
	     x__h112862 ^ c_in__h112768 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2168 =
	     x__h112715 ^ c_in__h112621 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2170 =
	     x__h112568 ^ c_in__h112474 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2172 =
	     x__h112421 ^ c_in__h112327 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2174 =
	     x__h112274 ^ c_in__h112180 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2176 =
	     x__h112127 ^ c_in__h112033 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2178 =
	     x__h111980 ^ c_in__h111886 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2180 =
	     x__h111833 ^ c_in__h111739 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2182 =
	     x__h111686 ^ c_in__h111592 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2184 =
	     x__h111539 ^ c_in__h111445 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2186 =
	     x__h111392 ^ c_in__h111298 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2188 =
	     x__h111245 ^ c_in__h111151 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2190 =
	     x__h111098 ^ c_in__h111004 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2192 =
	     x__h110951 ^ c_in__h110857 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2194 =
	     x__h110804 ^
	     IF_INV_intermediate_mantissa2013915_BIT_0_THEN_ETC__q66[0] ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2199 =
	     { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2190,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2192,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2194,
	       IF_INV_INV_intermediate_mantissa2013915_BIT_0__ETC__q67[0] } ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2336 =
	     { x__h116653 ^
	       IF_x16171_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b_ETC__q68[0],
	       IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q69[0] } ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2337 =
	     { x__h116945 ^ c_in__h116852,
	       x__h116799 ^ c_in__h116706,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2336 } ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2527 =
	     { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] ^
	       c_in__h108451,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] ^
	       c_in__h108305,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] ^
	       IF_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_23_ETC__q61[0],
	       IF_INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC__q70[0] } ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2533 =
	     x__h105885 ^ c_in__h105791 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2535 =
	     x__h105738 ^ c_in__h105644 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2537 =
	     x__h105591 ^ c_in__h105497 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2539 =
	     x__h105444 ^ c_in__h105350 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2541 =
	     x__h105297 ^ c_in__h105203 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2543 =
	     x__h105150 ^ c_in__h105056 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2545 =
	     x__h105003 ^ c_in__h104909 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2547 =
	     x__h104856 ^ c_in__h104762 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2549 =
	     x__h104709 ^ c_in__h104615 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2551 =
	     x__h104562 ^ c_in__h104468 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2553 =
	     x__h104415 ^ c_in__h104321 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2555 =
	     x__h104268 ^ c_in__h104174 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2557 =
	     x__h104121 ^ c_in__h104027 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2559 =
	     x__h103974 ^ c_in__h103880 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2561 =
	     x__h103827 ^ c_in__h103733 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2563 =
	     x__h103680 ^ c_in__h103586 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2565 =
	     x__h103533 ^ c_in__h103439 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2567 =
	     x__h103386 ^ c_in__h103292 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2569 =
	     x__h103239 ^ c_in__h103145 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2571 =
	     x__h103092 ^ c_in__h102998 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2573 =
	     x__h102945 ^ c_in__h102851 ;
  assign IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2575 =
	     x__h102798 ^ c_in__h102704 ;
  assign IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282 =
	     (_theResult___snd_fst__h114213 == 25'd0) ?
	       5'd6 :
	       (NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2148 ?
		  5'd31 :
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2280) ;
  assign IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2601 =
	     (x__h105954 | y__h105955) ?
	       { spliced_bits__h118365,
		 _theResult___snd_fst_BITS_24_TO_2___h118475 } :
	       { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30:23],
		 _theResult___snd_fst_BITS_23_TO_1___h118495 } ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51 =
	     SEXT_mac_b_BITS_7_TO_0____d2[0] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21 =
	     SEXT_mac_b_BITS_7_TO_0____d2[10] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18 =
	     SEXT_mac_b_BITS_7_TO_0____d2[11] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15 =
	     SEXT_mac_b_BITS_7_TO_0____d2[12] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12 =
	     SEXT_mac_b_BITS_7_TO_0____d2[13] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT_mac_ETC___d9 =
	     SEXT_mac_b_BITS_7_TO_0____d2[14] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN_op183_EL_ETC__q34 =
	     SEXT_mac_b_BITS_7_TO_0____d2[15] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48 =
	     SEXT_mac_b_BITS_7_TO_0____d2[1] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45 =
	     SEXT_mac_b_BITS_7_TO_0____d2[2] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42 =
	     SEXT_mac_b_BITS_7_TO_0____d2[3] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39 =
	     SEXT_mac_b_BITS_7_TO_0____d2[4] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36 =
	     SEXT_mac_b_BITS_7_TO_0____d2[5] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33 =
	     SEXT_mac_b_BITS_7_TO_0____d2[6] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30 =
	     SEXT_mac_b_BITS_7_TO_0____d2[7] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27 =
	     SEXT_mac_b_BITS_7_TO_0____d2[8] ? op1__h283 : 16'd0 ;
  assign IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24 =
	     SEXT_mac_b_BITS_7_TO_0____d2[9] ? op1__h283 : 16'd0 ;
  assign IF_mac_a_BIT_7_AND_mac_b_BIT_7_THEN_1_ELSE_0__q1 =
	     (mac_a[7] & mac_b[7]) ? 8'd1 : 8'd0 ;
  assign IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE_0__q2 =
	     (mac_a[7] ^ mac_b[7]) ? 8'd1 : 8'd0 ;
  assign IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700 =
	     (mac_b[14:7] == 8'd0) ? mac_b[14:7] : mantissa1__h72257 ;
  assign IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1782 =
	     { x__h87032 ^ c_in__h86938,
	       x__h86885 ^ c_in__h86791,
	       x__h86738 ^
	       IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q44[0] } ;
  assign IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1783 =
	     { x__h87326 ^ c_in__h87232,
	       x__h87179 ^ c_in__h87085,
	       IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1782 } ;
  assign IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1784 =
	     { x__h87620 ^ c_in__h87526,
	       x__h87473 ^ c_in__h87379,
	       IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1783 } ;
  assign IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328 =
	     mac_b[0] ? mantissa1__h72257 : 8'd0 ;
  assign IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325 =
	     mac_b[1] ? mantissa1__h72257 : 8'd0 ;
  assign IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389 =
	     mac_b[2] ? mantissa1__h72257 : 8'd0 ;
  assign IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451 =
	     mac_b[3] ? mantissa1__h72257 : 8'd0 ;
  assign IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513 =
	     mac_b[4] ? mantissa1__h72257 : 8'd0 ;
  assign IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575 =
	     mac_b[5] ? mantissa1__h72257 : 8'd0 ;
  assign IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637 =
	     mac_b[6] ? mantissa1__h72257 : 8'd0 ;
  assign IF_pr4346_BIT_0_AND_mac_c_BIT_0_THEN_1_ELSE_0__q37 =
	     (pr__h64346[0] & mac_c[0]) ? 32'd1 : 32'd0 ;
  assign IF_pr4346_BIT_0_XOR_mac_c_BIT_0_THEN_1_ELSE_0__q71 =
	     (pr__h64346[0] ^ mac_c[0]) ? 32'd1 : 32'd0 ;
  assign IF_x16171_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b_ETC__q68 =
	     (x__h116171 |
	      IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_x9678_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC__q63 =
	     (x__h99678 |
	      IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23]) ?
	       8'd1 :
	       8'd0 ;
  assign INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2338 =
	     { x__h117237 ^ c_in__h117144,
	       x__h117091 ^ c_in__h116998,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2337 } ;
  assign INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62 =
	     ~IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1894[30:23] ;
  assign INV_intermediate_mantissa201391__q65 =
	     ~intermediate_mantissa2__h101391 ;
  assign INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_236__ETC___d1887 =
	     { output_exponent__h99019, output_mantissa__h99020 } <=
	     mac_c[30:0] ;
  assign NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2148 =
	     x__h114185 ^ c_in__h114091 ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1218 =
	     { x__h65730 ^
	       IF_pr4346_BIT_0_AND_mac_c_BIT_0_THEN_1_ELSE_0__q37[0],
	       IF_pr4346_BIT_0_XOR_mac_c_BIT_0_THEN_1_ELSE_0__q71[0] } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1219 =
	     { x__h66024 ^ c_in__h65930,
	       x__h65877 ^ c_in__h65783,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1218 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1220 =
	     { x__h66318 ^ c_in__h66224,
	       x__h66171 ^ c_in__h66077,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1219 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1221 =
	     { x__h66612 ^ c_in__h66518,
	       x__h66465 ^ c_in__h66371,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1220 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1222 =
	     { x__h66906 ^ c_in__h66812,
	       x__h66759 ^ c_in__h66665,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1221 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1223 =
	     { x__h67200 ^ c_in__h67106,
	       x__h67053 ^ c_in__h66959,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1222 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1224 =
	     { x__h67494 ^ c_in__h67400,
	       x__h67347 ^ c_in__h67253,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1223 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1225 =
	     { x__h67788 ^ c_in__h67694,
	       x__h67641 ^ c_in__h67547,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1224 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1226 =
	     { x__h68082 ^ c_in__h67988,
	       x__h67935 ^ c_in__h67841,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1225 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1227 =
	     { x__h68376 ^ c_in__h68282,
	       x__h68229 ^ c_in__h68135,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1226 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1228 =
	     { x__h68670 ^ c_in__h68576,
	       x__h68523 ^ c_in__h68429,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1227 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1229 =
	     { x__h68964 ^ c_in__h68870,
	       x__h68817 ^ c_in__h68723,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1228 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1230 =
	     { x__h69258 ^ c_in__h69164,
	       x__h69111 ^ c_in__h69017,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1229 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1231 =
	     { x__h69552 ^ c_in__h69458,
	       x__h69405 ^ c_in__h69311,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1230 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1232 =
	     { x__h69846 ^ c_in__h69752,
	       x__h69699 ^ c_in__h69605,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1231 } ;
  assign SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1233 =
	     { x__h70140 ^ c_in__h70046,
	       x__h69993 ^ c_in__h69899,
	       SEXT_IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN__ETC___d1232 } ;
  assign SEXT_mac_b_BITS_7_TO_0____d2 =
	     { {8{mac_b_BITS_7_TO_0__q5[7]}}, mac_b_BITS_7_TO_0__q5 } ;
  assign _theResult___snd_fst_BITS_23_TO_0___h118238 =
	     { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2150,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2152,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2154,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2156,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2158,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2160,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2162,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2164,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2166,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2168,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2170,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2172,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2174,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2176,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2178,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2180,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2182,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2184,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2186,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2188,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2199 } ;
  assign _theResult___snd_fst_BITS_23_TO_1___h118495 =
	     { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2533,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2535,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2537,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2539,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2541,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2543,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2545,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2547,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2549,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2551,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2553,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2555,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2557,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2559,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2561,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2563,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2565,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2567,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2569,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2571,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2573,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2575,
	       x__h102651 } ;
  assign _theResult___snd_fst_BITS_24_TO_2___h118475 =
	     { x__h106032 ^ c_in__h105938,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2533,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2535,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2537,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2539,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2541,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2543,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2545,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2547,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2549,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2551,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2553,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2555,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2557,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2559,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2561,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2563,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2565,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2567,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2569,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2571,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2573,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2575 } ;
  assign _theResult___snd_fst__h114213 =
	     { NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2148,
	       _theResult___snd_fst_BITS_23_TO_0___h118238 } ;
  assign _theResult___snd_fst__h90437 =
	     { IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[15] ^
	       c_in__h90316,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[14] ^
	       c_in__h90170,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[13] ^
	       c_in__h90024,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[12] ^
	       c_in__h89878,
	       IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1876 } ;
  assign c_in__h100019 = x__h99887 | y__h99888 ;
  assign c_in__h100166 = x__h100035 | y__h100036 ;
  assign c_in__h100313 = x__h100182 | y__h100183 ;
  assign c_in__h100460 = x__h100329 | y__h100330 ;
  assign c_in__h100607 = x__h100476 | y__h100477 ;
  assign c_in__h100754 = x__h100623 | y__h100624 ;
  assign c_in__h102704 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[0] &
	     intermediate_mantissa2__h101391[1] ;
  assign c_in__h102851 = x__h102720 | y__h102721 ;
  assign c_in__h102998 = x__h102867 | y__h102868 ;
  assign c_in__h103145 = x__h103014 | y__h103015 ;
  assign c_in__h103292 = x__h103161 | y__h103162 ;
  assign c_in__h103439 = x__h103308 | y__h103309 ;
  assign c_in__h103586 = x__h103455 | y__h103456 ;
  assign c_in__h103733 = x__h103602 | y__h103603 ;
  assign c_in__h103880 = x__h103749 | y__h103750 ;
  assign c_in__h104027 = x__h103896 | y__h103897 ;
  assign c_in__h104174 = x__h104043 | y__h104044 ;
  assign c_in__h104321 = x__h104190 | y__h104191 ;
  assign c_in__h104468 = x__h104337 | y__h104338 ;
  assign c_in__h104615 = x__h104484 | y__h104485 ;
  assign c_in__h104762 = x__h104631 | y__h104632 ;
  assign c_in__h104909 = x__h104778 | y__h104779 ;
  assign c_in__h105056 = x__h104925 | y__h104926 ;
  assign c_in__h105203 = x__h105072 | y__h105073 ;
  assign c_in__h105350 = x__h105219 | y__h105220 ;
  assign c_in__h105497 = x__h105366 | y__h105367 ;
  assign c_in__h105644 = x__h105513 | y__h105514 ;
  assign c_in__h105791 = x__h105660 | y__h105661 ;
  assign c_in__h105938 = x__h105807 | y__h105808 ;
  assign c_in__h108305 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] &
	     IF_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_23_ETC__q61[0] ;
  assign c_in__h108451 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] &
	     c_in__h108305 ;
  assign c_in__h108597 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] &
	     c_in__h108451 ;
  assign c_in__h108743 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] &
	     c_in__h108597 ;
  assign c_in__h108889 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] &
	     c_in__h108743 ;
  assign c_in__h109035 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] &
	     c_in__h108889 ;
  assign c_in__h10920 = x__h10788 | y__h10789 ;
  assign c_in__h11067 = x__h10936 | y__h10937 ;
  assign c_in__h110857 = x__h110725 | y__h110726 ;
  assign c_in__h111004 = x__h110873 | y__h110874 ;
  assign c_in__h111151 = x__h111020 | y__h111021 ;
  assign c_in__h111298 = x__h111167 | y__h111168 ;
  assign c_in__h111445 = x__h111314 | y__h111315 ;
  assign c_in__h111592 = x__h111461 | y__h111462 ;
  assign c_in__h111739 = x__h111608 | y__h111609 ;
  assign c_in__h111886 = x__h111755 | y__h111756 ;
  assign c_in__h112033 = x__h111902 | y__h111903 ;
  assign c_in__h11214 = x__h11083 | y__h11084 ;
  assign c_in__h112180 = x__h112049 | y__h112050 ;
  assign c_in__h112327 = x__h112196 | y__h112197 ;
  assign c_in__h112474 = x__h112343 | y__h112344 ;
  assign c_in__h112621 = x__h112490 | y__h112491 ;
  assign c_in__h112768 = x__h112637 | y__h112638 ;
  assign c_in__h112915 = x__h112784 | y__h112785 ;
  assign c_in__h113062 = x__h112931 | y__h112932 ;
  assign c_in__h113209 = x__h113078 | y__h113079 ;
  assign c_in__h113356 = x__h113225 | y__h113226 ;
  assign c_in__h113503 = x__h113372 | y__h113373 ;
  assign c_in__h11361 = x__h11230 | y__h11231 ;
  assign c_in__h113650 = x__h113519 | y__h113520 ;
  assign c_in__h113797 = x__h113666 | y__h113667 ;
  assign c_in__h113944 = x__h113813 | y__h113814 ;
  assign c_in__h114091 = x__h113960 | y__h113961 ;
  assign c_in__h11508 = x__h11377 | y__h11378 ;
  assign c_in__h11655 = x__h11524 | y__h11525 ;
  assign c_in__h116706 = x__h116575 | y__h116576 ;
  assign c_in__h116852 = x__h116722 | y__h116723 ;
  assign c_in__h116998 = x__h116868 | y__h116869 ;
  assign c_in__h117144 = x__h117014 | y__h117015 ;
  assign c_in__h117291 = x__h117160 | y__h117161 ;
  assign c_in__h117438 = x__h117307 | y__h117308 ;
  assign c_in__h11802 = x__h11671 | y__h11672 ;
  assign c_in__h11949 = x__h11818 | y__h11819 ;
  assign c_in__h12096 = x__h11965 | y__h11966 ;
  assign c_in__h12243 = x__h12112 | y__h12113 ;
  assign c_in__h12390 = x__h12259 | y__h12260 ;
  assign c_in__h15019 = x__h14887 | y__h14888 ;
  assign c_in__h15166 = x__h15035 | y__h15036 ;
  assign c_in__h15313 = x__h15182 | y__h15183 ;
  assign c_in__h15460 = x__h15329 | y__h15330 ;
  assign c_in__h15607 = x__h15476 | y__h15477 ;
  assign c_in__h15754 = x__h15623 | y__h15624 ;
  assign c_in__h15901 = x__h15770 | y__h15771 ;
  assign c_in__h16048 = x__h15917 | y__h15918 ;
  assign c_in__h16195 = x__h16064 | y__h16065 ;
  assign c_in__h16342 = x__h16211 | y__h16212 ;
  assign c_in__h19118 = x__h18986 | y__h18987 ;
  assign c_in__h19265 = x__h19134 | y__h19135 ;
  assign c_in__h19412 = x__h19281 | y__h19282 ;
  assign c_in__h19559 = x__h19428 | y__h19429 ;
  assign c_in__h19706 = x__h19575 | y__h19576 ;
  assign c_in__h19853 = x__h19722 | y__h19723 ;
  assign c_in__h20000 = x__h19869 | y__h19870 ;
  assign c_in__h20147 = x__h20016 | y__h20017 ;
  assign c_in__h20294 = x__h20163 | y__h20164 ;
  assign c_in__h23217 = x__h23085 | y__h23086 ;
  assign c_in__h23364 = x__h23233 | y__h23234 ;
  assign c_in__h23511 = x__h23380 | y__h23381 ;
  assign c_in__h23658 = x__h23527 | y__h23528 ;
  assign c_in__h23805 = x__h23674 | y__h23675 ;
  assign c_in__h23952 = x__h23821 | y__h23822 ;
  assign c_in__h24099 = x__h23968 | y__h23969 ;
  assign c_in__h24246 = x__h24115 | y__h24116 ;
  assign c_in__h2722 = x__h2590 | y__h2591 ;
  assign c_in__h27316 = x__h27184 | y__h27185 ;
  assign c_in__h27463 = x__h27332 | y__h27333 ;
  assign c_in__h27610 = x__h27479 | y__h27480 ;
  assign c_in__h27757 = x__h27626 | y__h27627 ;
  assign c_in__h27904 = x__h27773 | y__h27774 ;
  assign c_in__h28051 = x__h27920 | y__h27921 ;
  assign c_in__h28198 = x__h28067 | y__h28068 ;
  assign c_in__h2869 = x__h2738 | y__h2739 ;
  assign c_in__h3016 = x__h2885 | y__h2886 ;
  assign c_in__h31415 = x__h31283 | y__h31284 ;
  assign c_in__h31562 = x__h31431 | y__h31432 ;
  assign c_in__h3163 = x__h3032 | y__h3033 ;
  assign c_in__h31709 = x__h31578 | y__h31579 ;
  assign c_in__h31856 = x__h31725 | y__h31726 ;
  assign c_in__h32003 = x__h31872 | y__h31873 ;
  assign c_in__h32150 = x__h32019 | y__h32020 ;
  assign c_in__h3310 = x__h3179 | y__h3180 ;
  assign c_in__h3457 = x__h3326 | y__h3327 ;
  assign c_in__h35514 = x__h35382 | y__h35383 ;
  assign c_in__h35661 = x__h35530 | y__h35531 ;
  assign c_in__h35808 = x__h35677 | y__h35678 ;
  assign c_in__h35955 = x__h35824 | y__h35825 ;
  assign c_in__h3604 = x__h3473 | y__h3474 ;
  assign c_in__h36102 = x__h35971 | y__h35972 ;
  assign c_in__h3751 = x__h3620 | y__h3621 ;
  assign c_in__h3898 = x__h3767 | y__h3768 ;
  assign c_in__h39613 = x__h39481 | y__h39482 ;
  assign c_in__h39760 = x__h39629 | y__h39630 ;
  assign c_in__h39907 = x__h39776 | y__h39777 ;
  assign c_in__h40054 = x__h39923 | y__h39924 ;
  assign c_in__h4045 = x__h3914 | y__h3915 ;
  assign c_in__h4192 = x__h4061 | y__h4062 ;
  assign c_in__h4339 = x__h4208 | y__h4209 ;
  assign c_in__h43712 = x__h43580 | y__h43581 ;
  assign c_in__h43859 = x__h43728 | y__h43729 ;
  assign c_in__h44006 = x__h43875 | y__h43876 ;
  assign c_in__h4486 = x__h4355 | y__h4356 ;
  assign c_in__h47811 = x__h47679 | y__h47680 ;
  assign c_in__h47958 = x__h47827 | y__h47828 ;
  assign c_in__h51910 = x__h51778 | y__h51779 ;
  assign c_in__h65783 = x__h65651 | y__h65652 ;
  assign c_in__h65930 = x__h65799 | y__h65800 ;
  assign c_in__h66077 = x__h65946 | y__h65947 ;
  assign c_in__h66224 = x__h66093 | y__h66094 ;
  assign c_in__h66371 = x__h66240 | y__h66241 ;
  assign c_in__h66518 = x__h66387 | y__h66388 ;
  assign c_in__h66665 = x__h66534 | y__h66535 ;
  assign c_in__h66812 = x__h66681 | y__h66682 ;
  assign c_in__h66959 = x__h66828 | y__h66829 ;
  assign c_in__h67106 = x__h66975 | y__h66976 ;
  assign c_in__h67253 = x__h67122 | y__h67123 ;
  assign c_in__h67400 = x__h67269 | y__h67270 ;
  assign c_in__h67547 = x__h67416 | y__h67417 ;
  assign c_in__h67694 = x__h67563 | y__h67564 ;
  assign c_in__h67841 = x__h67710 | y__h67711 ;
  assign c_in__h67988 = x__h67857 | y__h67858 ;
  assign c_in__h68135 = x__h68004 | y__h68005 ;
  assign c_in__h6821 = x__h6689 | y__h6690 ;
  assign c_in__h68282 = x__h68151 | y__h68152 ;
  assign c_in__h68429 = x__h68298 | y__h68299 ;
  assign c_in__h68576 = x__h68445 | y__h68446 ;
  assign c_in__h68723 = x__h68592 | y__h68593 ;
  assign c_in__h68870 = x__h68739 | y__h68740 ;
  assign c_in__h69017 = x__h68886 | y__h68887 ;
  assign c_in__h69164 = x__h69033 | y__h69034 ;
  assign c_in__h69311 = x__h69180 | y__h69181 ;
  assign c_in__h69458 = x__h69327 | y__h69328 ;
  assign c_in__h69605 = x__h69474 | y__h69475 ;
  assign c_in__h6968 = x__h6837 | y__h6838 ;
  assign c_in__h69752 = x__h69621 | y__h69622 ;
  assign c_in__h69899 = x__h69768 | y__h69769 ;
  assign c_in__h70046 = x__h69915 | y__h69916 ;
  assign c_in__h7115 = x__h6984 | y__h6985 ;
  assign c_in__h7262 = x__h7131 | y__h7132 ;
  assign c_in__h73910 = x__h73778 | y__h73779 ;
  assign c_in__h74057 = x__h73926 | y__h73927 ;
  assign c_in__h7409 = x__h7278 | y__h7279 ;
  assign c_in__h74204 = x__h74073 | y__h74074 ;
  assign c_in__h74351 = x__h74220 | y__h74221 ;
  assign c_in__h74498 = x__h74367 | y__h74368 ;
  assign c_in__h74645 = x__h74514 | y__h74515 ;
  assign c_in__h7556 = x__h7425 | y__h7426 ;
  assign c_in__h76057 = x__h75925 | y__h75926 ;
  assign c_in__h76204 = x__h76073 | y__h76074 ;
  assign c_in__h76351 = x__h76220 | y__h76221 ;
  assign c_in__h76498 = x__h76367 | y__h76368 ;
  assign c_in__h76645 = x__h76514 | y__h76515 ;
  assign c_in__h76792 = x__h76661 | y__h76662 ;
  assign c_in__h7703 = x__h7572 | y__h7573 ;
  assign c_in__h78204 = x__h78072 | y__h78073 ;
  assign c_in__h78351 = x__h78220 | y__h78221 ;
  assign c_in__h78498 = x__h78367 | y__h78368 ;
  assign c_in__h7850 = x__h7719 | y__h7720 ;
  assign c_in__h78645 = x__h78514 | y__h78515 ;
  assign c_in__h78792 = x__h78661 | y__h78662 ;
  assign c_in__h78939 = x__h78808 | y__h78809 ;
  assign c_in__h7997 = x__h7866 | y__h7867 ;
  assign c_in__h80351 = x__h80219 | y__h80220 ;
  assign c_in__h80498 = x__h80367 | y__h80368 ;
  assign c_in__h80645 = x__h80514 | y__h80515 ;
  assign c_in__h80792 = x__h80661 | y__h80662 ;
  assign c_in__h80939 = x__h80808 | y__h80809 ;
  assign c_in__h81086 = x__h80955 | y__h80956 ;
  assign c_in__h8144 = x__h8013 | y__h8014 ;
  assign c_in__h82498 = x__h82366 | y__h82367 ;
  assign c_in__h82645 = x__h82514 | y__h82515 ;
  assign c_in__h82792 = x__h82661 | y__h82662 ;
  assign c_in__h8291 = x__h8160 | y__h8161 ;
  assign c_in__h82939 = x__h82808 | y__h82809 ;
  assign c_in__h83086 = x__h82955 | y__h82956 ;
  assign c_in__h83233 = x__h83102 | y__h83103 ;
  assign c_in__h8438 = x__h8307 | y__h8308 ;
  assign c_in__h84645 = x__h84513 | y__h84514 ;
  assign c_in__h84792 = x__h84661 | y__h84662 ;
  assign c_in__h84939 = x__h84808 | y__h84809 ;
  assign c_in__h85086 = x__h84955 | y__h84956 ;
  assign c_in__h85233 = x__h85102 | y__h85103 ;
  assign c_in__h85380 = x__h85249 | y__h85250 ;
  assign c_in__h86791 = x__h86659 | y__h86660 ;
  assign c_in__h86938 = x__h86807 | y__h86808 ;
  assign c_in__h87085 = x__h86954 | y__h86955 ;
  assign c_in__h87232 = x__h87101 | y__h87102 ;
  assign c_in__h87379 = x__h87248 | y__h87249 ;
  assign c_in__h87526 = x__h87395 | y__h87396 ;
  assign c_in__h89586 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[9] &
	     IF_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_1_ETC__q55[0] ;
  assign c_in__h89732 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[10] &
	     c_in__h89586 ;
  assign c_in__h89878 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[11] &
	     c_in__h89732 ;
  assign c_in__h90024 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[12] &
	     c_in__h89878 ;
  assign c_in__h90170 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[13] &
	     c_in__h90024 ;
  assign c_in__h90316 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[14] &
	     c_in__h90170 ;
  assign c_in__h91556 = x__h91425 | y__h91426 ;
  assign c_in__h91702 = x__h91572 | y__h91573 ;
  assign c_in__h91848 = x__h91718 | y__h91719 ;
  assign c_in__h91994 = x__h91864 | y__h91865 ;
  assign c_in__h92140 = x__h92010 | y__h92011 ;
  assign c_in__h92286 = x__h92156 | y__h92157 ;
  assign c_in__h93545 =
	     x__h93396 &
	     IF_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE__ETC__q3[0] ;
  assign c_in__h93691 = x__h93543 & c_in__h93545 ;
  assign c_in__h93837 = x__h93689 & c_in__h93691 ;
  assign c_in__h93983 = x__h93835 & c_in__h93837 ;
  assign c_in__h94129 = x__h93981 & c_in__h93983 ;
  assign c_in__h94275 = x__h94127 & c_in__h94129 ;
  assign c_in__h95535 =
	     x__h95386 &
	     IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q46[0] ;
  assign c_in__h95681 = x__h95533 & c_in__h95535 ;
  assign c_in__h95827 = x__h95679 & c_in__h95681 ;
  assign c_in__h95973 = x__h95825 & c_in__h95827 ;
  assign c_in__h96119 = x__h95971 & c_in__h95973 ;
  assign c_in__h96265 = x__h96117 & c_in__h96119 ;
  assign c_in__h97654 =
	     x__h97505 &
	     IF_IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_TH_ETC__q57[0] ;
  assign c_in__h97800 = x__h97652 & c_in__h97654 ;
  assign c_in__h97946 = x__h97798 & c_in__h97800 ;
  assign c_in__h98092 = x__h97944 & c_in__h97946 ;
  assign c_in__h98238 = x__h98090 & c_in__h98092 ;
  assign c_in__h98384 = x__h98236 & c_in__h98238 ;
  assign carry_out__h88941 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[15] &
	     c_in__h90316 ;
  assign exponent_diff__h101390 =
	     { x__h100848 ^ c_in__h100754,
	       x__h100701 ^ c_in__h100607,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1978 } ;
  assign intermediate_mantissa2__h101391 =
	     mantissa2__h99324 >> exponent_diff__h101390 ;
  assign mac_a_BITS_7_TO_0__q4 = mac_a[7:0] ;
  assign mac_a_BIT_10_261_XOR_mac_b_BIT_10_240_292_XOR__ETC___d1860 =
	     { x__h97798 ^ c_in__h97800,
	       x__h97652 ^ c_in__h97654,
	       mac_a_BIT_8_249_XOR_mac_b_BIT_8_242_296_XOR_IF_ETC___d1859 } ;
  assign mac_a_BIT_12_273_XOR_mac_b_BIT_12_238_288_XOR__ETC___d1861 =
	     { x__h98090 ^ c_in__h98092,
	       x__h97944 ^ c_in__h97946,
	       mac_a_BIT_10_261_XOR_mac_b_BIT_10_240_292_XOR__ETC___d1860 } ;
  assign mac_a_BIT_8_249_XOR_mac_b_BIT_8_242_296_XOR_IF_ETC___d1859 =
	     { x__h97505 ^
	       IF_IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_TH_ETC__q57[0],
	       IF_IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_TH_ETC__q58[0] } ;
  assign mac_b_BITS_7_TO_0__q5 = mac_b[7:0] ;
  assign mantissa1__h72257 = { mac_a[14:7] != 8'd0, mac_a[6:0] } ;
  assign mantissa2__h99324 =
	     { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1894[30:23] !=
	       8'd0,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1894[22:0],
	       1'b0 } ;
  assign op1__h283 =
	     { {8{mac_a_BITS_7_TO_0__q4[7]}}, mac_a_BITS_7_TO_0__q4 } ;
  assign output_exponent__h99019 =
	     { x__h98477 ^ c_in__h98384,
	       x__h98236 ^ c_in__h98238,
	       mac_a_BIT_12_273_XOR_mac_b_BIT_12_238_288_XOR__ETC___d1861 } ;
  assign output_mantissa__h99020 = { x__h99086, 8'd0 } ;
  assign output_sign__h72254 = mac_a[15] ^ mac_b[15] ;
  assign pr__h64346 = { {16{v__h280[15]}}, v__h280 } ;
  assign spliced_bits__h118129 =
	     { x__h117531 ^ c_in__h117438,
	       x__h117384 ^ c_in__h117291,
	       INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2338 } ;
  assign spliced_bits__h118365 =
	     { IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30] ^
	       c_in__h109035,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] ^
	       c_in__h108889,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] ^
	       c_in__h108743,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] ^
	       c_in__h108597,
	       IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d2527 } ;
  assign sub_mantissa_shift__h115815 =
	     (_theResult___snd_fst__h114213 == 25'd0) ?
	       5'd25 :
	       (NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC___d2148 ?
		  5'd0 :
		  IF_0_CONCAT_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC___d2362) ;
  assign temp_val_BIT_7___h89373 = x__h87542 | y__h87543 ;
  assign temp_val__h88199 =
	     { temp_val_BIT_7___h89373,
	       IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1784 } ;
  assign theResult___snd_fst_BITS_23_TO_0_18238_SL_sub__ETC__q72 =
	     _theResult___snd_fst_BITS_23_TO_0___h118238 <<
	     sub_mantissa_shift__h115815 ;
  assign v__h280 =
	     { IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_15_THEN_op183_ETC__q35[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT__ETC__q36[0],
	       IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC___d933 } ;
  assign v__h72231 =
	     { output_sign__h72254,
	       output_exponent__h99019,
	       output_mantissa__h99020 } ;
  assign v__h72262 =
	     { temp_val__h88199,
	       IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC___d1813 } ;
  assign x__h100035 = x__h100037 | y__h100038 ;
  assign x__h100037 =
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[2] &
	     c_in__h100019 ;
  assign x__h100113 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] ^
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[2] ;
  assign x__h100182 = x__h100184 | y__h100185 ;
  assign x__h100184 =
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[3] &
	     c_in__h100166 ;
  assign x__h100260 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] ^
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[3] ;
  assign x__h100329 = x__h100331 | y__h100332 ;
  assign x__h100331 =
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[4] &
	     c_in__h100313 ;
  assign x__h100407 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] ^
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[4] ;
  assign x__h100476 = x__h100478 | y__h100479 ;
  assign x__h100478 =
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[5] &
	     c_in__h100460 ;
  assign x__h100554 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] ^
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[5] ;
  assign x__h100623 = x__h100625 | y__h100626 ;
  assign x__h100625 =
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[6] &
	     c_in__h100607 ;
  assign x__h100701 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] ^
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[6] ;
  assign x__h100848 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30] ^
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[7] ;
  assign x__h102651 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[0] ^
	     intermediate_mantissa2__h101391[1] ;
  assign x__h102720 = x__h102722 | y__h102723 ;
  assign x__h102722 = intermediate_mantissa2__h101391[2] & c_in__h102704 ;
  assign x__h102798 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[1] ^
	     intermediate_mantissa2__h101391[2] ;
  assign x__h102867 = x__h102869 | y__h102870 ;
  assign x__h102869 = intermediate_mantissa2__h101391[3] & c_in__h102851 ;
  assign x__h102945 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[2] ^
	     intermediate_mantissa2__h101391[3] ;
  assign x__h103014 = x__h103016 | y__h103017 ;
  assign x__h103016 = intermediate_mantissa2__h101391[4] & c_in__h102998 ;
  assign x__h103092 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[3] ^
	     intermediate_mantissa2__h101391[4] ;
  assign x__h103161 = x__h103163 | y__h103164 ;
  assign x__h103163 = intermediate_mantissa2__h101391[5] & c_in__h103145 ;
  assign x__h103239 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[4] ^
	     intermediate_mantissa2__h101391[5] ;
  assign x__h103308 = x__h103310 | y__h103311 ;
  assign x__h103310 = intermediate_mantissa2__h101391[6] & c_in__h103292 ;
  assign x__h103386 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[5] ^
	     intermediate_mantissa2__h101391[6] ;
  assign x__h103455 = x__h103457 | y__h103458 ;
  assign x__h103457 = intermediate_mantissa2__h101391[7] & c_in__h103439 ;
  assign x__h103533 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[6] ^
	     intermediate_mantissa2__h101391[7] ;
  assign x__h103602 = x__h103604 | y__h103605 ;
  assign x__h103604 = intermediate_mantissa2__h101391[8] & c_in__h103586 ;
  assign x__h103680 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[7] ^
	     intermediate_mantissa2__h101391[8] ;
  assign x__h103749 = x__h103751 | y__h103752 ;
  assign x__h103751 = intermediate_mantissa2__h101391[9] & c_in__h103733 ;
  assign x__h103827 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[8] ^
	     intermediate_mantissa2__h101391[9] ;
  assign x__h103896 = x__h103898 | y__h103899 ;
  assign x__h103898 = intermediate_mantissa2__h101391[10] & c_in__h103880 ;
  assign x__h103974 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[9] ^
	     intermediate_mantissa2__h101391[10] ;
  assign x__h104043 = x__h104045 | y__h104046 ;
  assign x__h104045 = intermediate_mantissa2__h101391[11] & c_in__h104027 ;
  assign x__h104121 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[10] ^
	     intermediate_mantissa2__h101391[11] ;
  assign x__h104190 = x__h104192 | y__h104193 ;
  assign x__h104192 = intermediate_mantissa2__h101391[12] & c_in__h104174 ;
  assign x__h104268 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[11] ^
	     intermediate_mantissa2__h101391[12] ;
  assign x__h104337 = x__h104339 | y__h104340 ;
  assign x__h104339 = intermediate_mantissa2__h101391[13] & c_in__h104321 ;
  assign x__h104415 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[12] ^
	     intermediate_mantissa2__h101391[13] ;
  assign x__h104484 = x__h104486 | y__h104487 ;
  assign x__h104486 = intermediate_mantissa2__h101391[14] & c_in__h104468 ;
  assign x__h104562 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[13] ^
	     intermediate_mantissa2__h101391[14] ;
  assign x__h104631 = x__h104633 | y__h104634 ;
  assign x__h104633 = intermediate_mantissa2__h101391[15] & c_in__h104615 ;
  assign x__h104709 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[14] ^
	     intermediate_mantissa2__h101391[15] ;
  assign x__h104778 = x__h104780 | y__h104781 ;
  assign x__h104780 = intermediate_mantissa2__h101391[16] & c_in__h104762 ;
  assign x__h104856 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[15] ^
	     intermediate_mantissa2__h101391[16] ;
  assign x__h104925 = x__h104927 | y__h104928 ;
  assign x__h104927 = intermediate_mantissa2__h101391[17] & c_in__h104909 ;
  assign x__h105003 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[16] ^
	     intermediate_mantissa2__h101391[17] ;
  assign x__h105072 = x__h105074 | y__h105075 ;
  assign x__h105074 = intermediate_mantissa2__h101391[18] & c_in__h105056 ;
  assign x__h105150 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[17] ^
	     intermediate_mantissa2__h101391[18] ;
  assign x__h105219 = x__h105221 | y__h105222 ;
  assign x__h105221 = intermediate_mantissa2__h101391[19] & c_in__h105203 ;
  assign x__h105297 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[18] ^
	     intermediate_mantissa2__h101391[19] ;
  assign x__h105366 = x__h105368 | y__h105369 ;
  assign x__h105368 = intermediate_mantissa2__h101391[20] & c_in__h105350 ;
  assign x__h105444 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[19] ^
	     intermediate_mantissa2__h101391[20] ;
  assign x__h105513 = x__h105515 | y__h105516 ;
  assign x__h105515 = intermediate_mantissa2__h101391[21] & c_in__h105497 ;
  assign x__h105591 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[20] ^
	     intermediate_mantissa2__h101391[21] ;
  assign x__h105660 = x__h105662 | y__h105663 ;
  assign x__h105662 = intermediate_mantissa2__h101391[22] & c_in__h105644 ;
  assign x__h105738 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[21] ^
	     intermediate_mantissa2__h101391[22] ;
  assign x__h105807 = x__h105809 | y__h105810 ;
  assign x__h105809 = intermediate_mantissa2__h101391[23] & c_in__h105791 ;
  assign x__h105885 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[22] ^
	     intermediate_mantissa2__h101391[23] ;
  assign x__h105954 = x__h105956 | y__h105957 ;
  assign x__h105956 = intermediate_mantissa2__h101391[24] & c_in__h105938 ;
  assign x__h106032 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30:23] !=
	     8'd0 ^
	     intermediate_mantissa2__h101391[24] ;
  assign x__h10788 = x__h10790 | y__h10791 ;
  assign x__h10790 =
	     y__h10771 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q8[0] ;
  assign x__h10867 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[1] ^
	     y__h10771 ;
  assign x__h10936 = x__h10938 | y__h10939 ;
  assign x__h10938 = y__h10919 & c_in__h10920 ;
  assign x__h11014 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[2] ^
	     y__h10919 ;
  assign x__h110725 = x__h110727 | y__h110728 ;
  assign x__h110727 =
	     INV_intermediate_mantissa201391__q65[1] &
	     IF_INV_intermediate_mantissa2013915_BIT_0_THEN_ETC__q66[0] ;
  assign x__h110804 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[0] ^
	     INV_intermediate_mantissa201391__q65[1] ;
  assign x__h11083 = x__h11085 | y__h11086 ;
  assign x__h11085 = y__h11066 & c_in__h11067 ;
  assign x__h110873 = x__h110875 | y__h110876 ;
  assign x__h110875 =
	     INV_intermediate_mantissa201391__q65[2] & c_in__h110857 ;
  assign x__h110951 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[1] ^
	     INV_intermediate_mantissa201391__q65[2] ;
  assign x__h111020 = x__h111022 | y__h111023 ;
  assign x__h111022 =
	     INV_intermediate_mantissa201391__q65[3] & c_in__h111004 ;
  assign x__h111098 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[2] ^
	     INV_intermediate_mantissa201391__q65[3] ;
  assign x__h111167 = x__h111169 | y__h111170 ;
  assign x__h111169 =
	     INV_intermediate_mantissa201391__q65[4] & c_in__h111151 ;
  assign x__h111245 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[3] ^
	     INV_intermediate_mantissa201391__q65[4] ;
  assign x__h111314 = x__h111316 | y__h111317 ;
  assign x__h111316 =
	     INV_intermediate_mantissa201391__q65[5] & c_in__h111298 ;
  assign x__h111392 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[4] ^
	     INV_intermediate_mantissa201391__q65[5] ;
  assign x__h111461 = x__h111463 | y__h111464 ;
  assign x__h111463 =
	     INV_intermediate_mantissa201391__q65[6] & c_in__h111445 ;
  assign x__h111539 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[5] ^
	     INV_intermediate_mantissa201391__q65[6] ;
  assign x__h111608 = x__h111610 | y__h111611 ;
  assign x__h11161 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[3] ^
	     y__h11066 ;
  assign x__h111610 =
	     INV_intermediate_mantissa201391__q65[7] & c_in__h111592 ;
  assign x__h111686 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[6] ^
	     INV_intermediate_mantissa201391__q65[7] ;
  assign x__h111755 = x__h111757 | y__h111758 ;
  assign x__h111757 =
	     INV_intermediate_mantissa201391__q65[8] & c_in__h111739 ;
  assign x__h111833 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[7] ^
	     INV_intermediate_mantissa201391__q65[8] ;
  assign x__h111902 = x__h111904 | y__h111905 ;
  assign x__h111904 =
	     INV_intermediate_mantissa201391__q65[9] & c_in__h111886 ;
  assign x__h111980 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[8] ^
	     INV_intermediate_mantissa201391__q65[9] ;
  assign x__h112049 = x__h112051 | y__h112052 ;
  assign x__h112051 =
	     INV_intermediate_mantissa201391__q65[10] & c_in__h112033 ;
  assign x__h112127 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[9] ^
	     INV_intermediate_mantissa201391__q65[10] ;
  assign x__h112196 = x__h112198 | y__h112199 ;
  assign x__h112198 =
	     INV_intermediate_mantissa201391__q65[11] & c_in__h112180 ;
  assign x__h112274 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[10] ^
	     INV_intermediate_mantissa201391__q65[11] ;
  assign x__h11230 = x__h11232 | y__h11233 ;
  assign x__h11232 = y__h11213 & c_in__h11214 ;
  assign x__h112343 = x__h112345 | y__h112346 ;
  assign x__h112345 =
	     INV_intermediate_mantissa201391__q65[12] & c_in__h112327 ;
  assign x__h112421 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[11] ^
	     INV_intermediate_mantissa201391__q65[12] ;
  assign x__h112490 = x__h112492 | y__h112493 ;
  assign x__h112492 =
	     INV_intermediate_mantissa201391__q65[13] & c_in__h112474 ;
  assign x__h112568 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[12] ^
	     INV_intermediate_mantissa201391__q65[13] ;
  assign x__h112637 = x__h112639 | y__h112640 ;
  assign x__h112639 =
	     INV_intermediate_mantissa201391__q65[14] & c_in__h112621 ;
  assign x__h112715 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[13] ^
	     INV_intermediate_mantissa201391__q65[14] ;
  assign x__h112784 = x__h112786 | y__h112787 ;
  assign x__h112786 =
	     INV_intermediate_mantissa201391__q65[15] & c_in__h112768 ;
  assign x__h112862 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[14] ^
	     INV_intermediate_mantissa201391__q65[15] ;
  assign x__h112931 = x__h112933 | y__h112934 ;
  assign x__h112933 =
	     INV_intermediate_mantissa201391__q65[16] & c_in__h112915 ;
  assign x__h113009 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[15] ^
	     INV_intermediate_mantissa201391__q65[16] ;
  assign x__h113078 = x__h113080 | y__h113081 ;
  assign x__h11308 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[4] ^
	     y__h11213 ;
  assign x__h113080 =
	     INV_intermediate_mantissa201391__q65[17] & c_in__h113062 ;
  assign x__h113156 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[16] ^
	     INV_intermediate_mantissa201391__q65[17] ;
  assign x__h113225 = x__h113227 | y__h113228 ;
  assign x__h113227 =
	     INV_intermediate_mantissa201391__q65[18] & c_in__h113209 ;
  assign x__h113303 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[17] ^
	     INV_intermediate_mantissa201391__q65[18] ;
  assign x__h113372 = x__h113374 | y__h113375 ;
  assign x__h113374 =
	     INV_intermediate_mantissa201391__q65[19] & c_in__h113356 ;
  assign x__h113450 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[18] ^
	     INV_intermediate_mantissa201391__q65[19] ;
  assign x__h113519 = x__h113521 | y__h113522 ;
  assign x__h113521 =
	     INV_intermediate_mantissa201391__q65[20] & c_in__h113503 ;
  assign x__h113597 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[19] ^
	     INV_intermediate_mantissa201391__q65[20] ;
  assign x__h113666 = x__h113668 | y__h113669 ;
  assign x__h113668 =
	     INV_intermediate_mantissa201391__q65[21] & c_in__h113650 ;
  assign x__h113744 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[20] ^
	     INV_intermediate_mantissa201391__q65[21] ;
  assign x__h11377 = x__h11379 | y__h11380 ;
  assign x__h11379 = y__h11360 & c_in__h11361 ;
  assign x__h113813 = x__h113815 | y__h113816 ;
  assign x__h113815 =
	     INV_intermediate_mantissa201391__q65[22] & c_in__h113797 ;
  assign x__h113891 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[21] ^
	     INV_intermediate_mantissa201391__q65[22] ;
  assign x__h113960 = x__h113962 | y__h113963 ;
  assign x__h113962 =
	     INV_intermediate_mantissa201391__q65[23] & c_in__h113944 ;
  assign x__h114038 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[22] ^
	     INV_intermediate_mantissa201391__q65[23] ;
  assign x__h114185 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30:23] !=
	     8'd0 ^
	     INV_intermediate_mantissa201391__q65[24] ;
  assign x__h11455 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[5] ^
	     y__h11360 ;
  assign x__h11524 = x__h11526 | y__h11527 ;
  assign x__h11526 = y__h11507 & c_in__h11508 ;
  assign x__h11602 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[6] ^
	     y__h11507 ;
  assign x__h116171 =
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[0] |
	     y__h116174 ;
  assign x__h116575 = x__h116577 | y__h116578 ;
  assign x__h116577 =
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[1] &
	     IF_x16171_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b_ETC__q68[0] ;
  assign x__h116653 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] ^
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[1] ;
  assign x__h11671 = x__h11673 | y__h11674 ;
  assign x__h116722 = x__h116724 | y__h116725 ;
  assign x__h116724 =
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[2] &
	     c_in__h116706 ;
  assign x__h11673 = y__h11654 & c_in__h11655 ;
  assign x__h116799 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] ^
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[2] ;
  assign x__h116868 = x__h116870 | y__h116871 ;
  assign x__h116870 =
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[3] &
	     c_in__h116852 ;
  assign x__h116945 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] ^
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[3] ;
  assign x__h117014 = x__h117016 | y__h117017 ;
  assign x__h117016 =
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[4] &
	     c_in__h116998 ;
  assign x__h117091 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] ^
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[4] ;
  assign x__h117160 =
	     c_in__h117144 |
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] ;
  assign x__h117237 =
	     ~IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] ;
  assign x__h117307 =
	     c_in__h117291 |
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] ;
  assign x__h117384 =
	     ~IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] ;
  assign x__h11749 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[7] ^
	     y__h11654 ;
  assign x__h117531 =
	     ~IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30] ;
  assign x__h11818 = x__h11820 | y__h11821 ;
  assign x__h11820 = y__h11801 & c_in__h11802 ;
  assign x__h11896 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[8] ^
	     y__h11801 ;
  assign x__h11965 = x__h11967 | y__h11968 ;
  assign x__h11967 = y__h11948 & c_in__h11949 ;
  assign x__h12043 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[9] ^
	     y__h11948 ;
  assign x__h12112 = x__h12114 | y__h12115 ;
  assign x__h12114 = y__h12095 & c_in__h12096 ;
  assign x__h12190 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[10] ^
	     y__h12095 ;
  assign x__h12259 = x__h12261 | y__h12262 ;
  assign x__h12261 = y__h12242 & c_in__h12243 ;
  assign x__h12337 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[11] ^
	     y__h12242 ;
  assign x__h12484 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[12] ^
	     y__h12389 ;
  assign x__h14887 = x__h14889 | y__h14890 ;
  assign x__h14889 =
	     y__h14870 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q9[0] ;
  assign x__h14966 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[1] ^
	     y__h14870 ;
  assign x__h15035 = x__h15037 | y__h15038 ;
  assign x__h15037 = y__h15018 & c_in__h15019 ;
  assign x__h15113 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[2] ^
	     y__h15018 ;
  assign x__h15182 = x__h15184 | y__h15185 ;
  assign x__h15184 = y__h15165 & c_in__h15166 ;
  assign x__h15260 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[3] ^
	     y__h15165 ;
  assign x__h15329 = x__h15331 | y__h15332 ;
  assign x__h15331 = y__h15312 & c_in__h15313 ;
  assign x__h15407 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[4] ^
	     y__h15312 ;
  assign x__h15476 = x__h15478 | y__h15479 ;
  assign x__h15478 = y__h15459 & c_in__h15460 ;
  assign x__h15554 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[5] ^
	     y__h15459 ;
  assign x__h15623 = x__h15625 | y__h15626 ;
  assign x__h15625 = y__h15606 & c_in__h15607 ;
  assign x__h15701 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[6] ^
	     y__h15606 ;
  assign x__h15770 = x__h15772 | y__h15773 ;
  assign x__h15772 = y__h15753 & c_in__h15754 ;
  assign x__h15848 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[7] ^
	     y__h15753 ;
  assign x__h15917 = x__h15919 | y__h15920 ;
  assign x__h15919 = y__h15900 & c_in__h15901 ;
  assign x__h15995 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[8] ^
	     y__h15900 ;
  assign x__h16064 = x__h16066 | y__h16067 ;
  assign x__h16066 = y__h16047 & c_in__h16048 ;
  assign x__h16142 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[9] ^
	     y__h16047 ;
  assign x__h16211 = x__h16213 | y__h16214 ;
  assign x__h16213 = y__h16194 & c_in__h16195 ;
  assign x__h16289 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[10] ^
	     y__h16194 ;
  assign x__h16436 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[11] ^
	     y__h16341 ;
  assign x__h18986 = x__h18988 | y__h18989 ;
  assign x__h18988 =
	     y__h18969 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q10[0] ;
  assign x__h19065 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[1] ^
	     y__h18969 ;
  assign x__h19134 = x__h19136 | y__h19137 ;
  assign x__h19136 = y__h19117 & c_in__h19118 ;
  assign x__h19212 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[2] ^
	     y__h19117 ;
  assign x__h19281 = x__h19283 | y__h19284 ;
  assign x__h19283 = y__h19264 & c_in__h19265 ;
  assign x__h19359 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[3] ^
	     y__h19264 ;
  assign x__h19428 = x__h19430 | y__h19431 ;
  assign x__h19430 = y__h19411 & c_in__h19412 ;
  assign x__h19506 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[4] ^
	     y__h19411 ;
  assign x__h19575 = x__h19577 | y__h19578 ;
  assign x__h19577 = y__h19558 & c_in__h19559 ;
  assign x__h19653 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[5] ^
	     y__h19558 ;
  assign x__h19722 = x__h19724 | y__h19725 ;
  assign x__h19724 = y__h19705 & c_in__h19706 ;
  assign x__h19800 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[6] ^
	     y__h19705 ;
  assign x__h19869 = x__h19871 | y__h19872 ;
  assign x__h19871 = y__h19852 & c_in__h19853 ;
  assign x__h19947 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[7] ^
	     y__h19852 ;
  assign x__h20016 = x__h20018 | y__h20019 ;
  assign x__h20018 = y__h19999 & c_in__h20000 ;
  assign x__h20094 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[8] ^
	     y__h19999 ;
  assign x__h20163 = x__h20165 | y__h20166 ;
  assign x__h20165 = y__h20146 & c_in__h20147 ;
  assign x__h20241 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[9] ^
	     y__h20146 ;
  assign x__h20388 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[10] ^
	     y__h20293 ;
  assign x__h23085 = x__h23087 | y__h23088 ;
  assign x__h23087 =
	     y__h23068 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q11[0] ;
  assign x__h23164 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[1] ^
	     y__h23068 ;
  assign x__h23233 = x__h23235 | y__h23236 ;
  assign x__h23235 = y__h23216 & c_in__h23217 ;
  assign x__h23311 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[2] ^
	     y__h23216 ;
  assign x__h23380 = x__h23382 | y__h23383 ;
  assign x__h23382 = y__h23363 & c_in__h23364 ;
  assign x__h23458 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[3] ^
	     y__h23363 ;
  assign x__h23527 = x__h23529 | y__h23530 ;
  assign x__h23529 = y__h23510 & c_in__h23511 ;
  assign x__h23605 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[4] ^
	     y__h23510 ;
  assign x__h23674 = x__h23676 | y__h23677 ;
  assign x__h23676 = y__h23657 & c_in__h23658 ;
  assign x__h23752 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[5] ^
	     y__h23657 ;
  assign x__h23821 = x__h23823 | y__h23824 ;
  assign x__h23823 = y__h23804 & c_in__h23805 ;
  assign x__h23899 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[6] ^
	     y__h23804 ;
  assign x__h23968 = x__h23970 | y__h23971 ;
  assign x__h23970 = y__h23951 & c_in__h23952 ;
  assign x__h24046 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[7] ^
	     y__h23951 ;
  assign x__h24115 = x__h24117 | y__h24118 ;
  assign x__h24117 = y__h24098 & c_in__h24099 ;
  assign x__h24193 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[8] ^
	     y__h24098 ;
  assign x__h24340 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[9] ^
	     y__h24245 ;
  assign x__h2590 = x__h2592 | y__h2593 ;
  assign x__h2592 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[2] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q6[0] ;
  assign x__h2669 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[1] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[2] ;
  assign x__h27184 = x__h27186 | y__h27187 ;
  assign x__h27186 =
	     y__h27167 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q12[0] ;
  assign x__h27263 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[1] ^
	     y__h27167 ;
  assign x__h27332 = x__h27334 | y__h27335 ;
  assign x__h27334 = y__h27315 & c_in__h27316 ;
  assign x__h2738 = x__h2740 | y__h2741 ;
  assign x__h2740 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[3] &
	     c_in__h2722 ;
  assign x__h27410 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[2] ^
	     y__h27315 ;
  assign x__h27479 = x__h27481 | y__h27482 ;
  assign x__h27481 = y__h27462 & c_in__h27463 ;
  assign x__h27557 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[3] ^
	     y__h27462 ;
  assign x__h27626 = x__h27628 | y__h27629 ;
  assign x__h27628 = y__h27609 & c_in__h27610 ;
  assign x__h27704 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[4] ^
	     y__h27609 ;
  assign x__h27773 = x__h27775 | y__h27776 ;
  assign x__h27775 = y__h27756 & c_in__h27757 ;
  assign x__h27851 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[5] ^
	     y__h27756 ;
  assign x__h27920 = x__h27922 | y__h27923 ;
  assign x__h27922 = y__h27903 & c_in__h27904 ;
  assign x__h27998 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[6] ^
	     y__h27903 ;
  assign x__h28067 = x__h28069 | y__h28070 ;
  assign x__h28069 = y__h28050 & c_in__h28051 ;
  assign x__h28145 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[7] ^
	     y__h28050 ;
  assign x__h2816 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[2] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[3] ;
  assign x__h28292 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[8] ^
	     y__h28197 ;
  assign x__h2885 = x__h2887 | y__h2888 ;
  assign x__h2887 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[4] &
	     c_in__h2869 ;
  assign x__h2963 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[3] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[4] ;
  assign x__h3032 = x__h3034 | y__h3035 ;
  assign x__h3034 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[5] &
	     c_in__h3016 ;
  assign x__h3110 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[4] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[5] ;
  assign x__h31283 = x__h31285 | y__h31286 ;
  assign x__h31285 =
	     y__h31266 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q13[0] ;
  assign x__h31362 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[1] ^
	     y__h31266 ;
  assign x__h31431 = x__h31433 | y__h31434 ;
  assign x__h31433 = y__h31414 & c_in__h31415 ;
  assign x__h31509 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[2] ^
	     y__h31414 ;
  assign x__h31578 = x__h31580 | y__h31581 ;
  assign x__h31580 = y__h31561 & c_in__h31562 ;
  assign x__h31656 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[3] ^
	     y__h31561 ;
  assign x__h31725 = x__h31727 | y__h31728 ;
  assign x__h31727 = y__h31708 & c_in__h31709 ;
  assign x__h3179 = x__h3181 | y__h3182 ;
  assign x__h31803 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[4] ^
	     y__h31708 ;
  assign x__h3181 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[6] &
	     c_in__h3163 ;
  assign x__h31872 = x__h31874 | y__h31875 ;
  assign x__h31874 = y__h31855 & c_in__h31856 ;
  assign x__h31950 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[5] ^
	     y__h31855 ;
  assign x__h32019 = x__h32021 | y__h32022 ;
  assign x__h32021 = y__h32002 & c_in__h32003 ;
  assign x__h32097 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[6] ^
	     y__h32002 ;
  assign x__h32244 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[7] ^
	     y__h32149 ;
  assign x__h3257 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[5] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[6] ;
  assign x__h3326 = x__h3328 | y__h3329 ;
  assign x__h3328 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[7] &
	     c_in__h3310 ;
  assign x__h3404 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[6] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[7] ;
  assign x__h3473 = x__h3475 | y__h3476 ;
  assign x__h3475 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[8] &
	     c_in__h3457 ;
  assign x__h35382 = x__h35384 | y__h35385 ;
  assign x__h35384 =
	     y__h35365 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q14[0] ;
  assign x__h35461 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[1] ^
	     y__h35365 ;
  assign x__h3551 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[7] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[8] ;
  assign x__h35530 = x__h35532 | y__h35533 ;
  assign x__h35532 = y__h35513 & c_in__h35514 ;
  assign x__h35608 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[2] ^
	     y__h35513 ;
  assign x__h35677 = x__h35679 | y__h35680 ;
  assign x__h35679 = y__h35660 & c_in__h35661 ;
  assign x__h35755 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[3] ^
	     y__h35660 ;
  assign x__h35824 = x__h35826 | y__h35827 ;
  assign x__h35826 = y__h35807 & c_in__h35808 ;
  assign x__h35902 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[4] ^
	     y__h35807 ;
  assign x__h35971 = x__h35973 | y__h35974 ;
  assign x__h35973 = y__h35954 & c_in__h35955 ;
  assign x__h36049 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[5] ^
	     y__h35954 ;
  assign x__h36196 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[6] ^
	     y__h36101 ;
  assign x__h3620 = x__h3622 | y__h3623 ;
  assign x__h3622 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[9] &
	     c_in__h3604 ;
  assign x__h3698 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[8] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[9] ;
  assign x__h3767 = x__h3769 | y__h3770 ;
  assign x__h3769 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[10] &
	     c_in__h3751 ;
  assign x__h3845 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[9] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[10] ;
  assign x__h3914 = x__h3916 | y__h3917 ;
  assign x__h3916 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[11] &
	     c_in__h3898 ;
  assign x__h39481 = x__h39483 | y__h39484 ;
  assign x__h39483 =
	     y__h39464 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q15[0] ;
  assign x__h39560 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[1] ^
	     y__h39464 ;
  assign x__h39629 = x__h39631 | y__h39632 ;
  assign x__h39631 = y__h39612 & c_in__h39613 ;
  assign x__h39707 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[2] ^
	     y__h39612 ;
  assign x__h39776 = x__h39778 | y__h39779 ;
  assign x__h39778 = y__h39759 & c_in__h39760 ;
  assign x__h39854 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[3] ^
	     y__h39759 ;
  assign x__h3992 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[10] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[11] ;
  assign x__h39923 = x__h39925 | y__h39926 ;
  assign x__h39925 = y__h39906 & c_in__h39907 ;
  assign x__h40001 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[4] ^
	     y__h39906 ;
  assign x__h40148 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[5] ^
	     y__h40053 ;
  assign x__h4061 = x__h4063 | y__h4064 ;
  assign x__h4063 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[12] &
	     c_in__h4045 ;
  assign x__h4139 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[11] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[12] ;
  assign x__h4208 = x__h4210 | y__h4211 ;
  assign x__h4210 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[13] &
	     c_in__h4192 ;
  assign x__h4286 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[12] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[13] ;
  assign x__h4355 = x__h4357 | y__h4358 ;
  assign x__h4357 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[14] &
	     c_in__h4339 ;
  assign x__h43580 = x__h43582 | y__h43583 ;
  assign x__h43582 =
	     y__h43563 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q16[0] ;
  assign x__h43659 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[1] ^
	     y__h43563 ;
  assign x__h43728 = x__h43730 | y__h43731 ;
  assign x__h43730 = y__h43711 & c_in__h43712 ;
  assign x__h43806 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[2] ^
	     y__h43711 ;
  assign x__h43875 = x__h43877 | y__h43878 ;
  assign x__h43877 = y__h43858 & c_in__h43859 ;
  assign x__h43953 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[3] ^
	     y__h43858 ;
  assign x__h44100 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[4] ^
	     y__h44005 ;
  assign x__h4433 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[13] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[14] ;
  assign x__h4580 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[14] ^
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[15] ;
  assign x__h47679 = x__h47681 | y__h47682 ;
  assign x__h47681 =
	     y__h47662 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q17[0] ;
  assign x__h47758 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[1] ^
	     y__h47662 ;
  assign x__h47827 = x__h47829 | y__h47830 ;
  assign x__h47829 = y__h47810 & c_in__h47811 ;
  assign x__h47905 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[2] ^
	     y__h47810 ;
  assign x__h48052 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[3] ^
	     y__h47957 ;
  assign x__h51778 = x__h51780 | y__h51781 ;
  assign x__h51780 =
	     y__h51761 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q18[0] ;
  assign x__h51857 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12[1] ^
	     y__h51761 ;
  assign x__h52004 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12[2] ^
	     y__h51909 ;
  assign x__h55956 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT_mac_ETC___d9[1] ^
	     y__h55860 ;
  assign x__h65651 = x__h65653 | y__h65654 ;
  assign x__h65653 =
	     mac_c[1] &
	     IF_pr4346_BIT_0_AND_mac_c_BIT_0_THEN_1_ELSE_0__q37[0] ;
  assign x__h65730 = pr__h64346[1] ^ mac_c[1] ;
  assign x__h65799 = x__h65801 | y__h65802 ;
  assign x__h65801 = mac_c[2] & c_in__h65783 ;
  assign x__h65877 = pr__h64346[2] ^ mac_c[2] ;
  assign x__h65946 = x__h65948 | y__h65949 ;
  assign x__h65948 = mac_c[3] & c_in__h65930 ;
  assign x__h66024 = pr__h64346[3] ^ mac_c[3] ;
  assign x__h66093 = x__h66095 | y__h66096 ;
  assign x__h66095 = mac_c[4] & c_in__h66077 ;
  assign x__h66171 = pr__h64346[4] ^ mac_c[4] ;
  assign x__h66240 = x__h66242 | y__h66243 ;
  assign x__h66242 = mac_c[5] & c_in__h66224 ;
  assign x__h66318 = pr__h64346[5] ^ mac_c[5] ;
  assign x__h66387 = x__h66389 | y__h66390 ;
  assign x__h66389 = mac_c[6] & c_in__h66371 ;
  assign x__h66465 = pr__h64346[6] ^ mac_c[6] ;
  assign x__h66534 = x__h66536 | y__h66537 ;
  assign x__h66536 = mac_c[7] & c_in__h66518 ;
  assign x__h66612 = pr__h64346[7] ^ mac_c[7] ;
  assign x__h66681 = x__h66683 | y__h66684 ;
  assign x__h66683 = mac_c[8] & c_in__h66665 ;
  assign x__h66759 = pr__h64346[8] ^ mac_c[8] ;
  assign x__h66828 = x__h66830 | y__h66831 ;
  assign x__h66830 = mac_c[9] & c_in__h66812 ;
  assign x__h6689 = x__h6691 | y__h6692 ;
  assign x__h66906 = pr__h64346[9] ^ mac_c[9] ;
  assign x__h6691 =
	     y__h6672 &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q7[0] ;
  assign x__h66975 = x__h66977 | y__h66978 ;
  assign x__h66977 = mac_c[10] & c_in__h66959 ;
  assign x__h67053 = pr__h64346[10] ^ mac_c[10] ;
  assign x__h67122 = x__h67124 | y__h67125 ;
  assign x__h67124 = mac_c[11] & c_in__h67106 ;
  assign x__h67200 = pr__h64346[11] ^ mac_c[11] ;
  assign x__h67269 = x__h67271 | y__h67272 ;
  assign x__h67271 = mac_c[12] & c_in__h67253 ;
  assign x__h67347 = pr__h64346[12] ^ mac_c[12] ;
  assign x__h67416 = x__h67418 | y__h67419 ;
  assign x__h67418 = mac_c[13] & c_in__h67400 ;
  assign x__h67494 = pr__h64346[13] ^ mac_c[13] ;
  assign x__h67563 = x__h67565 | y__h67566 ;
  assign x__h67565 = mac_c[14] & c_in__h67547 ;
  assign x__h67641 = pr__h64346[14] ^ mac_c[14] ;
  assign x__h6768 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[1] ^
	     y__h6672 ;
  assign x__h67710 = x__h67712 | y__h67713 ;
  assign x__h67712 = mac_c[15] & c_in__h67694 ;
  assign x__h67788 = pr__h64346[15] ^ mac_c[15] ;
  assign x__h67857 = x__h67859 | y__h67860 ;
  assign x__h67859 = mac_c[16] & c_in__h67841 ;
  assign x__h67935 = pr__h64346[16] ^ mac_c[16] ;
  assign x__h68004 = x__h68006 | y__h68007 ;
  assign x__h68006 = mac_c[17] & c_in__h67988 ;
  assign x__h68082 = pr__h64346[17] ^ mac_c[17] ;
  assign x__h68151 = x__h68153 | y__h68154 ;
  assign x__h68153 = mac_c[18] & c_in__h68135 ;
  assign x__h68229 = pr__h64346[18] ^ mac_c[18] ;
  assign x__h68298 = x__h68300 | y__h68301 ;
  assign x__h68300 = mac_c[19] & c_in__h68282 ;
  assign x__h6837 = x__h6839 | y__h6840 ;
  assign x__h68376 = pr__h64346[19] ^ mac_c[19] ;
  assign x__h6839 = y__h6820 & c_in__h6821 ;
  assign x__h68445 = x__h68447 | y__h68448 ;
  assign x__h68447 = mac_c[20] & c_in__h68429 ;
  assign x__h68523 = pr__h64346[20] ^ mac_c[20] ;
  assign x__h68592 = x__h68594 | y__h68595 ;
  assign x__h68594 = mac_c[21] & c_in__h68576 ;
  assign x__h68670 = pr__h64346[21] ^ mac_c[21] ;
  assign x__h68739 = x__h68741 | y__h68742 ;
  assign x__h68741 = mac_c[22] & c_in__h68723 ;
  assign x__h68817 = pr__h64346[22] ^ mac_c[22] ;
  assign x__h68886 = x__h68888 | y__h68889 ;
  assign x__h68888 = mac_c[23] & c_in__h68870 ;
  assign x__h68964 = pr__h64346[23] ^ mac_c[23] ;
  assign x__h69033 = x__h69035 | y__h69036 ;
  assign x__h69035 = mac_c[24] & c_in__h69017 ;
  assign x__h69111 = pr__h64346[24] ^ mac_c[24] ;
  assign x__h6915 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[2] ^
	     y__h6820 ;
  assign x__h69180 = x__h69182 | y__h69183 ;
  assign x__h69182 = mac_c[25] & c_in__h69164 ;
  assign x__h69258 = pr__h64346[25] ^ mac_c[25] ;
  assign x__h69327 = x__h69329 | y__h69330 ;
  assign x__h69329 = mac_c[26] & c_in__h69311 ;
  assign x__h69405 = pr__h64346[26] ^ mac_c[26] ;
  assign x__h69474 = x__h69476 | y__h69477 ;
  assign x__h69476 = mac_c[27] & c_in__h69458 ;
  assign x__h69552 = pr__h64346[27] ^ mac_c[27] ;
  assign x__h69621 = x__h69623 | y__h69624 ;
  assign x__h69623 = mac_c[28] & c_in__h69605 ;
  assign x__h69699 = pr__h64346[28] ^ mac_c[28] ;
  assign x__h69768 = x__h69770 | y__h69771 ;
  assign x__h69770 = mac_c[29] & c_in__h69752 ;
  assign x__h6984 = x__h6986 | y__h6987 ;
  assign x__h69846 = pr__h64346[29] ^ mac_c[29] ;
  assign x__h6986 = y__h6967 & c_in__h6968 ;
  assign x__h69915 = x__h69917 | y__h69918 ;
  assign x__h69917 = mac_c[30] & c_in__h69899 ;
  assign x__h69993 = pr__h64346[30] ^ mac_c[30] ;
  assign x__h70140 = pr__h64346[31] ^ mac_c[31] ;
  assign x__h7062 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[3] ^
	     y__h6967 ;
  assign x__h7131 = x__h7133 | y__h7134 ;
  assign x__h7133 = y__h7114 & c_in__h7115 ;
  assign x__h7209 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[4] ^
	     y__h7114 ;
  assign x__h7278 = x__h7280 | y__h7281 ;
  assign x__h7280 = y__h7261 & c_in__h7262 ;
  assign x__h7356 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[5] ^
	     y__h7261 ;
  assign x__h73778 = x__h73780 | y__h73781 ;
  assign x__h73780 =
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[2] &
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q38[0] ;
  assign x__h73857 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[1] ^
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[2] ;
  assign x__h73926 = x__h73928 | y__h73929 ;
  assign x__h73928 =
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[3] &
	     c_in__h73910 ;
  assign x__h74004 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[2] ^
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[3] ;
  assign x__h74073 = x__h74075 | y__h74076 ;
  assign x__h74075 =
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[4] &
	     c_in__h74057 ;
  assign x__h74151 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[3] ^
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[4] ;
  assign x__h74220 = x__h74222 | y__h74223 ;
  assign x__h74222 =
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[5] &
	     c_in__h74204 ;
  assign x__h7425 = x__h7427 | y__h7428 ;
  assign x__h7427 = y__h7408 & c_in__h7409 ;
  assign x__h74298 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[4] ^
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[5] ;
  assign x__h74367 = x__h74369 | y__h74370 ;
  assign x__h74369 =
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[6] &
	     c_in__h74351 ;
  assign x__h74445 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[5] ^
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[6] ;
  assign x__h74514 = x__h74516 | y__h74517 ;
  assign x__h74516 =
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[7] &
	     c_in__h74498 ;
  assign x__h74592 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[6] ^
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[7] ;
  assign x__h7503 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[6] ^
	     y__h7408 ;
  assign x__h7572 = x__h7574 | y__h7575 ;
  assign x__h7574 = y__h7555 & c_in__h7556 ;
  assign x__h75925 = x__h75927 | y__h75928 ;
  assign x__h75927 =
	     y__h75908 &
	     IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q39[0] ;
  assign x__h76004 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[1] ^
	     y__h75908 ;
  assign x__h76073 = x__h76075 | y__h76076 ;
  assign x__h76075 = y__h76056 & c_in__h76057 ;
  assign x__h76151 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[2] ^
	     y__h76056 ;
  assign x__h76220 = x__h76222 | y__h76223 ;
  assign x__h76222 = y__h76203 & c_in__h76204 ;
  assign x__h76298 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[3] ^
	     y__h76203 ;
  assign x__h76367 = x__h76369 | y__h76370 ;
  assign x__h76369 = y__h76350 & c_in__h76351 ;
  assign x__h76445 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[4] ^
	     y__h76350 ;
  assign x__h7650 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[7] ^
	     y__h7555 ;
  assign x__h76514 = x__h76516 | y__h76517 ;
  assign x__h76516 = y__h76497 & c_in__h76498 ;
  assign x__h76592 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[5] ^
	     y__h76497 ;
  assign x__h76661 = x__h76663 | y__h76664 ;
  assign x__h76663 = y__h76644 & c_in__h76645 ;
  assign x__h76739 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[6] ^
	     y__h76644 ;
  assign x__h76808 = x__h76810 | y__h76811 ;
  assign x__h76810 = y__h76791 & c_in__h76792 ;
  assign x__h76886 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[7] ^
	     y__h76791 ;
  assign x__h7719 = x__h7721 | y__h7722 ;
  assign x__h7721 = y__h7702 & c_in__h7703 ;
  assign x__h7797 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[8] ^
	     y__h7702 ;
  assign x__h78072 = x__h78074 | y__h78075 ;
  assign x__h78074 =
	     y__h78055 &
	     IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q40[0] ;
  assign x__h78151 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[1] ^
	     y__h78055 ;
  assign x__h78220 = x__h78222 | y__h78223 ;
  assign x__h78222 = y__h78203 & c_in__h78204 ;
  assign x__h78298 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[2] ^
	     y__h78203 ;
  assign x__h78367 = x__h78369 | y__h78370 ;
  assign x__h78369 = y__h78350 & c_in__h78351 ;
  assign x__h78445 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[3] ^
	     y__h78350 ;
  assign x__h78514 = x__h78516 | y__h78517 ;
  assign x__h78516 = y__h78497 & c_in__h78498 ;
  assign x__h78592 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[4] ^
	     y__h78497 ;
  assign x__h7866 = x__h7868 | y__h7869 ;
  assign x__h78661 = x__h78663 | y__h78664 ;
  assign x__h78663 = y__h78644 & c_in__h78645 ;
  assign x__h7868 = y__h7849 & c_in__h7850 ;
  assign x__h78739 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[5] ^
	     y__h78644 ;
  assign x__h78808 = x__h78810 | y__h78811 ;
  assign x__h78810 = y__h78791 & c_in__h78792 ;
  assign x__h78886 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[6] ^
	     y__h78791 ;
  assign x__h78955 = x__h78957 | y__h78958 ;
  assign x__h78957 = y__h78938 & c_in__h78939 ;
  assign x__h79033 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[7] ^
	     y__h78938 ;
  assign x__h7944 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[9] ^
	     y__h7849 ;
  assign x__h8013 = x__h8015 | y__h8016 ;
  assign x__h8015 = y__h7996 & c_in__h7997 ;
  assign x__h80219 = x__h80221 | y__h80222 ;
  assign x__h80221 =
	     y__h80202 &
	     IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q41[0] ;
  assign x__h80298 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[1] ^
	     y__h80202 ;
  assign x__h80367 = x__h80369 | y__h80370 ;
  assign x__h80369 = y__h80350 & c_in__h80351 ;
  assign x__h80445 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[2] ^
	     y__h80350 ;
  assign x__h80514 = x__h80516 | y__h80517 ;
  assign x__h80516 = y__h80497 & c_in__h80498 ;
  assign x__h80592 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[3] ^
	     y__h80497 ;
  assign x__h80661 = x__h80663 | y__h80664 ;
  assign x__h80663 = y__h80644 & c_in__h80645 ;
  assign x__h80739 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[4] ^
	     y__h80644 ;
  assign x__h80808 = x__h80810 | y__h80811 ;
  assign x__h80810 = y__h80791 & c_in__h80792 ;
  assign x__h80886 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[5] ^
	     y__h80791 ;
  assign x__h8091 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[10] ^
	     y__h7996 ;
  assign x__h80955 = x__h80957 | y__h80958 ;
  assign x__h80957 = y__h80938 & c_in__h80939 ;
  assign x__h81033 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[6] ^
	     y__h80938 ;
  assign x__h81102 = x__h81104 | y__h81105 ;
  assign x__h81104 = y__h81085 & c_in__h81086 ;
  assign x__h81180 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[7] ^
	     y__h81085 ;
  assign x__h8160 = x__h8162 | y__h8163 ;
  assign x__h8162 = y__h8143 & c_in__h8144 ;
  assign x__h82366 = x__h82368 | y__h82369 ;
  assign x__h82368 =
	     y__h82349 &
	     IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q42[0] ;
  assign x__h8238 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[11] ^
	     y__h8143 ;
  assign x__h82445 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[1] ^
	     y__h82349 ;
  assign x__h82514 = x__h82516 | y__h82517 ;
  assign x__h82516 = y__h82497 & c_in__h82498 ;
  assign x__h82592 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[2] ^
	     y__h82497 ;
  assign x__h82661 = x__h82663 | y__h82664 ;
  assign x__h82663 = y__h82644 & c_in__h82645 ;
  assign x__h82739 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[3] ^
	     y__h82644 ;
  assign x__h82808 = x__h82810 | y__h82811 ;
  assign x__h82810 = y__h82791 & c_in__h82792 ;
  assign x__h82886 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[4] ^
	     y__h82791 ;
  assign x__h82955 = x__h82957 | y__h82958 ;
  assign x__h82957 = y__h82938 & c_in__h82939 ;
  assign x__h83033 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[5] ^
	     y__h82938 ;
  assign x__h8307 = x__h8309 | y__h8310 ;
  assign x__h8309 = y__h8290 & c_in__h8291 ;
  assign x__h83102 = x__h83104 | y__h83105 ;
  assign x__h83104 = y__h83085 & c_in__h83086 ;
  assign x__h83180 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[6] ^
	     y__h83085 ;
  assign x__h83249 = x__h83251 | y__h83252 ;
  assign x__h83251 = y__h83232 & c_in__h83233 ;
  assign x__h83327 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[7] ^
	     y__h83232 ;
  assign x__h8385 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[12] ^
	     y__h8290 ;
  assign x__h84513 = x__h84515 | y__h84516 ;
  assign x__h84515 =
	     y__h84496 &
	     IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q43[0] ;
  assign x__h84592 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[1] ^
	     y__h84496 ;
  assign x__h84661 = x__h84663 | y__h84664 ;
  assign x__h84663 = y__h84644 & c_in__h84645 ;
  assign x__h84739 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[2] ^
	     y__h84644 ;
  assign x__h84808 = x__h84810 | y__h84811 ;
  assign x__h84810 = y__h84791 & c_in__h84792 ;
  assign x__h84886 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[3] ^
	     y__h84791 ;
  assign x__h84955 = x__h84957 | y__h84958 ;
  assign x__h84957 = y__h84938 & c_in__h84939 ;
  assign x__h85033 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[4] ^
	     y__h84938 ;
  assign x__h85102 = x__h85104 | y__h85105 ;
  assign x__h85104 = y__h85085 & c_in__h85086 ;
  assign x__h85180 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[5] ^
	     y__h85085 ;
  assign x__h85249 = x__h85251 | y__h85252 ;
  assign x__h85251 = y__h85232 & c_in__h85233 ;
  assign x__h8532 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[13] ^
	     y__h8437 ;
  assign x__h85327 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[6] ^
	     y__h85232 ;
  assign x__h85396 = x__h85398 | y__h85399 ;
  assign x__h85398 = y__h85379 & c_in__h85380 ;
  assign x__h85474 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[7] ^
	     y__h85379 ;
  assign x__h86659 = x__h86661 | y__h86662 ;
  assign x__h86661 =
	     y__h86642 &
	     IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q44[0] ;
  assign x__h86738 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[1] ^
	     y__h86642 ;
  assign x__h86807 = x__h86809 | y__h86810 ;
  assign x__h86809 = y__h86790 & c_in__h86791 ;
  assign x__h86885 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[2] ^
	     y__h86790 ;
  assign x__h86954 = x__h86956 | y__h86957 ;
  assign x__h86956 = y__h86937 & c_in__h86938 ;
  assign x__h87032 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[3] ^
	     y__h86937 ;
  assign x__h87101 = x__h87103 | y__h87104 ;
  assign x__h87103 = y__h87084 & c_in__h87085 ;
  assign x__h87179 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[4] ^
	     y__h87084 ;
  assign x__h87248 = x__h87250 | y__h87251 ;
  assign x__h87250 = y__h87231 & c_in__h87232 ;
  assign x__h87326 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[5] ^
	     y__h87231 ;
  assign x__h87395 = x__h87397 | y__h87398 ;
  assign x__h87397 = y__h87378 & c_in__h87379 ;
  assign x__h87473 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[6] ^
	     y__h87378 ;
  assign x__h87542 = x__h87544 | y__h87545 ;
  assign x__h87544 = y__h87525 & c_in__h87526 ;
  assign x__h87620 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[7] ^
	     y__h87525 ;
  assign x__h91425 = x__h91427 | y__h91428 ;
  assign x__h91427 =
	     mac_b[8] & IF_mac_a_BIT_7_AND_mac_b_BIT_7_THEN_1_ELSE_0__q1[0] ;
  assign x__h91503 = mac_a[8] ^ mac_b[8] ;
  assign x__h91572 = x__h91574 | y__h91575 ;
  assign x__h91574 = mac_b[9] & c_in__h91556 ;
  assign x__h91649 = mac_a[9] ^ mac_b[9] ;
  assign x__h91718 = x__h91720 | y__h91721 ;
  assign x__h91720 = mac_b[10] & c_in__h91702 ;
  assign x__h91795 = mac_a[10] ^ mac_b[10] ;
  assign x__h91864 = x__h91866 | y__h91867 ;
  assign x__h91866 = mac_b[11] & c_in__h91848 ;
  assign x__h91941 = mac_a[11] ^ mac_b[11] ;
  assign x__h92010 = x__h92012 | y__h92013 ;
  assign x__h92012 = mac_b[12] & c_in__h91994 ;
  assign x__h92087 = mac_a[12] ^ mac_b[12] ;
  assign x__h92156 = x__h92158 | y__h92159 ;
  assign x__h92158 = mac_b[13] & c_in__h92140 ;
  assign x__h92233 = mac_a[13] ^ mac_b[13] ;
  assign x__h92379 = mac_a[14] ^ mac_b[14] ;
  assign x__h93396 =
	     x__h91503 ^ IF_mac_a_BIT_7_AND_mac_b_BIT_7_THEN_1_ELSE_0__q1[0] ;
  assign x__h93543 = x__h91649 ^ c_in__h91556 ;
  assign x__h93689 = x__h91795 ^ c_in__h91702 ;
  assign x__h93835 = x__h91941 ^ c_in__h91848 ;
  assign x__h93981 = x__h92087 ^ c_in__h91994 ;
  assign x__h94127 = x__h92233 ^ c_in__h92140 ;
  assign x__h94368 = ~(x__h92379 ^ c_in__h92286) ;
  assign x__h95386 =
	     x__h93396 ^
	     IF_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN_1_ELSE__ETC__q3[0] ;
  assign x__h95533 = x__h93543 ^ c_in__h93545 ;
  assign x__h95679 = x__h93689 ^ c_in__h93691 ;
  assign x__h95825 = x__h93835 ^ c_in__h93837 ;
  assign x__h95971 = x__h93981 ^ c_in__h93983 ;
  assign x__h96117 = x__h94127 ^ c_in__h94129 ;
  assign x__h96358 = x__h94368 ^ c_in__h94275 ;
  assign x__h97505 =
	     x__h95386 ^
	     IF_IF_INV_IF_mac_a_BIT_7_XOR_mac_b_BIT_7_THEN__ETC__q46[0] ;
  assign x__h97652 = x__h95533 ^ c_in__h95535 ;
  assign x__h97798 = x__h95679 ^ c_in__h95681 ;
  assign x__h97944 = x__h95825 ^ c_in__h95827 ;
  assign x__h98090 = x__h95971 ^ c_in__h95973 ;
  assign x__h98236 = x__h96117 ^ c_in__h96119 ;
  assign x__h98477 = x__h96358 ^ c_in__h96265 ;
  assign x__h99086 =
	     { IF_IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_1_ETC__q60[6:0],
	       8'b0 } ;
  assign x__h99678 =
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[0] |
	     y__h99681 ;
  assign x__h99887 = x__h99889 | y__h99890 ;
  assign x__h99889 =
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[1] &
	     IF_x9678_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC__q63[0] ;
  assign x__h99966 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] ^
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[1] ;
  assign y__h100036 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] &
	     c_in__h100019 ;
  assign y__h100038 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] &
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[2] ;
  assign y__h100183 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] &
	     c_in__h100166 ;
  assign y__h100185 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] &
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[3] ;
  assign y__h100330 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] &
	     c_in__h100313 ;
  assign y__h100332 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] &
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[4] ;
  assign y__h100477 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] &
	     c_in__h100460 ;
  assign y__h100479 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] &
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[5] ;
  assign y__h100624 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] &
	     c_in__h100607 ;
  assign y__h100626 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] &
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[6] ;
  assign y__h102721 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[1] &
	     c_in__h102704 ;
  assign y__h102723 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[1] &
	     intermediate_mantissa2__h101391[2] ;
  assign y__h102868 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[2] &
	     c_in__h102851 ;
  assign y__h102870 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[2] &
	     intermediate_mantissa2__h101391[3] ;
  assign y__h103015 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[3] &
	     c_in__h102998 ;
  assign y__h103017 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[3] &
	     intermediate_mantissa2__h101391[4] ;
  assign y__h103162 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[4] &
	     c_in__h103145 ;
  assign y__h103164 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[4] &
	     intermediate_mantissa2__h101391[5] ;
  assign y__h103309 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[5] &
	     c_in__h103292 ;
  assign y__h103311 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[5] &
	     intermediate_mantissa2__h101391[6] ;
  assign y__h103456 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[6] &
	     c_in__h103439 ;
  assign y__h103458 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[6] &
	     intermediate_mantissa2__h101391[7] ;
  assign y__h103603 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[7] &
	     c_in__h103586 ;
  assign y__h103605 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[7] &
	     intermediate_mantissa2__h101391[8] ;
  assign y__h103750 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[8] &
	     c_in__h103733 ;
  assign y__h103752 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[8] &
	     intermediate_mantissa2__h101391[9] ;
  assign y__h103897 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[9] &
	     c_in__h103880 ;
  assign y__h103899 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[9] &
	     intermediate_mantissa2__h101391[10] ;
  assign y__h104044 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[10] &
	     c_in__h104027 ;
  assign y__h104046 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[10] &
	     intermediate_mantissa2__h101391[11] ;
  assign y__h104191 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[11] &
	     c_in__h104174 ;
  assign y__h104193 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[11] &
	     intermediate_mantissa2__h101391[12] ;
  assign y__h104338 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[12] &
	     c_in__h104321 ;
  assign y__h104340 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[12] &
	     intermediate_mantissa2__h101391[13] ;
  assign y__h104485 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[13] &
	     c_in__h104468 ;
  assign y__h104487 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[13] &
	     intermediate_mantissa2__h101391[14] ;
  assign y__h104632 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[14] &
	     c_in__h104615 ;
  assign y__h104634 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[14] &
	     intermediate_mantissa2__h101391[15] ;
  assign y__h104779 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[15] &
	     c_in__h104762 ;
  assign y__h104781 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[15] &
	     intermediate_mantissa2__h101391[16] ;
  assign y__h104926 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[16] &
	     c_in__h104909 ;
  assign y__h104928 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[16] &
	     intermediate_mantissa2__h101391[17] ;
  assign y__h10505 =
	     x__h6768 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q7[0] ;
  assign y__h105073 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[17] &
	     c_in__h105056 ;
  assign y__h105075 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[17] &
	     intermediate_mantissa2__h101391[18] ;
  assign y__h105220 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[18] &
	     c_in__h105203 ;
  assign y__h105222 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[18] &
	     intermediate_mantissa2__h101391[19] ;
  assign y__h105367 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[19] &
	     c_in__h105350 ;
  assign y__h105369 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[19] &
	     intermediate_mantissa2__h101391[20] ;
  assign y__h105514 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[20] &
	     c_in__h105497 ;
  assign y__h105516 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[20] &
	     intermediate_mantissa2__h101391[21] ;
  assign y__h105661 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[21] &
	     c_in__h105644 ;
  assign y__h105663 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[21] &
	     intermediate_mantissa2__h101391[22] ;
  assign y__h105808 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[22] &
	     c_in__h105791 ;
  assign y__h105810 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[22] &
	     intermediate_mantissa2__h101391[23] ;
  assign y__h105955 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30:23] !=
	     8'd0 &
	     c_in__h105938 ;
  assign y__h105957 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[30:23] !=
	     8'd0 &
	     intermediate_mantissa2__h101391[24] ;
  assign y__h10771 = x__h6915 ^ c_in__h6821 ;
  assign y__h10789 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q8[0] ;
  assign y__h10791 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[1] &
	     y__h10771 ;
  assign y__h10919 = x__h7062 ^ c_in__h6968 ;
  assign y__h10937 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[2] &
	     c_in__h10920 ;
  assign y__h10939 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[2] &
	     y__h10919 ;
  assign y__h11066 = x__h7209 ^ c_in__h7115 ;
  assign y__h110726 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[0] &
	     IF_INV_intermediate_mantissa2013915_BIT_0_THEN_ETC__q66[0] ;
  assign y__h110728 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[0] &
	     INV_intermediate_mantissa201391__q65[1] ;
  assign y__h11084 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[3] &
	     c_in__h11067 ;
  assign y__h11086 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[3] &
	     y__h11066 ;
  assign y__h110874 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[1] &
	     c_in__h110857 ;
  assign y__h110876 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[1] &
	     INV_intermediate_mantissa201391__q65[2] ;
  assign y__h111021 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[2] &
	     c_in__h111004 ;
  assign y__h111023 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[2] &
	     INV_intermediate_mantissa201391__q65[3] ;
  assign y__h111168 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[3] &
	     c_in__h111151 ;
  assign y__h111170 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[3] &
	     INV_intermediate_mantissa201391__q65[4] ;
  assign y__h111315 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[4] &
	     c_in__h111298 ;
  assign y__h111317 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[4] &
	     INV_intermediate_mantissa201391__q65[5] ;
  assign y__h111462 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[5] &
	     c_in__h111445 ;
  assign y__h111464 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[5] &
	     INV_intermediate_mantissa201391__q65[6] ;
  assign y__h111609 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[6] &
	     c_in__h111592 ;
  assign y__h111611 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[6] &
	     INV_intermediate_mantissa201391__q65[7] ;
  assign y__h111756 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[7] &
	     c_in__h111739 ;
  assign y__h111758 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[7] &
	     INV_intermediate_mantissa201391__q65[8] ;
  assign y__h111903 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[8] &
	     c_in__h111886 ;
  assign y__h111905 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[8] &
	     INV_intermediate_mantissa201391__q65[9] ;
  assign y__h112050 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[9] &
	     c_in__h112033 ;
  assign y__h112052 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[9] &
	     INV_intermediate_mantissa201391__q65[10] ;
  assign y__h11213 = x__h7356 ^ c_in__h7262 ;
  assign y__h112197 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[10] &
	     c_in__h112180 ;
  assign y__h112199 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[10] &
	     INV_intermediate_mantissa201391__q65[11] ;
  assign y__h11231 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[4] &
	     c_in__h11214 ;
  assign y__h11233 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[4] &
	     y__h11213 ;
  assign y__h112344 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[11] &
	     c_in__h112327 ;
  assign y__h112346 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[11] &
	     INV_intermediate_mantissa201391__q65[12] ;
  assign y__h112491 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[12] &
	     c_in__h112474 ;
  assign y__h112493 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[12] &
	     INV_intermediate_mantissa201391__q65[13] ;
  assign y__h112638 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[13] &
	     c_in__h112621 ;
  assign y__h112640 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[13] &
	     INV_intermediate_mantissa201391__q65[14] ;
  assign y__h112785 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[14] &
	     c_in__h112768 ;
  assign y__h112787 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[14] &
	     INV_intermediate_mantissa201391__q65[15] ;
  assign y__h112932 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[15] &
	     c_in__h112915 ;
  assign y__h112934 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[15] &
	     INV_intermediate_mantissa201391__q65[16] ;
  assign y__h113079 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[16] &
	     c_in__h113062 ;
  assign y__h113081 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[16] &
	     INV_intermediate_mantissa201391__q65[17] ;
  assign y__h113226 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[17] &
	     c_in__h113209 ;
  assign y__h113228 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[17] &
	     INV_intermediate_mantissa201391__q65[18] ;
  assign y__h113373 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[18] &
	     c_in__h113356 ;
  assign y__h113375 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[18] &
	     INV_intermediate_mantissa201391__q65[19] ;
  assign y__h113520 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[19] &
	     c_in__h113503 ;
  assign y__h113522 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[19] &
	     INV_intermediate_mantissa201391__q65[20] ;
  assign y__h11360 = x__h7503 ^ c_in__h7409 ;
  assign y__h113667 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[20] &
	     c_in__h113650 ;
  assign y__h113669 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[20] &
	     INV_intermediate_mantissa201391__q65[21] ;
  assign y__h11378 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[5] &
	     c_in__h11361 ;
  assign y__h11380 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[5] &
	     y__h11360 ;
  assign y__h113814 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[21] &
	     c_in__h113797 ;
  assign y__h113816 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[21] &
	     INV_intermediate_mantissa201391__q65[22] ;
  assign y__h113961 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[22] &
	     c_in__h113944 ;
  assign y__h113963 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[22] &
	     INV_intermediate_mantissa201391__q65[23] ;
  assign y__h11507 = x__h7650 ^ c_in__h7556 ;
  assign y__h11525 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[6] &
	     c_in__h11508 ;
  assign y__h11527 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[6] &
	     y__h11507 ;
  assign y__h116174 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23] &
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[0] ;
  assign y__h11654 = x__h7797 ^ c_in__h7703 ;
  assign y__h116576 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] &
	     IF_x16171_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b_ETC__q68[0] ;
  assign y__h116578 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] &
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[1] ;
  assign y__h11672 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[7] &
	     c_in__h11655 ;
  assign y__h116723 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] &
	     c_in__h116706 ;
  assign y__h116725 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[25] &
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[2] ;
  assign y__h11674 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[7] &
	     y__h11654 ;
  assign y__h116869 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] &
	     c_in__h116852 ;
  assign y__h116871 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[26] &
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[3] ;
  assign y__h117015 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] &
	     c_in__h116998 ;
  assign y__h117017 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[27] &
	     IF_NOT_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_1_ETC___d2282[4] ;
  assign y__h117161 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[28] &
	     c_in__h117144 ;
  assign y__h117308 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[29] &
	     c_in__h117291 ;
  assign y__h11801 = x__h7944 ^ c_in__h7850 ;
  assign y__h11819 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[8] &
	     c_in__h11802 ;
  assign y__h11821 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[8] &
	     y__h11801 ;
  assign y__h11948 = x__h8091 ^ c_in__h7997 ;
  assign y__h11966 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[9] &
	     c_in__h11949 ;
  assign y__h11968 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[9] &
	     y__h11948 ;
  assign y__h12095 = x__h8238 ^ c_in__h8144 ;
  assign y__h12113 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[10] &
	     c_in__h12096 ;
  assign y__h12115 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[10] &
	     y__h12095 ;
  assign y__h12242 = x__h8385 ^ c_in__h8291 ;
  assign y__h12260 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[11] &
	     c_in__h12243 ;
  assign y__h12262 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ma_ETC___d42[11] &
	     y__h12242 ;
  assign y__h12389 = x__h8532 ^ c_in__h8438 ;
  assign y__h14604 =
	     x__h10867 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_3_1_THEN_SEXT_ETC__q8[0] ;
  assign y__h14870 = x__h11014 ^ c_in__h10920 ;
  assign y__h14888 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q9[0] ;
  assign y__h14890 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[1] &
	     y__h14870 ;
  assign y__h15018 = x__h11161 ^ c_in__h11067 ;
  assign y__h15036 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[2] &
	     c_in__h15019 ;
  assign y__h15038 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[2] &
	     y__h15018 ;
  assign y__h15165 = x__h11308 ^ c_in__h11214 ;
  assign y__h15183 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[3] &
	     c_in__h15166 ;
  assign y__h15185 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[3] &
	     y__h15165 ;
  assign y__h15312 = x__h11455 ^ c_in__h11361 ;
  assign y__h15330 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[4] &
	     c_in__h15313 ;
  assign y__h15332 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[4] &
	     y__h15312 ;
  assign y__h15459 = x__h11602 ^ c_in__h11508 ;
  assign y__h15477 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[5] &
	     c_in__h15460 ;
  assign y__h15479 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[5] &
	     y__h15459 ;
  assign y__h15606 = x__h11749 ^ c_in__h11655 ;
  assign y__h15624 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[6] &
	     c_in__h15607 ;
  assign y__h15626 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[6] &
	     y__h15606 ;
  assign y__h15753 = x__h11896 ^ c_in__h11802 ;
  assign y__h15771 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[7] &
	     c_in__h15754 ;
  assign y__h15773 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[7] &
	     y__h15753 ;
  assign y__h15900 = x__h12043 ^ c_in__h11949 ;
  assign y__h15918 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[8] &
	     c_in__h15901 ;
  assign y__h15920 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[8] &
	     y__h15900 ;
  assign y__h16047 = x__h12190 ^ c_in__h12096 ;
  assign y__h16065 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[9] &
	     c_in__h16048 ;
  assign y__h16067 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[9] &
	     y__h16047 ;
  assign y__h16194 = x__h12337 ^ c_in__h12243 ;
  assign y__h16212 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[10] &
	     c_in__h16195 ;
  assign y__h16214 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ma_ETC___d39[10] &
	     y__h16194 ;
  assign y__h16341 = x__h12484 ^ c_in__h12390 ;
  assign y__h18703 =
	     x__h14966 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_4_8_THEN_SEXT_ETC__q9[0] ;
  assign y__h18969 = x__h15113 ^ c_in__h15019 ;
  assign y__h18987 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q10[0] ;
  assign y__h18989 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[1] &
	     y__h18969 ;
  assign y__h19117 = x__h15260 ^ c_in__h15166 ;
  assign y__h19135 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[2] &
	     c_in__h19118 ;
  assign y__h19137 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[2] &
	     y__h19117 ;
  assign y__h19264 = x__h15407 ^ c_in__h15313 ;
  assign y__h19282 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[3] &
	     c_in__h19265 ;
  assign y__h19284 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[3] &
	     y__h19264 ;
  assign y__h19411 = x__h15554 ^ c_in__h15460 ;
  assign y__h19429 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[4] &
	     c_in__h19412 ;
  assign y__h19431 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[4] &
	     y__h19411 ;
  assign y__h19558 = x__h15701 ^ c_in__h15607 ;
  assign y__h19576 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[5] &
	     c_in__h19559 ;
  assign y__h19578 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[5] &
	     y__h19558 ;
  assign y__h19705 = x__h15848 ^ c_in__h15754 ;
  assign y__h19723 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[6] &
	     c_in__h19706 ;
  assign y__h19725 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[6] &
	     y__h19705 ;
  assign y__h19852 = x__h15995 ^ c_in__h15901 ;
  assign y__h19870 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[7] &
	     c_in__h19853 ;
  assign y__h19872 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[7] &
	     y__h19852 ;
  assign y__h19999 = x__h16142 ^ c_in__h16048 ;
  assign y__h20017 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[8] &
	     c_in__h20000 ;
  assign y__h20019 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[8] &
	     y__h19999 ;
  assign y__h20146 = x__h16289 ^ c_in__h16195 ;
  assign y__h20164 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[9] &
	     c_in__h20147 ;
  assign y__h20166 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ma_ETC___d36[9] &
	     y__h20146 ;
  assign y__h20293 = x__h16436 ^ c_in__h16342 ;
  assign y__h22802 =
	     x__h19065 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_5_5_THEN_SEXT_ETC__q10[0] ;
  assign y__h23068 = x__h19212 ^ c_in__h19118 ;
  assign y__h23086 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q11[0] ;
  assign y__h23088 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[1] &
	     y__h23068 ;
  assign y__h23216 = x__h19359 ^ c_in__h19265 ;
  assign y__h23234 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[2] &
	     c_in__h23217 ;
  assign y__h23236 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[2] &
	     y__h23216 ;
  assign y__h23363 = x__h19506 ^ c_in__h19412 ;
  assign y__h23381 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[3] &
	     c_in__h23364 ;
  assign y__h23383 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[3] &
	     y__h23363 ;
  assign y__h23510 = x__h19653 ^ c_in__h19559 ;
  assign y__h23528 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[4] &
	     c_in__h23511 ;
  assign y__h23530 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[4] &
	     y__h23510 ;
  assign y__h23657 = x__h19800 ^ c_in__h19706 ;
  assign y__h23675 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[5] &
	     c_in__h23658 ;
  assign y__h23677 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[5] &
	     y__h23657 ;
  assign y__h23804 = x__h19947 ^ c_in__h19853 ;
  assign y__h23822 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[6] &
	     c_in__h23805 ;
  assign y__h23824 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[6] &
	     y__h23804 ;
  assign y__h23951 = x__h20094 ^ c_in__h20000 ;
  assign y__h23969 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[7] &
	     c_in__h23952 ;
  assign y__h23971 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[7] &
	     y__h23951 ;
  assign y__h24098 = x__h20241 ^ c_in__h20147 ;
  assign y__h24116 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[8] &
	     c_in__h24099 ;
  assign y__h24118 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ma_ETC___d33[8] &
	     y__h24098 ;
  assign y__h24245 = x__h20388 ^ c_in__h20294 ;
  assign y__h2591 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q6[0] ;
  assign y__h2593 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[1] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[2] ;
  assign y__h26901 =
	     x__h23164 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_6_2_THEN_SEXT_ETC__q11[0] ;
  assign y__h27167 = x__h23311 ^ c_in__h23217 ;
  assign y__h27185 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q12[0] ;
  assign y__h27187 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[1] &
	     y__h27167 ;
  assign y__h27315 = x__h23458 ^ c_in__h23364 ;
  assign y__h27333 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[2] &
	     c_in__h27316 ;
  assign y__h27335 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[2] &
	     y__h27315 ;
  assign y__h2739 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[2] &
	     c_in__h2722 ;
  assign y__h2741 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[2] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[3] ;
  assign y__h27462 = x__h23605 ^ c_in__h23511 ;
  assign y__h27480 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[3] &
	     c_in__h27463 ;
  assign y__h27482 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[3] &
	     y__h27462 ;
  assign y__h27609 = x__h23752 ^ c_in__h23658 ;
  assign y__h27627 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[4] &
	     c_in__h27610 ;
  assign y__h27629 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[4] &
	     y__h27609 ;
  assign y__h27756 = x__h23899 ^ c_in__h23805 ;
  assign y__h27774 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[5] &
	     c_in__h27757 ;
  assign y__h27776 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[5] &
	     y__h27756 ;
  assign y__h27903 = x__h24046 ^ c_in__h23952 ;
  assign y__h27921 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[6] &
	     c_in__h27904 ;
  assign y__h27923 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[6] &
	     y__h27903 ;
  assign y__h28050 = x__h24193 ^ c_in__h24099 ;
  assign y__h28068 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[7] &
	     c_in__h28051 ;
  assign y__h28070 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ma_ETC___d30[7] &
	     y__h28050 ;
  assign y__h28197 = x__h24340 ^ c_in__h24246 ;
  assign y__h2886 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[3] &
	     c_in__h2869 ;
  assign y__h2888 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[3] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[4] ;
  assign y__h3033 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[4] &
	     c_in__h3016 ;
  assign y__h3035 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[4] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[5] ;
  assign y__h31000 =
	     x__h27263 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_7_9_THEN_SEXT_ETC__q12[0] ;
  assign y__h31266 = x__h27410 ^ c_in__h27316 ;
  assign y__h31284 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q13[0] ;
  assign y__h31286 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[1] &
	     y__h31266 ;
  assign y__h31414 = x__h27557 ^ c_in__h27463 ;
  assign y__h31432 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[2] &
	     c_in__h31415 ;
  assign y__h31434 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[2] &
	     y__h31414 ;
  assign y__h31561 = x__h27704 ^ c_in__h27610 ;
  assign y__h31579 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[3] &
	     c_in__h31562 ;
  assign y__h31581 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[3] &
	     y__h31561 ;
  assign y__h31708 = x__h27851 ^ c_in__h27757 ;
  assign y__h31726 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[4] &
	     c_in__h31709 ;
  assign y__h31728 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[4] &
	     y__h31708 ;
  assign y__h3180 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[5] &
	     c_in__h3163 ;
  assign y__h3182 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[5] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[6] ;
  assign y__h31855 = x__h27998 ^ c_in__h27904 ;
  assign y__h31873 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[5] &
	     c_in__h31856 ;
  assign y__h31875 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[5] &
	     y__h31855 ;
  assign y__h32002 = x__h28145 ^ c_in__h28051 ;
  assign y__h32020 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[6] &
	     c_in__h32003 ;
  assign y__h32022 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ma_ETC___d27[6] &
	     y__h32002 ;
  assign y__h32149 = x__h28292 ^ c_in__h28198 ;
  assign y__h3327 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[6] &
	     c_in__h3310 ;
  assign y__h3329 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[6] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[7] ;
  assign y__h3474 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[7] &
	     c_in__h3457 ;
  assign y__h3476 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[7] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[8] ;
  assign y__h35099 =
	     x__h31362 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_8_6_THEN_SEXT_ETC__q13[0] ;
  assign y__h35365 = x__h31509 ^ c_in__h31415 ;
  assign y__h35383 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q14[0] ;
  assign y__h35385 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[1] &
	     y__h35365 ;
  assign y__h35513 = x__h31656 ^ c_in__h31562 ;
  assign y__h35531 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[2] &
	     c_in__h35514 ;
  assign y__h35533 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[2] &
	     y__h35513 ;
  assign y__h35660 = x__h31803 ^ c_in__h31709 ;
  assign y__h35678 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[3] &
	     c_in__h35661 ;
  assign y__h35680 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[3] &
	     y__h35660 ;
  assign y__h35807 = x__h31950 ^ c_in__h31856 ;
  assign y__h35825 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[4] &
	     c_in__h35808 ;
  assign y__h35827 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[4] &
	     y__h35807 ;
  assign y__h35954 = x__h32097 ^ c_in__h32003 ;
  assign y__h35972 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[5] &
	     c_in__h35955 ;
  assign y__h35974 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ma_ETC___d24[5] &
	     y__h35954 ;
  assign y__h36101 = x__h32244 ^ c_in__h32150 ;
  assign y__h3621 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[8] &
	     c_in__h3604 ;
  assign y__h3623 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[8] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[9] ;
  assign y__h3768 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[9] &
	     c_in__h3751 ;
  assign y__h3770 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[9] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[10] ;
  assign y__h3915 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[10] &
	     c_in__h3898 ;
  assign y__h3917 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[10] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[11] ;
  assign y__h39198 =
	     x__h35461 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_9_3_THEN_SEXT_ETC__q14[0] ;
  assign y__h39464 = x__h35608 ^ c_in__h35514 ;
  assign y__h39482 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q15[0] ;
  assign y__h39484 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[1] &
	     y__h39464 ;
  assign y__h39612 = x__h35755 ^ c_in__h35661 ;
  assign y__h39630 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[2] &
	     c_in__h39613 ;
  assign y__h39632 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[2] &
	     y__h39612 ;
  assign y__h39759 = x__h35902 ^ c_in__h35808 ;
  assign y__h39777 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[3] &
	     c_in__h39760 ;
  assign y__h39779 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[3] &
	     y__h39759 ;
  assign y__h39906 = x__h36049 ^ c_in__h35955 ;
  assign y__h39924 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[4] &
	     c_in__h39907 ;
  assign y__h39926 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEXT_m_ETC___d21[4] &
	     y__h39906 ;
  assign y__h40053 = x__h36196 ^ c_in__h36102 ;
  assign y__h4062 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[11] &
	     c_in__h4045 ;
  assign y__h4064 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[11] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[12] ;
  assign y__h4209 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[12] &
	     c_in__h4192 ;
  assign y__h4211 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[12] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[13] ;
  assign y__h43297 =
	     x__h39560 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_10_0_THEN_SEX_ETC__q15[0] ;
  assign y__h4356 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[13] &
	     c_in__h4339 ;
  assign y__h43563 = x__h39707 ^ c_in__h39613 ;
  assign y__h4358 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ma_ETC___d48[13] &
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_0_0_THEN_SEXT_ma_ETC___d51[14] ;
  assign y__h43581 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q16[0] ;
  assign y__h43583 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[1] &
	     y__h43563 ;
  assign y__h43711 = x__h39854 ^ c_in__h39760 ;
  assign y__h43729 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[2] &
	     c_in__h43712 ;
  assign y__h43731 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[2] &
	     y__h43711 ;
  assign y__h43858 = x__h40001 ^ c_in__h39907 ;
  assign y__h43876 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[3] &
	     c_in__h43859 ;
  assign y__h43878 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEXT_m_ETC___d18[3] &
	     y__h43858 ;
  assign y__h44005 = x__h40148 ^ c_in__h40054 ;
  assign y__h47396 =
	     x__h43659 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_11_7_THEN_SEX_ETC__q16[0] ;
  assign y__h47662 = x__h43806 ^ c_in__h43712 ;
  assign y__h47680 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q17[0] ;
  assign y__h47682 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[1] &
	     y__h47662 ;
  assign y__h47810 = x__h43953 ^ c_in__h43859 ;
  assign y__h47828 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[2] &
	     c_in__h47811 ;
  assign y__h47830 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEXT_m_ETC___d15[2] &
	     y__h47810 ;
  assign y__h47957 = x__h44100 ^ c_in__h44006 ;
  assign y__h51495 =
	     x__h47758 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_12_4_THEN_SEX_ETC__q17[0] ;
  assign y__h51761 = x__h47905 ^ c_in__h47811 ;
  assign y__h51779 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q18[0] ;
  assign y__h51781 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEXT_m_ETC___d12[1] &
	     y__h51761 ;
  assign y__h51909 = x__h48052 ^ c_in__h47958 ;
  assign y__h55594 =
	     x__h51857 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_13_1_THEN_SEX_ETC__q18[0] ;
  assign y__h55860 = x__h52004 ^ c_in__h51910 ;
  assign y__h59693 =
	     x__h55956 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_14_THEN_SEXT__ETC__q19[0] ;
  assign y__h6406 =
	     x__h2669 ^
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_1_7_THEN_SEXT_ETC__q6[0] ;
  assign y__h65652 =
	     pr__h64346[1] &
	     IF_pr4346_BIT_0_AND_mac_c_BIT_0_THEN_1_ELSE_0__q37[0] ;
  assign y__h65654 = pr__h64346[1] & mac_c[1] ;
  assign y__h65800 = pr__h64346[2] & c_in__h65783 ;
  assign y__h65802 = pr__h64346[2] & mac_c[2] ;
  assign y__h65947 = pr__h64346[3] & c_in__h65930 ;
  assign y__h65949 = pr__h64346[3] & mac_c[3] ;
  assign y__h66094 = pr__h64346[4] & c_in__h66077 ;
  assign y__h66096 = pr__h64346[4] & mac_c[4] ;
  assign y__h66241 = pr__h64346[5] & c_in__h66224 ;
  assign y__h66243 = pr__h64346[5] & mac_c[5] ;
  assign y__h66388 = pr__h64346[6] & c_in__h66371 ;
  assign y__h66390 = pr__h64346[6] & mac_c[6] ;
  assign y__h66535 = pr__h64346[7] & c_in__h66518 ;
  assign y__h66537 = pr__h64346[7] & mac_c[7] ;
  assign y__h66682 = pr__h64346[8] & c_in__h66665 ;
  assign y__h66684 = pr__h64346[8] & mac_c[8] ;
  assign y__h6672 = x__h2816 ^ c_in__h2722 ;
  assign y__h66829 = pr__h64346[9] & c_in__h66812 ;
  assign y__h66831 = pr__h64346[9] & mac_c[9] ;
  assign y__h6690 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[1] &
	     IF_IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ETC__q7[0] ;
  assign y__h6692 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[1] &
	     y__h6672 ;
  assign y__h66976 = pr__h64346[10] & c_in__h66959 ;
  assign y__h66978 = pr__h64346[10] & mac_c[10] ;
  assign y__h67123 = pr__h64346[11] & c_in__h67106 ;
  assign y__h67125 = pr__h64346[11] & mac_c[11] ;
  assign y__h67270 = pr__h64346[12] & c_in__h67253 ;
  assign y__h67272 = pr__h64346[12] & mac_c[12] ;
  assign y__h67417 = pr__h64346[13] & c_in__h67400 ;
  assign y__h67419 = pr__h64346[13] & mac_c[13] ;
  assign y__h67564 = pr__h64346[14] & c_in__h67547 ;
  assign y__h67566 = pr__h64346[14] & mac_c[14] ;
  assign y__h67711 = pr__h64346[15] & c_in__h67694 ;
  assign y__h67713 = pr__h64346[15] & mac_c[15] ;
  assign y__h67858 = pr__h64346[16] & c_in__h67841 ;
  assign y__h67860 = pr__h64346[16] & mac_c[16] ;
  assign y__h68005 = pr__h64346[17] & c_in__h67988 ;
  assign y__h68007 = pr__h64346[17] & mac_c[17] ;
  assign y__h68152 = pr__h64346[18] & c_in__h68135 ;
  assign y__h68154 = pr__h64346[18] & mac_c[18] ;
  assign y__h6820 = x__h2963 ^ c_in__h2869 ;
  assign y__h68299 = pr__h64346[19] & c_in__h68282 ;
  assign y__h68301 = pr__h64346[19] & mac_c[19] ;
  assign y__h6838 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[2] &
	     c_in__h6821 ;
  assign y__h6840 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[2] &
	     y__h6820 ;
  assign y__h68446 = pr__h64346[20] & c_in__h68429 ;
  assign y__h68448 = pr__h64346[20] & mac_c[20] ;
  assign y__h68593 = pr__h64346[21] & c_in__h68576 ;
  assign y__h68595 = pr__h64346[21] & mac_c[21] ;
  assign y__h68740 = pr__h64346[22] & c_in__h68723 ;
  assign y__h68742 = pr__h64346[22] & mac_c[22] ;
  assign y__h68887 = pr__h64346[23] & c_in__h68870 ;
  assign y__h68889 = pr__h64346[23] & mac_c[23] ;
  assign y__h69034 = pr__h64346[24] & c_in__h69017 ;
  assign y__h69036 = pr__h64346[24] & mac_c[24] ;
  assign y__h69181 = pr__h64346[25] & c_in__h69164 ;
  assign y__h69183 = pr__h64346[25] & mac_c[25] ;
  assign y__h69328 = pr__h64346[26] & c_in__h69311 ;
  assign y__h69330 = pr__h64346[26] & mac_c[26] ;
  assign y__h69475 = pr__h64346[27] & c_in__h69458 ;
  assign y__h69477 = pr__h64346[27] & mac_c[27] ;
  assign y__h69622 = pr__h64346[28] & c_in__h69605 ;
  assign y__h69624 = pr__h64346[28] & mac_c[28] ;
  assign y__h6967 = x__h3110 ^ c_in__h3016 ;
  assign y__h69769 = pr__h64346[29] & c_in__h69752 ;
  assign y__h69771 = pr__h64346[29] & mac_c[29] ;
  assign y__h6985 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[3] &
	     c_in__h6968 ;
  assign y__h6987 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[3] &
	     y__h6967 ;
  assign y__h69916 = pr__h64346[30] & c_in__h69899 ;
  assign y__h69918 = pr__h64346[30] & mac_c[30] ;
  assign y__h7114 = x__h3257 ^ c_in__h3163 ;
  assign y__h7132 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[4] &
	     c_in__h7115 ;
  assign y__h7134 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[4] &
	     y__h7114 ;
  assign y__h7261 = x__h3404 ^ c_in__h3310 ;
  assign y__h7279 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[5] &
	     c_in__h7262 ;
  assign y__h7281 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[5] &
	     y__h7261 ;
  assign y__h73779 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[1] &
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q38[0] ;
  assign y__h73781 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[1] &
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[2] ;
  assign y__h73927 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[2] &
	     c_in__h73910 ;
  assign y__h73929 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[2] &
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[3] ;
  assign y__h74074 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[3] &
	     c_in__h74057 ;
  assign y__h74076 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[3] &
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[4] ;
  assign y__h7408 = x__h3551 ^ c_in__h3457 ;
  assign y__h74221 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[4] &
	     c_in__h74204 ;
  assign y__h74223 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[4] &
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[5] ;
  assign y__h7426 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[6] &
	     c_in__h7409 ;
  assign y__h7428 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[6] &
	     y__h7408 ;
  assign y__h74368 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[5] &
	     c_in__h74351 ;
  assign y__h74370 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[5] &
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[6] ;
  assign y__h74515 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[6] &
	     c_in__h74498 ;
  assign y__h74517 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[6] &
	     IF_mac_b_BIT_0_327_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1328[7] ;
  assign y__h7555 = x__h3698 ^ c_in__h3604 ;
  assign y__h75642 =
	     x__h73857 ^
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC__q38[0] ;
  assign y__h7573 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[7] &
	     c_in__h7556 ;
  assign y__h7575 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[7] &
	     y__h7555 ;
  assign y__h75908 = x__h74004 ^ c_in__h73910 ;
  assign y__h75926 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[1] &
	     IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q39[0] ;
  assign y__h75928 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[1] &
	     y__h75908 ;
  assign y__h76056 = x__h74151 ^ c_in__h74057 ;
  assign y__h76074 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[2] &
	     c_in__h76057 ;
  assign y__h76076 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[2] &
	     y__h76056 ;
  assign y__h76203 = x__h74298 ^ c_in__h74204 ;
  assign y__h76221 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[3] &
	     c_in__h76204 ;
  assign y__h76223 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[3] &
	     y__h76203 ;
  assign y__h76350 = x__h74445 ^ c_in__h74351 ;
  assign y__h76368 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[4] &
	     c_in__h76351 ;
  assign y__h76370 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[4] &
	     y__h76350 ;
  assign y__h76497 = x__h74592 ^ c_in__h74498 ;
  assign y__h76515 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[5] &
	     c_in__h76498 ;
  assign y__h76517 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[5] &
	     y__h76497 ;
  assign y__h76644 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[7] ^
	     c_in__h74645 ;
  assign y__h76662 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[6] &
	     c_in__h76645 ;
  assign y__h76664 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[6] &
	     y__h76644 ;
  assign y__h76791 =
	     IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1325[7] &
	     c_in__h74645 ;
  assign y__h76809 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[7] &
	     c_in__h76792 ;
  assign y__h76811 =
	     IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1389[7] &
	     y__h76791 ;
  assign y__h7702 = x__h3845 ^ c_in__h3751 ;
  assign y__h7720 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[8] &
	     c_in__h7703 ;
  assign y__h7722 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[8] &
	     y__h7702 ;
  assign y__h77789 =
	     x__h76004 ^
	     IF_IF_mac_b_BIT_2_388_THEN_NOT_mac_a_BITS_14_T_ETC__q39[0] ;
  assign y__h78055 = x__h76151 ^ c_in__h76057 ;
  assign y__h78073 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[1] &
	     IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q40[0] ;
  assign y__h78075 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[1] &
	     y__h78055 ;
  assign y__h78203 = x__h76298 ^ c_in__h76204 ;
  assign y__h78221 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[2] &
	     c_in__h78204 ;
  assign y__h78223 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[2] &
	     y__h78203 ;
  assign y__h78350 = x__h76445 ^ c_in__h76351 ;
  assign y__h78368 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[3] &
	     c_in__h78351 ;
  assign y__h78370 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[3] &
	     y__h78350 ;
  assign y__h7849 = x__h3992 ^ c_in__h3898 ;
  assign y__h78497 = x__h76592 ^ c_in__h76498 ;
  assign y__h78515 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[4] &
	     c_in__h78498 ;
  assign y__h78517 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[4] &
	     y__h78497 ;
  assign y__h78644 = x__h76739 ^ c_in__h76645 ;
  assign y__h78662 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[5] &
	     c_in__h78645 ;
  assign y__h78664 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[5] &
	     y__h78644 ;
  assign y__h7867 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[9] &
	     c_in__h7850 ;
  assign y__h7869 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[9] &
	     y__h7849 ;
  assign y__h78791 = x__h76886 ^ c_in__h76792 ;
  assign y__h78809 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[6] &
	     c_in__h78792 ;
  assign y__h78811 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[6] &
	     y__h78791 ;
  assign y__h78938 = x__h76808 | y__h76809 ;
  assign y__h78956 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[7] &
	     c_in__h78939 ;
  assign y__h78958 =
	     IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1451[7] &
	     y__h78938 ;
  assign y__h79936 =
	     x__h78151 ^
	     IF_IF_mac_b_BIT_3_450_THEN_NOT_mac_a_BITS_14_T_ETC__q40[0] ;
  assign y__h7996 = x__h4139 ^ c_in__h4045 ;
  assign y__h8014 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[10] &
	     c_in__h7997 ;
  assign y__h8016 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[10] &
	     y__h7996 ;
  assign y__h80202 = x__h78298 ^ c_in__h78204 ;
  assign y__h80220 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[1] &
	     IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q41[0] ;
  assign y__h80222 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[1] &
	     y__h80202 ;
  assign y__h80350 = x__h78445 ^ c_in__h78351 ;
  assign y__h80368 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[2] &
	     c_in__h80351 ;
  assign y__h80370 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[2] &
	     y__h80350 ;
  assign y__h80497 = x__h78592 ^ c_in__h78498 ;
  assign y__h80515 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[3] &
	     c_in__h80498 ;
  assign y__h80517 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[3] &
	     y__h80497 ;
  assign y__h80644 = x__h78739 ^ c_in__h78645 ;
  assign y__h80662 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[4] &
	     c_in__h80645 ;
  assign y__h80664 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[4] &
	     y__h80644 ;
  assign y__h80791 = x__h78886 ^ c_in__h78792 ;
  assign y__h80809 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[5] &
	     c_in__h80792 ;
  assign y__h80811 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[5] &
	     y__h80791 ;
  assign y__h80938 = x__h79033 ^ c_in__h78939 ;
  assign y__h80956 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[6] &
	     c_in__h80939 ;
  assign y__h80958 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[6] &
	     y__h80938 ;
  assign y__h81085 = x__h78955 | y__h78956 ;
  assign y__h81103 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[7] &
	     c_in__h81086 ;
  assign y__h81105 =
	     IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1513[7] &
	     y__h81085 ;
  assign y__h8143 = x__h4286 ^ c_in__h4192 ;
  assign y__h8161 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[11] &
	     c_in__h8144 ;
  assign y__h8163 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[11] &
	     y__h8143 ;
  assign y__h82083 =
	     x__h80298 ^
	     IF_IF_mac_b_BIT_4_512_THEN_NOT_mac_a_BITS_14_T_ETC__q41[0] ;
  assign y__h82349 = x__h80445 ^ c_in__h80351 ;
  assign y__h82367 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[1] &
	     IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q42[0] ;
  assign y__h82369 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[1] &
	     y__h82349 ;
  assign y__h82497 = x__h80592 ^ c_in__h80498 ;
  assign y__h82515 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[2] &
	     c_in__h82498 ;
  assign y__h82517 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[2] &
	     y__h82497 ;
  assign y__h82644 = x__h80739 ^ c_in__h80645 ;
  assign y__h82662 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[3] &
	     c_in__h82645 ;
  assign y__h82664 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[3] &
	     y__h82644 ;
  assign y__h82791 = x__h80886 ^ c_in__h80792 ;
  assign y__h82809 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[4] &
	     c_in__h82792 ;
  assign y__h82811 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[4] &
	     y__h82791 ;
  assign y__h8290 = x__h4433 ^ c_in__h4339 ;
  assign y__h82938 = x__h81033 ^ c_in__h80939 ;
  assign y__h82956 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[5] &
	     c_in__h82939 ;
  assign y__h82958 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[5] &
	     y__h82938 ;
  assign y__h8308 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[12] &
	     c_in__h8291 ;
  assign y__h83085 = x__h81180 ^ c_in__h81086 ;
  assign y__h8310 =
	     IF_SEXT_mac_b_BITS_7_TO_0_BIT_2_4_THEN_SEXT_ma_ETC___d45[12] &
	     y__h8290 ;
  assign y__h83103 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[6] &
	     c_in__h83086 ;
  assign y__h83105 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[6] &
	     y__h83085 ;
  assign y__h83232 = x__h81102 | y__h81103 ;
  assign y__h83250 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[7] &
	     c_in__h83233 ;
  assign y__h83252 =
	     IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1575[7] &
	     y__h83232 ;
  assign y__h84230 =
	     x__h82445 ^
	     IF_IF_mac_b_BIT_5_574_THEN_NOT_mac_a_BITS_14_T_ETC__q42[0] ;
  assign y__h8437 = x__h4580 ^ c_in__h4486 ;
  assign y__h84496 = x__h82592 ^ c_in__h82498 ;
  assign y__h84514 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[1] &
	     IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q43[0] ;
  assign y__h84516 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[1] &
	     y__h84496 ;
  assign y__h84644 = x__h82739 ^ c_in__h82645 ;
  assign y__h84662 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[2] &
	     c_in__h84645 ;
  assign y__h84664 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[2] &
	     y__h84644 ;
  assign y__h84791 = x__h82886 ^ c_in__h82792 ;
  assign y__h84809 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[3] &
	     c_in__h84792 ;
  assign y__h84811 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[3] &
	     y__h84791 ;
  assign y__h84938 = x__h83033 ^ c_in__h82939 ;
  assign y__h84956 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[4] &
	     c_in__h84939 ;
  assign y__h84958 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[4] &
	     y__h84938 ;
  assign y__h85085 = x__h83180 ^ c_in__h83086 ;
  assign y__h85103 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[5] &
	     c_in__h85086 ;
  assign y__h85105 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[5] &
	     y__h85085 ;
  assign y__h85232 = x__h83327 ^ c_in__h83233 ;
  assign y__h85250 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[6] &
	     c_in__h85233 ;
  assign y__h85252 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[6] &
	     y__h85232 ;
  assign y__h85379 = x__h83249 | y__h83250 ;
  assign y__h85397 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[7] &
	     c_in__h85380 ;
  assign y__h85399 =
	     IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_TO_7_ETC___d1637[7] &
	     y__h85379 ;
  assign y__h86377 =
	     x__h84592 ^
	     IF_IF_mac_b_BIT_6_636_THEN_NOT_mac_a_BITS_14_T_ETC__q43[0] ;
  assign y__h86642 = x__h84739 ^ c_in__h84645 ;
  assign y__h86660 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[1] &
	     IF_IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_ETC__q44[0] ;
  assign y__h86662 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[1] &
	     y__h86642 ;
  assign y__h86790 = x__h84886 ^ c_in__h84792 ;
  assign y__h86808 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[2] &
	     c_in__h86791 ;
  assign y__h86810 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[2] &
	     y__h86790 ;
  assign y__h86937 = x__h85033 ^ c_in__h84939 ;
  assign y__h86955 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[3] &
	     c_in__h86938 ;
  assign y__h86957 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[3] &
	     y__h86937 ;
  assign y__h87084 = x__h85180 ^ c_in__h85086 ;
  assign y__h87102 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[4] &
	     c_in__h87085 ;
  assign y__h87104 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[4] &
	     y__h87084 ;
  assign y__h87231 = x__h85327 ^ c_in__h85233 ;
  assign y__h87249 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[5] &
	     c_in__h87232 ;
  assign y__h87251 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[5] &
	     y__h87231 ;
  assign y__h87378 = x__h85474 ^ c_in__h85380 ;
  assign y__h87396 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[6] &
	     c_in__h87379 ;
  assign y__h87398 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[6] &
	     y__h87378 ;
  assign y__h87525 = x__h85396 | y__h85397 ;
  assign y__h87543 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[7] &
	     c_in__h87526 ;
  assign y__h87545 =
	     IF_mac_b_BITS_14_TO_7_698_EQ_0_699_THEN_mac_b__ETC___d1700[7] &
	     y__h87525 ;
  assign y__h91426 =
	     mac_a[8] & IF_mac_a_BIT_7_AND_mac_b_BIT_7_THEN_1_ELSE_0__q1[0] ;
  assign y__h91428 = mac_a[8] & mac_b[8] ;
  assign y__h91573 = mac_a[9] & c_in__h91556 ;
  assign y__h91575 = mac_a[9] & mac_b[9] ;
  assign y__h91719 = mac_a[10] & c_in__h91702 ;
  assign y__h91721 = mac_a[10] & mac_b[10] ;
  assign y__h91865 = mac_a[11] & c_in__h91848 ;
  assign y__h91867 = mac_a[11] & mac_b[11] ;
  assign y__h92011 = mac_a[12] & c_in__h91994 ;
  assign y__h92013 = mac_a[12] & mac_b[12] ;
  assign y__h92157 = mac_a[13] & c_in__h92140 ;
  assign y__h92159 = mac_a[13] & mac_b[13] ;
  assign y__h97239 =
	     IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[7] &&
	     ((IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[6:0] ==
	       7'd0) ?
		IF_IF_mac_b_BIT_1_319_THEN_NOT_mac_a_BITS_14_T_ETC___d1816[8] &&
		carry_out__h88941 :
		carry_out__h88941) ;
  assign y__h99681 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[23] &
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[0] ;
  assign y__h99888 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] &
	     IF_x9678_OR_IF_INV_mac_a_BIT_14_234_XOR_mac_b__ETC__q63[0] ;
  assign y__h99890 =
	     IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_235_2_ETC___d1892[24] &
	     INV_IF_INV_mac_a_BIT_14_234_XOR_mac_b_BIT_14_2_ETC__q62[1] ;

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    //#0;
    if (EN_mac && mac_s1_or_s2) $display("AB is: %32b", pr__h64346);
  end
  // synopsys translate_on
endmodule  // mkMac

