INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Dec  1 19:26:27 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 c_LSQ_hist/loadQ/conflictPReg_13_11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_hist/loadQ/dataQ_13_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 1.100ns (20.250%)  route 4.332ns (79.750%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4283, unset)         0.672     0.672    c_LSQ_hist/loadQ/clk
                         FDRE                                         r  c_LSQ_hist/loadQ/conflictPReg_13_11_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_hist/loadQ/conflictPReg_13_11_reg/Q
                         net (fo=3, unplaced)         0.676     1.557    c_LSQ_hist/loadQ/conflictPReg_13_11
                         LUT6 (Prop_lut6_I0_O)        0.153     1.710 f  c_LSQ_hist/loadQ/dataQ_13[30]_i_7/O
                         net (fo=5, unplaced)         0.368     2.078    c_LSQ_hist/loadQ/dataQ_13[30]_i_7_n_0
                         LUT3 (Prop_lut3_I0_O)        0.053     2.131 r  c_LSQ_hist/loadQ/dataQ_13[30]_i_3/O
                         net (fo=43, unplaced)        0.419     2.550    c_LSQ_hist/loadQ/dataQ_13[30]_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.053     2.603 r  c_LSQ_hist/loadQ/dataQ_13[31]_i_18/O
                         net (fo=137, unplaced)       0.447     3.050    c_LSQ_hist/loadQ/dataQ_13[31]_i_18_n_0
                         LUT2 (Prop_lut2_I1_O)        0.053     3.103 f  c_LSQ_hist/loadQ/dataQ_13[31]_i_45/O
                         net (fo=4, unplaced)         0.364     3.467    c_LSQ_hist/loadQ/dataQ_13[31]_i_45_n_0
                         LUT6 (Prop_lut6_I3_O)        0.053     3.520 r  c_LSQ_hist/loadQ/dataQ_13[31]_i_37/O
                         net (fo=1, unplaced)         0.363     3.883    c_LSQ_hist/loadQ/dataQ_13[31]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     4.190 r  c_LSQ_hist/loadQ/dataQ_13_reg[31]_i_26/CO[3]
                         net (fo=1, unplaced)         0.008     4.198    c_LSQ_hist/loadQ/dataQ_13_reg[31]_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.258 r  c_LSQ_hist/loadQ/dataQ_13_reg[31]_i_20/CO[3]
                         net (fo=1, unplaced)         0.518     4.776    c_LSQ_hist/loadQ/_T_93423
                         LUT3 (Prop_lut3_I1_O)        0.053     4.829 f  c_LSQ_hist/loadQ/dataQ_13[31]_i_9/O
                         net (fo=1, unplaced)         0.340     5.169    c_LSQ_hist/loadQ/dataQ_13[31]_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.222 r  c_LSQ_hist/loadQ/dataQ_13[31]_i_3/O
                         net (fo=35, unplaced)        0.413     5.635    c_LSQ_hist/loadQ/bypassRequest_13
                         LUT2 (Prop_lut2_I1_O)        0.053     5.688 r  c_LSQ_hist/loadQ/dataQ_13[31]_i_1/O
                         net (fo=32, unplaced)        0.416     6.104    c_LSQ_hist/loadQ/_T_93688
                         FDRE                                         r  c_LSQ_hist/loadQ/dataQ_13_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4283, unset)         0.638     4.638    c_LSQ_hist/loadQ/clk
                         FDRE                                         r  c_LSQ_hist/loadQ/dataQ_13_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_hist/loadQ/dataQ_13_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                 -1.800    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2988.113 ; gain = 71.059 ; free physical = 18999 ; free virtual = 214650
