INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ddr2.xco
XMDF file found: ddr2_xmdf.tcl
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/ddr2.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/ddr2.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/infrastructure.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/infrastructure.
   v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/iodrp_c
ontroller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/
   iodrp_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/iodrp_m
cb_controller.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/
   iodrp_mcb_controller.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/mcb_raw
_wrapper.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/
   mcb_raw_wrapper.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/mcb_sof
t_calibration.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/
   mcb_soft_calibration.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/mcb_sof
t_calibration_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/
   mcb_soft_calibration_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/mcb_ui_
top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/mcb_controller/
   mcb_ui_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/memc_wrapper.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhd
   l/atlys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/rtl/memc_wrapper.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/at
lys_ddr_test_vhdl/ipcore_dir/tmp/_cg/ddr2/user_design/par/ddr2.ucf -view all
-origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ddr2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ddr2'.
