// Seed: 4165436616
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5
);
  wire id_7;
  logic [1  ==  (  1  ) : -1] id_8 = id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd81,
    parameter id_7 = 32'd75
) (
    input tri0 id_0,
    input wand _id_1,
    input uwire id_2,
    input wire id_3,
    output tri0 id_4,
    input wand id_5
    , id_11,
    output tri0 id_6,
    output uwire _id_7,
    output supply1 id_8,
    input tri1 id_9
);
  logic [(  id_1  ) : id_7] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_9,
      id_9,
      id_5
  );
endmodule
