{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701966894633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701966894634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:34:54 2023 " "Processing started: Thu Dec  7 16:34:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701966894634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966894634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegrationAndASM -c IntegrationAndASM " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegrationAndASM -c IntegrationAndASM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966894634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701966895768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701966895768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/vga controller/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/vga controller/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "../VGA Controller/VgaController.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/VGA Controller/VgaController.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/register file/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/register file/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Register File/RegisterFile.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Register File/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/program counter/programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/program counter/programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../Program Counter/ProgramCounter.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Program Counter/ProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/arithmetic logic unit/arithmeticlogicunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/js3910/onedrive - university of bath/documents/ee20021/digital-systems-design-fpga/arithmetic logic unit/arithmeticlogicunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romblock.v 1 1 " "Found 1 design units, including 1 entities, in source file romblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomBlock " "Found entity 1: RomBlock" {  } { { "RomBlock.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RomBlock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionset.sv 1 0 " "Found 1 design units, including 0 entities, in source file instructionset.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionSetPkg (SystemVerilog) " "Found design unit 1: InstructionSetPkg (SystemVerilog)" {  } { { "InstructionSet.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/InstructionSet.sv" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HighRiscSystem.sv(257) " "Verilog HDL information at HighRiscSystem.sv(257): always construct contains both blocking and non-blocking assignments" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701966906798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highriscsystem.sv 7 7 " "Found 7 design units, including 7 entities, in source file highriscsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HighRiscSystem " "Found entity 1: HighRiscSystem" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906799 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bus " "Found entity 2: Bus" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906799 ""} { "Info" "ISGN_ENTITY_NAME" "3 VgaSystem " "Found entity 3: VgaSystem" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906799 ""} { "Info" "ISGN_ENTITY_NAME" "4 BusInPort " "Found entity 4: BusInPort" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906799 ""} { "Info" "ISGN_ENTITY_NAME" "5 BusOutPort " "Found entity 5: BusOutPort" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906799 ""} { "Info" "ISGN_ENTITY_NAME" "6 ProgramMemory " "Found entity 6: ProgramMemory" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906799 ""} { "Info" "ISGN_ENTITY_NAME" "7 DataMemory " "Found entity 7: DataMemory" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highriscprocessor.sv 4 4 " "Found 4 design units, including 4 entities, in source file highriscprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HighRiscProcessor " "Found entity 1: HighRiscProcessor" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906815 ""} { "Info" "ISGN_ENTITY_NAME" "2 InstructionDecoder " "Found entity 2: InstructionDecoder" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906815 ""} { "Info" "ISGN_ENTITY_NAME" "3 FlagsRegister " "Found entity 3: FlagsRegister" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906815 ""} { "Info" "ISGN_ENTITY_NAME" "4 SourceSelector " "Found entity 4: SourceSelector" {  } { { "HighRiscProcessor.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966906815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966906815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HighRiscSystem " "Elaborating entity \"HighRiscSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701966906859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:Ibus " "Elaborating entity \"Bus\" for hierarchy \"Bus:Ibus\"" {  } { { "HighRiscSystem.sv" "Ibus" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906898 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[1\] Bus.Address\[15\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[15\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906904 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[0\] Bus.Address\[14\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[14\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906904 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[13\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[13\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906904 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[4\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[4\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906904 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[12\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[12\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906904 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[3\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[3\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906904 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[11\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[11\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[2\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[2\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[10\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[10\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[1\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[9\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[9\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[0\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[8\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[8\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[7\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[7\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[6\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[6\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[5\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[5\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[4\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[4\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[3\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[3\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[2\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[2\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906905 "|HighRiscSystem|Bus:Ibus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:Dbus " "Elaborating entity \"Bus\" for hierarchy \"Bus:Dbus\"" {  } { { "HighRiscSystem.sv" "Dbus" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906936 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[1\] Bus.Address\[15\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[15\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.BlockInUse\[0\] Bus.Address\[14\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[14\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.BlockInUse\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[13\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[13\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[4\] Bus.Address\[13\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[13\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[4\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[12\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[12\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[3\] Bus.Address\[12\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[12\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[3\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[11\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[11\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[2\] Bus.Address\[11\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[11\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[2\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[10\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[10\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[1\] Bus.Address\[10\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[10\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[9\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[9\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortInUse\[0\] Bus.Address\[9\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[9\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortInUse\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[8\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[8\] Bus.Address\[8\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[8\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[8\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[7\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[7\] Bus.Address\[7\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[7\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[7\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906941 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[6\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[6\] Bus.Address\[6\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[6\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[6\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[5\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[5\] Bus.Address\[5\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[5\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[5\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[4\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[4\] Bus.Address\[4\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[4\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[4\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[3\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[3\] Bus.Address\[3\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[3\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[3\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[2\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[2\] Bus.Address\[2\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[2\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[2\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[1\] Bus.Address\[1\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[1\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.SlaveAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.SlaveAddress\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "Bus.PortAddress\[0\] Bus.Address\[0\] HighRiscSystem.sv(96) " "Bidirectional port \"Bus.Address\[0\]\" at HighRiscSystem.sv(96) has a one-way connection to bidirectional port \"Bus.PortAddress\[0\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 96 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906942 "|HighRiscSystem|Bus:Dbus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighRiscProcessor HighRiscProcessor:iProcesor " "Elaborating entity \"HighRiscProcessor\" for hierarchy \"HighRiscProcessor:iProcesor\"" {  } { { "HighRiscSystem.sv" "iProcesor" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\"" {  } { { "HighRiscProcessor.sv" "iALU" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile HighRiscProcessor:iProcesor\|RegisterFile:iRF " "Elaborating entity \"RegisterFile\" for hierarchy \"HighRiscProcessor:iProcesor\|RegisterFile:iRF\"" {  } { { "HighRiscProcessor.sv" "iRF" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966906998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter HighRiscProcessor:iProcesor\|ProgramCounter:iPC " "Elaborating entity \"ProgramCounter\" for hierarchy \"HighRiscProcessor:iProcesor\|ProgramCounter:iPC\"" {  } { { "HighRiscProcessor.sv" "iPC" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ProgramCounter.sv(26) " "Verilog HDL assignment warning at ProgramCounter.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "../Program Counter/ProgramCounter.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Program Counter/ProgramCounter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701966907008 "|HighRiscSystem|HighRiscProcessor:iProcesor|ProgramCounter:iPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagsRegister HighRiscProcessor:iProcesor\|FlagsRegister:iFlags " "Elaborating entity \"FlagsRegister\" for hierarchy \"HighRiscProcessor:iProcesor\|FlagsRegister:iFlags\"" {  } { { "HighRiscProcessor.sv" "iFlags" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder HighRiscProcessor:iProcesor\|InstructionDecoder:iDecoder " "Elaborating entity \"InstructionDecoder\" for hierarchy \"HighRiscProcessor:iProcesor\|InstructionDecoder:iDecoder\"" {  } { { "HighRiscProcessor.sv" "iDecoder" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SourceSelector HighRiscProcessor:iProcesor\|SourceSelector:iAluMuxA " "Elaborating entity \"SourceSelector\" for hierarchy \"HighRiscProcessor:iProcesor\|SourceSelector:iAluMuxA\"" {  } { { "HighRiscProcessor.sv" "iAluMuxA" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscProcessor.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:iProgramMemory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:iProgramMemory\"" {  } { { "HighRiscSystem.sv" "iProgramMemory" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomBlock ProgramMemory:iProgramMemory\|RomBlock:iRom " "Elaborating entity \"RomBlock\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\"" {  } { { "HighRiscSystem.sv" "iRom" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\"" {  } { { "RomBlock.v" "altsyncram_component" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RomBlock.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\"" {  } { { "RomBlock.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RomBlock.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Program.mif " "Parameter \"init_file\" = \"Program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966907343 ""}  } { { "RomBlock.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RomBlock.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966907343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gi1 " "Found entity 1: altsyncram_4gi1" {  } { { "db/altsyncram_4gi1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_4gi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966907410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966907410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gi1 ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated " "Elaborating entity \"altsyncram_4gi1\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2k2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2k2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2k2 " "Found entity 1: altsyncram_t2k2" {  } { { "db/altsyncram_t2k2.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_t2k2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966907459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966907459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t2k2 ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1 " "Elaborating entity \"altsyncram_t2k2\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1\"" {  } { { "db/altsyncram_4gi1.tdf" "altsyncram1" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_4gi1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966907659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966907659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_t2k2.tdf" "decode4" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_t2k2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966907699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966907699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_t2k2.tdf" "rden_decode_a" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_t2k2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966907746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966907746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1\|mux_4hb:mux6 " "Elaborating entity \"mux_4hb\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|altsyncram_t2k2:altsyncram1\|mux_4hb:mux6\"" {  } { { "db/altsyncram_t2k2.tdf" "mux6" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_t2k2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966907747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4gi1.tdf" "mgl_prim2" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_4gi1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966908571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_4gi1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_4gi1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966908601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1347571527 " "Parameter \"NODE_NAME\" = \"1347571527\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966908601 ""}  } { { "db/altsyncram_4gi1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_4gi1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966908601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966908739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966908866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ProgramMemory:iProgramMemory\|RomBlock:iRom\|altsyncram:altsyncram_component\|altsyncram_4gi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:iDataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:iDataMemory\"" {  } { { "HighRiscSystem.sv" "iDataMemory" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DataMemory:iDataMemory\|RAM:iRAM " "Elaborating entity \"RAM\" for hierarchy \"DataMemory:iDataMemory\|RAM:iRAM\"" {  } { { "HighRiscSystem.sv" "iRAM" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Data.mif " "Parameter \"init_file\" = \"Data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909225 ""}  } { { "RAM.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966909225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mp1 " "Found entity 1: altsyncram_3mp1" {  } { { "db/altsyncram_3mp1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_3mp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966909262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966909262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mp1 DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated " "Elaborating entity \"altsyncram_3mp1\" for hierarchy \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2g2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2g2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2g2 " "Found entity 1: altsyncram_c2g2" {  } { { "db/altsyncram_c2g2.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_c2g2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966909316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966909316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2g2 DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|altsyncram_c2g2:altsyncram1 " "Elaborating entity \"altsyncram_c2g2\" for hierarchy \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|altsyncram_c2g2:altsyncram1\"" {  } { { "db/altsyncram_3mp1.tdf" "altsyncram1" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_3mp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3mp1.tdf" "mgl_prim2" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_3mp1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3mp1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_3mp1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"DataMemory:iDataMemory\|RAM:iRAM\|altsyncram:altsyncram_component\|altsyncram_3mp1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966909415 ""}  } { { "db/altsyncram_3mp1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_3mp1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966909415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusInPort BusInPort:iI " "Elaborating entity \"BusInPort\" for hierarchy \"BusInPort:iI\"" {  } { { "HighRiscSystem.sv" "iI" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusOutPort BusOutPort:iO " "Elaborating entity \"BusOutPort\" for hierarchy \"BusOutPort:iO\"" {  } { { "HighRiscSystem.sv" "iO" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaSystem VgaSystem:iVga " "Elaborating entity \"VgaSystem\" for hierarchy \"VgaSystem:iVga\"" {  } { { "HighRiscSystem.sv" "iVga" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaSystem:iVga\|VgaController:iControl " "Elaborating entity \"VgaController\" for hierarchy \"VgaSystem:iVga\|VgaController:iControl\"" {  } { { "HighRiscSystem.sv" "iControl" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966909577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VgaController.sv(53) " "Verilog HDL assignment warning at VgaController.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "../VGA Controller/VgaController.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/VGA Controller/VgaController.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701966909577 "|HighRiscSystem|VgaSystem:iVga|VgaController:iControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VgaController.sv(56) " "Verilog HDL assignment warning at VgaController.sv(56): truncated value with size 32 to match size of target (11)" {  } { { "../VGA Controller/VgaController.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/VGA Controller/VgaController.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701966909578 "|HighRiscSystem|VgaSystem:iVga|VgaController:iControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VgaController.sv(69) " "Verilog HDL assignment warning at VgaController.sv(69): truncated value with size 32 to match size of target (11)" {  } { { "../VGA Controller/VgaController.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/VGA Controller/VgaController.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701966909578 "|HighRiscSystem|VgaSystem:iVga|VgaController:iControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VgaController.sv(70) " "Verilog HDL assignment warning at VgaController.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "../VGA Controller/VgaController.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/VGA Controller/VgaController.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701966909578 "|HighRiscSystem|VgaSystem:iVga|VgaController:iControl"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701966909894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.07.16:35:12 Progress: Loading sld13bffa07/alt_sld_fab_wrapper_hw.tcl " "2023.12.07.16:35:12 Progress: Loading sld13bffa07/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966912647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966914211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966914283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966915536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966915633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966915725 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966915870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966915883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966915883 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701966916554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13bffa07/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13bffa07/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld13bffa07/alt_sld_fab.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/ip/sld13bffa07/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966916753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966916753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966916829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966916829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966916839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966916839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966916893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966916893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966916971 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966916971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966916971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/ip/sld13bffa07/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966917032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966917032 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "HighRiscProcessor:iProcesor\|RegisterFile:iRF\|Registers " "RAM logic \"HighRiscProcessor:iProcesor\|RegisterFile:iRF\|Registers\" is uninferred due to asynchronous read logic" {  } { { "../Register File/RegisterFile.sv" "Registers" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Register File/RegisterFile.sv" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701966918218 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701966918218 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VgaSystem:iVga\|VgaRam_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VgaSystem:iVga\|VgaRam_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VgaSystem:iVga\|VgaRam_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VgaSystem:iVga\|VgaRam_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701966918595 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701966918595 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701966918595 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|Mod0\"" {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "Mod0" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701966918605 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|Div0\"" {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "Div0" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701966918605 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701966918605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VgaSystem:iVga\|altsyncram:VgaRam_rtl_0 " "Elaborated megafunction instantiation \"VgaSystem:iVga\|altsyncram:VgaRam_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966918648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VgaSystem:iVga\|altsyncram:VgaRam_rtl_0 " "Instantiated megafunction \"VgaSystem:iVga\|altsyncram:VgaRam_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966918648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gn1 " "Found entity 1: altsyncram_4gn1" {  } { { "db/altsyncram_4gn1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_4gn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966918688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966918688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VgaSystem:iVga\|altsyncram:VgaRam_rtl_1 " "Elaborated megafunction instantiation \"VgaSystem:iVga\|altsyncram:VgaRam_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966918741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VgaSystem:iVga\|altsyncram:VgaRam_rtl_1 " "Instantiated megafunction \"VgaSystem:iVga\|altsyncram:VgaRam_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918741 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966918741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dq1 " "Found entity 1: altsyncram_0dq1" {  } { { "db/altsyncram_0dq1.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/altsyncram_0dq1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966918788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966918788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Mod0\"" {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966918929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Mod0 " "Instantiated megafunction \"HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966918929 ""}  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966918929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jo " "Found entity 1: lpm_divide_2jo" {  } { { "db/lpm_divide_2jo.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/lpm_divide_2jo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966918971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966918971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/abs_divider_8dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966918987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966918987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966919015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966919015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6p9 " "Found entity 1: lpm_abs_6p9" {  } { { "db/lpm_abs_6p9.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/lpm_abs_6p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966919056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966919056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Div0\"" {  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966919089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Div0 " "Instantiated megafunction \"HighRiscProcessor:iProcesor\|ArithmeticLogicUnit:iALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966919089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966919089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966919089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966919089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701966919089 ""}  } { { "../Arithmetic Logic Unit/ArithmeticLogicUnit.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Arithmetic Logic Unit/ArithmeticLogicUnit.sv" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701966919089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vqo " "Found entity 1: lpm_divide_vqo" {  } { { "db/lpm_divide_vqo.tdf" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/db/lpm_divide_vqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701966919126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966919126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701966921130 "|HighRiscSystem|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701966921130 "|HighRiscSystem|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701966921130 "|HighRiscSystem|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701966921130 "|HighRiscSystem|VGA_G[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701966921130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966921269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966923746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AluFpgaTop 591 " "Ignored 591 assignments for entity \"AluFpgaTop\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|pll0\|fbout -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|pll0\|fbout -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].read_capture_clk_buffer -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].read_capture_clk_buffer -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].read_capture_clk_buffer -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].read_capture_clk_buffer -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].read_capture_clk_buffer -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].read_capture_clk_buffer -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].read_capture_clk_buffer -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].read_capture_clk_buffer -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_mem_stable_n -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_mem_stable_n -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_n -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_n -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst -entity AluFpgaTop " "Assignment for entity set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst -entity AluFpgaTop was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity AluFpgaTop -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity AluFpgaTop -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701966923914 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701966923914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/output_files/IntegrationAndASM.map.smsg " "Generated suppressed messages file C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/output_files/IntegrationAndASM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966924132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701966924949 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701966924949 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701966925190 "|HighRiscSystem|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701966925190 "|HighRiscSystem|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "HighRiscSystem.sv" "" { Text "C:/Users/js3910/OneDrive - University of Bath/Documents/EE20021/Digital-Systems-Design-FPGA/Integration and ASM/HighRiscSystem.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701966925190 "|HighRiscSystem|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701966925190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3679 " "Implemented 3679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701966925198 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701966925198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3490 " "Implemented 3490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701966925198 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701966925198 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701966925198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701966925198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 667 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 667 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701966925243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:35:25 2023 " "Processing ended: Thu Dec  7 16:35:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701966925243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701966925243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701966925243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701966925243 ""}
