$date
	Tue Dec 31 22:51:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 2 % A $end
$var parameter 2 & B $end
$var parameter 2 ' C $end
$var parameter 2 ( D $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 ! out $end
$var reg 2 * present_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1"
#20
0"
#25
1"
#30
b1 )
0"
1#
#35
b1 *
1"
#40
b10 )
0"
0#
#45
b0 )
b10 *
1"
#50
b11 )
0"
1#
#55
1!
b1 )
b11 *
1"
#60
b10 )
0"
0#
#65
0!
b0 )
b10 *
1"
#70
0"
#75
b0 *
1"
#80
b1 )
0"
1#
#85
b1 *
1"
#90
0"
#95
1"
#100
b10 )
0"
0#
#105
b0 )
b10 *
1"
#110
b11 )
0"
1#
#115
1!
b1 )
b11 *
1"
#120
b10 )
0"
0#
#125
0!
b0 )
b10 *
1"
#130
b11 )
0"
1#
#135
1!
b1 )
b11 *
1"
#140
b10 )
0"
0#
#145
0!
b0 )
b10 *
1"
#150
0"
#155
b0 *
1"
#160
0"
