<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="EsperimentiVitisHLS/source/temp.c:125:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 4 has been inferred" BundleName="gmem" VarName="c" ParentFunc="axi_encrypt" Length="4" Direction="read" AccessID="c12seq" OrigID="islist entry.load.46 entry.load.49 entry.load.52 entry.load.55" OrigAccess-DebugLoc="isList EsperimentiVitisHLS/source/temp.c:125:18 EsperimentiVitisHLS/source/temp.c:126:18 EsperimentiVitisHLS/source/temp.c:127:18 EsperimentiVitisHLS/source/temp.c:128:18" OrigDirection="islist read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="EsperimentiVitisHLS/source/temp.c:130:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="m" ParentFunc="axi_encrypt" Length="2" Direction="read" AccessID="m13seq" OrigID="islist entry.load.62 entry.load.65" OrigAccess-DebugLoc="isList EsperimentiVitisHLS/source/temp.c:130:18 EsperimentiVitisHLS/source/temp.c:131:18" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="EsperimentiVitisHLS/source/temp.c:133:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="ad" ParentFunc="axi_encrypt" Length="2" Direction="read" AccessID="ad14seq" OrigID="islist entry.load.72 entry.load.75" OrigAccess-DebugLoc="isList EsperimentiVitisHLS/source/temp.c:133:18 EsperimentiVitisHLS/source/temp.c:134:18" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="EsperimentiVitisHLS/source/temp.c:136:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="nsec" ParentFunc="axi_encrypt" Length="2" Direction="read" AccessID="nsec15seq" OrigID="islist entry.load.82 entry.load.85" OrigAccess-DebugLoc="isList EsperimentiVitisHLS/source/temp.c:136:18 EsperimentiVitisHLS/source/temp.c:137:18" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="EsperimentiVitisHLS/source/temp.c:139:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="npub" ParentFunc="axi_encrypt" Length="2" Direction="read" AccessID="npub16seq" OrigID="islist entry.load.92 entry.load.95" OrigAccess-DebugLoc="isList EsperimentiVitisHLS/source/temp.c:139:18 EsperimentiVitisHLS/source/temp.c:140:18" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="EsperimentiVitisHLS/source/temp.c:142:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="k" ParentFunc="axi_encrypt" Length="2" Direction="read" AccessID="k17seq" OrigID="islist entry.load.102 entry.load.105" OrigAccess-DebugLoc="isList EsperimentiVitisHLS/source/temp.c:142:18 EsperimentiVitisHLS/source/temp.c:143:18" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="EsperimentiVitisHLS/source/temp.c:125:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="c" ParentFunc="axi_encrypt" OrigID="c12seq" OrigAccess-DebugLoc="EsperimentiVitisHLS/source/temp.c:125:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="EsperimentiVitisHLS/source/temp.c:130:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="m" ParentFunc="axi_encrypt" OrigID="m13seq" OrigAccess-DebugLoc="EsperimentiVitisHLS/source/temp.c:130:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="EsperimentiVitisHLS/source/temp.c:133:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="ad" ParentFunc="axi_encrypt" OrigID="ad14seq" OrigAccess-DebugLoc="EsperimentiVitisHLS/source/temp.c:133:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="EsperimentiVitisHLS/source/temp.c:136:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="nsec" ParentFunc="axi_encrypt" OrigID="nsec15seq" OrigAccess-DebugLoc="EsperimentiVitisHLS/source/temp.c:136:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="EsperimentiVitisHLS/source/temp.c:139:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="npub" ParentFunc="axi_encrypt" OrigID="npub16seq" OrigAccess-DebugLoc="EsperimentiVitisHLS/source/temp.c:139:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="EsperimentiVitisHLS/source/temp.c:142:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="k" ParentFunc="axi_encrypt" OrigID="k17seq" OrigAccess-DebugLoc="EsperimentiVitisHLS/source/temp.c:142:18" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="EsperimentiVitisHLS/source/temp.c:125:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 4 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="4" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="EsperimentiVitisHLS/source/temp.c:130:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="EsperimentiVitisHLS/source/temp.c:133:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="EsperimentiVitisHLS/source/temp.c:136:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="EsperimentiVitisHLS/source/temp.c:139:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="EsperimentiVitisHLS/source/temp.c:142:18" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 64 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="64" Direction="read"/>
</VitisHLS:BurstInfo>

