Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jul 20 18:37:21 2023
| Host         : nb running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_methodology -file soc_axi_lite_top_methodology_drc_routed.rpt -pb soc_axi_lite_top_methodology_drc_routed.pb -rpx soc_axi_lite_top_methodology_drc_routed.rpx
| Design       : soc_axi_lite_top
| Device       : xc7a200tfbg676-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 344
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints         | 4          |
| TIMING-16 | Warning  | Large setup violation                                             | 69         |
| TIMING-18 | Warning  | Missing input or output delay                                     | 54         |
| TIMING-20 | Warning  | Non-clocked latch                                                 | 203        |
| TIMING-24 | Warning  | Overridden Max delay datapath only                                | 10         |
| TIMING-47 | Warning  | False path or asynchronous clock group between synchronous clocks | 2          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name            | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source            | 1          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item0/d_reg_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/d_reg_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_cpu/mycpu_cache_item/dcache_item/cache_table_item/cache_way_item1/d_reg_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[310]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[160]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[146]_replica_2/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[172]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[191]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[144]_replica_1/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[176]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[342]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[309]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[329]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[178]_replica_4/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[181]_replica_1/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[178]_replica_3/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.053 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[173]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[149]_replica_1/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[159]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[345]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[198]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[299]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[144]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.074 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[328]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_replica_1/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[178]_replica_5/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]_replica_1/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[178]_replica_2/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[311]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[200]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]_replica_2/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[204]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[335]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[166]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[313]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[161]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[343]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[151]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.151 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[146]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[152]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[144]_replica/C (clocked by cpu_clk_clk_pll) and u_cpu/sramaxibridge_item/FSM_onehot_w_cs_reg[0]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.153 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[157]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.160 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[312]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[186]_replica_1/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[143]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]_replica_2/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[300]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]_replica_3/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[158]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[193]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[181]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]_replica_1/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[203]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.198 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[185]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[199]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[331]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[167]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[189]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.225 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[149]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.247 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[182]_replica_3/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.275 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[147]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[150]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[341]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.308 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[344]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[186]_replica/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[145]_rep__0_replica_2/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.479 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[202]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[184]/C (clocked by cpu_clk_clk_pll) and u_cpu/mycpu_cache_item/cpu/ExStageI/IDEXI/to_now_obus_reg[170]/D (clocked by cpu_clk_clk_pll). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn_key_row[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn_key_row[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn_key_row[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn_key_row[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn_step[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on btn_step[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on switch[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on switch[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on switch[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on switch[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on switch[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on switch[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on switch[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on switch[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on btn_key_col[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on btn_key_col[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on btn_key_col[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on btn_key_col[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led_rg0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on led_rg0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led_rg1[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led_rg1[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on num_a_g[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on num_a_g[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on num_a_g[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on num_a_g[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on num_a_g[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on num_a_g[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on num_a_g[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on num_csn[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on num_csn[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on num_csn[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on num_csn[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on num_csn[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on num_csn[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on num_csn[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on num_csn[7] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][10] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][11] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][12] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][13] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][14] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][15] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][16] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][17] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][18] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][19] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][20] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][21] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][22] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][23] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][24] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][25] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][26] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][27] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][28] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][29] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][2] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][30] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][31] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][3] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][4] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][5] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][6] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][7] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][8] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[0][9] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[0][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][10] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][11] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][12] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][13] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][14] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][15] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][16] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][17] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][18] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][19] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][20] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][21] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][22] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][23] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][24] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][25] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][26] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][27] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][28] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][29] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][2] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][30] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][31] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][3] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][4] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][5] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][6] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][7] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][8] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[1][9] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[1][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][10] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][11] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][12] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][13] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][14] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][15] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][16] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][17] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][18] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][19] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][20] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][21] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][22] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][23] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][24] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][25] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][26] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][27] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][28] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][29] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][2] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][30] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][31] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][3] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][4] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][5] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][6] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][7] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][8] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[2][9] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[2][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][10] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][11] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][12] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][13] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][14] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][15] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][16] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][17] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][18] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][19] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][20] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][21] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][22] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][23] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][24] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][25] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][26] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][27] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][28] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][29] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][2] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][30] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][31] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][3] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][4] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][5] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][6] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][7] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][8] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/axi_w_data_reg[3][9] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/axi_w_data_reg[3][9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[10] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[11] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[12] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[13] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[14] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[15] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[16] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[17] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[18] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[19] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[20] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[21] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[22] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[23] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[24] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[25] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[26] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[27] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[28] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[29] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#151 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[2] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#152 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[30] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#153 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[31] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#154 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[3] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#155 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[4] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#156 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[5] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#157 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[6] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#158 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[7] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#159 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[8] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#160 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_araddr_reg[9] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_araddr_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#161 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_arid_reg[0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_arid_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#162 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_arlen_reg[1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_arlen_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#163 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_arsize_reg[1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_arsize_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#164 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#165 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[10] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#166 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[11] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#167 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[12] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#168 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[13] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#169 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[14] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#170 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[15] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#171 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[16] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#172 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[17] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#173 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[18] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#174 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[19] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#175 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#176 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[20] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#177 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[21] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#178 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[22] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#179 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[23] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#180 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[24] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#181 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[25] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#182 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[26] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#183 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[27] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#184 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[28] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#185 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[29] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#186 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[2] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#187 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[30] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#188 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[31] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#189 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[3] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#190 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[4] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#191 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[5] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#192 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[6] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#193 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[7] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#194 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[8] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#195 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awaddr_reg[9] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awaddr_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#196 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awlen_reg[1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awlen_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#197 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_awsize_reg[1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_awsize_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#198 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_wlast_reg cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_wlast_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#199 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_wstrb_reg[0] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_wstrb_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#200 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_wstrb_reg[1] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_wstrb_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#201 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_wstrb_reg[2] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_wstrb_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#202 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/m_wstrb_reg[3] cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/m_wstrb_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#203 Warning
Non-clocked latch  
The latch u_cpu/sramaxibridge_item/write_count_reg_sub_reg cannot be properly analyzed as its control pin u_cpu/sramaxibridge_item/write_count_reg_sub_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 4 in the Timing Constraints window in Vivado IDE) between clocks sys_clk_clk_pll and cpu_clk_clk_pll overrides a set_max_delay -datapath_only (position 22). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 4 in the Timing Constraints window in Vivado IDE) between clocks sys_clk_clk_pll and cpu_clk_clk_pll overrides a set_max_delay -datapath_only (position 26). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 4 in the Timing Constraints window in Vivado IDE) between clocks sys_clk_clk_pll and cpu_clk_clk_pll overrides a set_max_delay -datapath_only (position 28). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 4 in the Timing Constraints window in Vivado IDE) between clocks sys_clk_clk_pll and cpu_clk_clk_pll overrides a set_max_delay -datapath_only (position 34). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 4 in the Timing Constraints window in Vivado IDE) between clocks sys_clk_clk_pll and cpu_clk_clk_pll overrides a set_max_delay -datapath_only (position 36). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks cpu_clk_clk_pll and sys_clk_clk_pll overrides a set_max_delay -datapath_only (position 18). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks cpu_clk_clk_pll and sys_clk_clk_pll overrides a set_max_delay -datapath_only (position 20). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks cpu_clk_clk_pll and sys_clk_clk_pll overrides a set_max_delay -datapath_only (position 24). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks cpu_clk_clk_pll and sys_clk_clk_pll overrides a set_max_delay -datapath_only (position 30). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 5 in the Timing Constraints window in Vivado IDE) between clocks cpu_clk_clk_pll and sys_clk_clk_pll overrides a set_max_delay -datapath_only (position 32). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-47#1 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks cpu_clk_clk_pll and sys_clk_clk_pll (see constraint position 5 in the Timing Constraint window in Vivado IDE). It is not recommended to cover synchronous clock domains with constraints that prevent timing analysis as the design could fail in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path or asynchronous clock group between synchronous clocks  
A False Path timing constraint is set between synchronous clocks sys_clk_clk_pll and cpu_clk_clk_pll (see constraint position 4 in the Timing Constraint window in Vivado IDE). It is not recommended to cover synchronous clock domains with constraints that prevent timing analysis as the design could fail in hardware.
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk] (Source: /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc (Line: 5))
Previous: create_clock -period 10.000 [get_ports clk] (Source: /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk] (Source: /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/run_vivado/constraints/soc_lite_top.xdc (Line: 5))
Previous: create_clock -period 10.000 [get_ports clk] (Source: /home/ysyx/weihui/la32_7pipline-cpu-master/mycpu_env/soc_verify/soc_axi/rtl/xilinx_ip/clk_pll/clk_pll.xdc (Line: 56))
Related violations: <none>


