<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>CORE16550</spirit:name>
  <spirit:version>3.3.105</spirit:version>
  <spirit:busInterfaces>
  <spirit:busInterface>
    <spirit:name>APBslave</spirit:name>
    <spirit:busType spirit:vendor="AMBA" spirit:library="AMBA2" spirit:name="APB" spirit:version="r0p0"/>
    <spirit:slave>
      <spirit:memoryMapRef spirit:memoryMapRef="RegisterMap" /></spirit:slave>
    <spirit:signalMap>
      <spirit:signalName>
        <spirit:componentSignalName>PADDR</spirit:componentSignalName><spirit:busSignalName>PADDR</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PENABLE</spirit:componentSignalName><spirit:busSignalName>PENABLE</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PRDATA</spirit:componentSignalName><spirit:busSignalName>PRDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PSEL</spirit:componentSignalName><spirit:busSignalName>PSELx</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PWDATA</spirit:componentSignalName><spirit:busSignalName>PWDATA</spirit:busSignalName></spirit:signalName>
      <spirit:signalName>
        <spirit:componentSignalName>PWRITE</spirit:componentSignalName><spirit:busSignalName>PWRITE</spirit:busSignalName></spirit:signalName></spirit:signalMap>
    <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  <spirit:memoryMap>
    <spirit:name>RegisterMap</spirit:name>
    <spirit:addressBlock>
      <spirit:baseAddress>0x0</spirit:baseAddress>
      <spirit:range>0x20</spirit:range>
      <spirit:width>8</spirit:width>
      <spirit:register>
        <spirit:name>RBR</spirit:name>
        <spirit:addressOffset>0x00</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-only</spirit:access>
        <spirit:description>Receive Buffer Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>THR</spirit:name>
        <spirit:addressOffset>0x00</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>write-only</spirit:access>
        <spirit:description>Transmit Holding Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>DLR</spirit:name>
        <spirit:addressOffset>0x00</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x01</spirit:resetValue>
        <spirit:description>Divisor Latch(LSB) Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>DMR</spirit:name>
        <spirit:addressOffset>0x04</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Divisor Latch(MSB) Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>IER</spirit:name>
        <spirit:addressOffset>0x04</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
          <spirit:field>
            <spirit:name>ERBFI</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Enables Received Data Available Interrupt. 0 - Disabled; 1 - Enabled</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>ETBEI</spirit:name>
            <spirit:bitOffset>1</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Enables the Transmitter Holding Register Empty Interrupt. 0 - Disabled; 1 - Enabled</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>ELSI</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Enables the Receiver Line Status Interrupt. 0 - Disabled; 1 - Enabled</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>EDSSI</spirit:name>
            <spirit:bitOffset>3</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description> Enables the Modem Status Interrupt 0 - Disabled; 1 - Enabled</spirit:description>
          </spirit:field>
        <spirit:description>Interrupt Enable Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>IIR</spirit:name>
        <spirit:addressOffset>0x08</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-only</spirit:access>
        <spirit:resetValue>0x01</spirit:resetValue>
          <spirit:field>
            <spirit:name>IIR</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>4</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Interrupt Identification bits.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Mode</spirit:name>
            <spirit:bitOffset>6</spirit:bitOffset>
            <spirit:bitWidth>2</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>11 - FIFO mode</spirit:description>
          </spirit:field>
        <spirit:description>Interrupt Identification</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>FCR</spirit:name>
        <spirit:addressOffset>0x08</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>write-only</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
          <spirit:field>
            <spirit:name>Bit0</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>write-only</spirit:access>
            <spirit:description>Enables both the TX and RX FIFOs. This bit must be set to 1 when other FCR bits are written to or they will not be programmed.  0 - Disabled; 1 - Enabled</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Bit1</spirit:name>
            <spirit:bitOffset>1</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>write-only</spirit:access>
            <spirit:description>Clears all bytes in the RX FIFO and resets its counter logic. The shift register is not cleared.  0 - Disabled; 1 - Enabled</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Bit2</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>write-only</spirit:access>
            <spirit:description>Clears all bytes in the TX FIFO and resets its counter logic. The shift register is not cleared.  0 - Disabled; 1 - Enabled</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Bit3</spirit:name>
            <spirit:bitOffset>3</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>write-only</spirit:access>
            <spirit:description>Enables RXRDYN and TXRDYN pins when set to 1. Otherwise, they are disabled.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Bit6</spirit:name>
            <spirit:bitOffset>6</spirit:bitOffset>
            <spirit:bitWidth>2</spirit:bitWidth>
            <spirit:access>write-only</spirit:access>
            <spirit:description>These bits are used to set the trigger level for the RX FIFO interrupt. RX FIFO Trigger Level: 0 - 1; 1 - 4; 2 - 8; 3 - 14</spirit:description>
          </spirit:field>
        <spirit:description>FIFO Control Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>LCR</spirit:name>
        <spirit:addressOffset>0x0C</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
          <spirit:field>
            <spirit:name>WLS</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>2</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Word Length Select: 00 - 5 bits; 01 - 6 bits; 10 - 7 bits; 11 - 8 bits</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>STB</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Number of Stop Bits: 0 - 1 stop bit; 1 - 1.5 stop bits when WLS = 00, 2 stop bits in other cases</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>PEN</spirit:name>
            <spirit:bitOffset>3</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Parity Enable 0 - Disabled; 1 - Enabled. Parity is added in transmission and checked in receiving.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>EPS</spirit:name>
            <spirit:bitOffset>4</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Even Parity Select 0 - Odd parity; 1 - Even parity</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>SP</spirit:name>
            <spirit:bitOffset>5</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Stick Parity 0 - Disabled; 1 - Enabled When stick parity is enabled, it works as follows: Bits 4..3, 11 - 0 will be sent as a parity bit, and checked in receiving.  01 - 1 will be sent as a parity bit, and checked in receiving.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>SB</spirit:name>
            <spirit:bitOffset>6</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Set Break 0 - Disabled 1 - Set break. SOUT is forced to 0. This does not have any effect on transmitter logic. The break is disabled by setting the bit to 0.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>DLAB</spirit:name>
            <spirit:bitOffset>7</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Divisor Latch Access Bit 0 - Disabled. Normal addressing mode in use 1 - Enabled. Enables access to the Divisor Latch registers during read or write operation to addresses 0 and 1.</spirit:description>
          </spirit:field>
        <spirit:description>Line Control Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>MCR</spirit:name>
        <spirit:addressOffset>0x10</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
          <spirit:field>
            <spirit:name>DTR</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Controls the Data Terminal Ready (DTRn) output.  0 - DTRn &lt;= 1; 1 - DTRn &lt;= 0</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>RTS</spirit:name>
            <spirit:bitOffset>1</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Controls the Request to Send (RTSn) output.  0 - RTSn &lt;= 1; 1 - RTSn &lt;= 0</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Out1</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Controls the Output1 (OUT1n) signal.  0 - OUT1n &lt;= 1; 1 - OUT1n &lt;= 0</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Out2</spirit:name>
            <spirit:bitOffset>3</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Controls the Output2 (OUT2n) signal.  0 - OUT2n &lt;=1; 1 - OUT2n &lt;=0</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>Loop</spirit:name>
            <spirit:bitOffset>4</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:description>Loop enable bit 0 - Disabled; 1 - Enabled. The following happens in loop mode: SOUT is set to 1. The SIN, DSRn, CTSn, RIn, and DCDn inputs are disconnected.  The output of the Transmitter Shift Register is looped back into the Receiver Shift Register. The modem control outputs (DTRn, RTSn, OUT1n, and OUT2n) are connected internally to the modem control inputs, and the modem control output pins are set at 1. In loopback mode, the transmitted data is immediately received, allowing the CPU to check the operation of the UART. The interrupts are operating in loop mode.</spirit:description>
          </spirit:field>
        <spirit:description>Modem Control Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>LSR</spirit:name>
        <spirit:addressOffset>0x14</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-only</spirit:access>
        <spirit:resetValue>0x60</spirit:resetValue>
          <spirit:field>
            <spirit:name>DR</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Data Ready indicator 1 when a data byte has been received and stored in the FIFO. DR is cleared to 0 when the CPU reads the data from the FIFO.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>OE</spirit:name>
            <spirit:bitOffset>1</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Overrun Error indicator Indicates that the new byte was received before the CPU read the byte from the receive buffer, and that the earlier data byte was destroyed. OE is cleared when the CPU reads the Line Status Register. If the data continues to fill the FIFO beyond the trigger level, an overrun error will occur once the FIFO is full and the next character has been completely received in the shift register. The character in the shift register is overwritten, but it is not transferred to the FIFO.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>PE</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Parity Error indicator Indicates that the received byte had a parity error. PE is cleared when the CPU reads the Line Status Register. This error is revealed to the CPU when its associated character is at the top of the FIFO.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>FE</spirit:name>
            <spirit:bitOffset>3</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description> Framing Error indicator Indicates that the received byte did not have a valid Stop bit. FE is cleared when the CPU reads the Line Status Register. The UART will try to resynchronize after a framing error. To do this, it assumes that the framing error was due to the next start bit, so it samples this start bit twice, and then starts receiving the data.  This error is revealed to the CPU when its associated character is at the top of the FIFO.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>BI</spirit:name>
            <spirit:bitOffset>4</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Break Interrupt indicator Indicates that the received data is at 0 longer than a full word transmission time (start bit + data bits + parity + stop bits). BI is cleared when the CPU reads the Line Status Register. This error is revealed to the CPU when its associated character is at the top of the FIFO. When break occurs, only one zero character is loaded into the FIFO.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>THRE</spirit:name>
            <spirit:bitOffset>5</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description> Transmitter Holding Register Empty indicator Indicates that the UART is ready to transmit a new data byte. THRE causes an interrupt to the CPU when bit 1 (ETBEI) in the Interrupt Enable Register is 1.  This bit is set when the TX FIFO is empty. It is cleared when at least one byte is written to the TX FIFO.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>TEMT</spirit:name>
            <spirit:bitOffset>6</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description> Transmitter Empty indicator This bit is set to 1 when both the transmitter FIFO and shift registers are empty.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>FIER</spirit:name>
            <spirit:bitOffset>7</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description> This bit is set when there is at least one parity error, framing error, or break indication in the FIFO. FIER is cleared when the CPU reads the LSR if there are no subsequent errors in the FIFO.</spirit:description>
          </spirit:field>
        <spirit:description>Line Status Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>MSR</spirit:name>
        <spirit:addressOffset>0x18</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-only</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
          <spirit:field>
            <spirit:name>DCTS</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Delta Clear to Send indicator.  Indicates that the CTSn input has changed state since the last time it was read by the CPU.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>DDSR</spirit:name>
            <spirit:bitOffset>1</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Delta Data Set Ready indicator Indicates that the DSRn input has changed state since the last time it was read by the CPU.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>TERI</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Trailing Edge of Ring Indicator detector. Indicates that RI input has changed from 0 to 1.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>DDCD</spirit:name>
            <spirit:bitOffset>3</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Delta Data Carrier Detect indicator Indicates that DCD input has changed state.  NOTE: Whenever bit 0, 1, 2, or 3 is set to 1, a Modem Status Interrupt is generated.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>CTS</spirit:name>
            <spirit:bitOffset>4</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Clear to Send The complement of the CTSn input. When bit 4 of the Modem Control Register (MCR) is set to 1 (loop), this bit is equivalent to DTR in the MCR.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>DSR</spirit:name>
            <spirit:bitOffset>5</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Data Set Ready The complement of the DSR input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to RTSn in the MCR.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>RI</spirit:name>
            <spirit:bitOffset>6</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Ring Indicator The complement of the RIn input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to OUT1 in the MCR.</spirit:description>
          </spirit:field>
          <spirit:field>
            <spirit:name>DCD</spirit:name>
            <spirit:bitOffset>7</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
            <spirit:description>Data Carrier Detect The complement of DCDn input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to OUT2 in the MCR.</spirit:description>
          </spirit:field>
        <spirit:description>Modem Status Register</spirit:description>
      </spirit:register>
      <spirit:register>
        <spirit:name>SR</spirit:name>
        <spirit:addressOffset>0x1C</spirit:addressOffset>
        <spirit:size>8</spirit:size>
        <spirit:access>read-write</spirit:access>
        <spirit:resetValue>0x00</spirit:resetValue>
        <spirit:description>Scratch Register</spirit:description>
      </spirit:register>
    </spirit:addressBlock>
    <spirit:bitsInLau>32</spirit:bitsInLau>
  </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-Fusion-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-APA-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3P-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3PE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-IGLOO-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-IGLOOE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AX-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTAXS-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-SmartFusion-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-SmartFusion2-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTG4-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-Base-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-Fusion-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-APA-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3P-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-SmartFusion-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-SmartFusion2-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTG4-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-A3PE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-IGLOO-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-IGLOOE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-AX-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VHDLSource-RTAXS-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Fusion-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-APA-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3P-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3PE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-IGLOO-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-IGLOOE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AX-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTAXS-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-SmartFusion-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-SmartFusion2-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTG4-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Fusion-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-APA-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3P-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-SmartFusion-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-SmartFusion2-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTG4-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-A3PE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-IGLOO-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-IGLOOE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-AX-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-RTAXS-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>USER_TB_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VHDL_STIMULUS_FILESET-O</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_STIMULUS_FILESET-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VHDL_ANY_SIMULATION_FILESET"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-Fusion-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-SmartFusion-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-SmartFusion2-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTG4-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-APA-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3P-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3PE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-IGLOO-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-IGLOOE-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AX-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTAXS-U</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-Base-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-Fusion-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-APA-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3P-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-A3PE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-SmartFusion-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-SmartFusion2-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTG4-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-IGLOO-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-IGLOOE-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-AX-O</spirit:fileSetRef>
        <spirit:fileSetRef>fs-VerilogSource-RTAXS-O</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Fusion-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-SmartFusion-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-SmartFusion2-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTG4-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-APA-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3P-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3PE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-IGLOO-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-IGLOOE-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AX-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTAXS-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-O">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Fusion-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="17"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-APA-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="14"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3P-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="15"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-A3PE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="16"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-SmartFusion-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="18"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-SmartFusion2-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicOrTerms>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTG4-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-IGLOO-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="20"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-IGLOOE-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="21"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-AX-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="11"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-RTAXS-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="FAMILY" actel-cc:termValue="12"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>USER_TB_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VERILOG_STIMULUS_FILESET-O</spirit:fileSetRef>
        <spirit:fileSetRef>USER_TB_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>VLOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_STIMULUS_FILESET-U">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_STIMULUS_FILESET-O">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VLOG_ANY_SIMULATION_FILESET"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>fs-Docs</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>BAUDOUTN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CTSN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DCDN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DSRN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DTRN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>INTR</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>OUT1N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>OUT2N</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PADDR</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>4</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PCLK</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PENABLE</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PRDATA</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PRESETN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PSEL</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PWDATA</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left>7</spirit:left>
        <spirit:right>0</spirit:right>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PWRITE</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RIN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RTSN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RXFIFO_EMPTY</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RXFIFO_FULL</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RXRDYN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SIN</spirit:name>
        <spirit:direction>in</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SOUT</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>TXRDYN</spirit:name>
        <spirit:direction>out</spirit:direction>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" spirit:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">15</spirit:hwParameter>
    </spirit:hwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:resolve="user">U</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" spirit:dataType="string" actel-cc:choiceRef="Choice_testbench" spirit:resolve="user">User</actel-cc:variantParameter>
    </actel-cc:variantParameters></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="Axcelerator">11</spirit:enumeration>
      <spirit:enumeration spirit:text="RTAX-S">12</spirit:enumeration>
      <spirit:enumeration spirit:text="PA">14</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3">15</spirit:enumeration>
      <spirit:enumeration spirit:text="ProASIC3E">16</spirit:enumeration>
      <spirit:enumeration spirit:text="Fusion">17</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO">20</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOOe">21</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion">18</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="Obfuscated">O</spirit:enumeration>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_testbench</spirit:name>
      <spirit:enumeration spirit:text="None">None</spirit:enumeration>
      <spirit:enumeration spirit:text="User">User</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/Core16550_package.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_reg.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/baudgen.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/intcontrol.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/rwcontrol.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/fifoctrl.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/rxblock.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/txblock.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/Core16550w.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/Core16550.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/components.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Fusion-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_fusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-APA-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_apa.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3P-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_pa3.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3PE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_pa3e.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-IGLOO-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_igloo.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-IGLOOE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_iglooe.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AX-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTAXS-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-SmartFusion-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_smartfusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-SmartFusion2-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_smartfusion2.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTG4-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vhdl/core/uart_fifo_rtg4.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/Core16550_package.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_reg.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/baudgen.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/intcontrol.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/rwcontrol.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/fifoctrl.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/rxblock.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/txblock.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/Core16550w.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/Core16550.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/components.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-Fusion-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_fusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-APA-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_apa.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3P-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_pa3.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-SmartFusion-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_smartfusion.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-SmartFusion2-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_smartfusion2.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTG4-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_rtg4.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-A3PE-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_pa3e.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-IGLOO-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_igloo.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-IGLOOE-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_iglooe.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-AX-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VHDLSource-RTAXS-O">
    <spirit:file>
      <spirit:name>rtl/vhdl/core_obfuscated/uart_fifo_ax.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VHDL_STIMULUS_FILESET-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/Core16550_usertb.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>Core16550_usertb</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VHDL_STIMULUS_FILESET-O">
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vhdl/test/user/Core16550_usertb.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>CORE16550_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>Core16550_usertb</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VHDL_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/scripts/wave.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/baudgen.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/intcontrol.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/rwcontrol.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/fifoctrl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/rxblock.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/txblock.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/Core16550w.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core/Core16550.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Fusion-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_fusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-SmartFusion-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_smartfusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-SmartFusion2-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_smartfusion2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTG4-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_rtg4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-APA-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_apa.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3P-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_pa3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3PE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_pa3e.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-IGLOO-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_igloo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-IGLOOE-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_iglooe.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AX-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTAXS-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/vlog/core/uart_fifo_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_reg.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/baudgen.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/intcontrol.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/rwcontrol.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/fifoctrl.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/rxblock.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/txblock.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/Core16550w.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/Core16550.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-Fusion-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_fusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-APA-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_apa.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3P-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_pa3.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-A3PE-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_pa3e.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-SmartFusion-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_smartfusion.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-SmartFusion2-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_smartfusion2.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTG4-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_rtg4.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-IGLOO-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_igloo.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-IGLOOE-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_iglooe.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-AX-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-VerilogSource-RTAXS-O">
    <spirit:file>
      <spirit:name>rtl/vlog/core_obfuscated/uart_fifo_ax.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_STIMULUS_FILESET-U">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/Core16550_usertb.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>Core16550_usertb</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_STIMULUS_FILESET-O">
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:isIncludeFile></actel-cc:isIncludeFile></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/vlog/test/user/Core16550_usertb.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
    <spirit:vendorExtensions>
      <actel-cc:ModuleUnderTest>Core16550_usertb</actel-cc:ModuleUnderTest>
      <actel-cc:SimulationTime>-all</actel-cc:SimulationTime></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>mti/scripts/wave.do</spirit:name>
      <spirit:userFileType>DO</spirit:userFileType>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VHDL_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>simulation/RAM_INIT.mem</spirit:name>
      <spirit:userFileType>MEM</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VLOG_ANY_SIMULATION_FILESET">
    <spirit:file>
      <spirit:name>simulation/RAM_INIT.mem</spirit:name>
      <spirit:userFileType>MEM</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="fs-Docs">
    <spirit:file>
      <spirit:name>docs/Core16550_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/Core16550_RN.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>Core16550</actel-cc:displayName>
    <actel-cc:description>The Core16550 is a standard UART providing 100% software compatibility with the popular Texas Instruments 16550 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices. When transmitting, the data is written into the transmit FIFO of the UART. The data is then transmitted in serial form. When receiving data, the UART transforms the serial input data into a parallel form to facilitate reading by the processor. Build time: 2012-05-11-12:10 GMT</actel-cc:description>
    <actel-cc:packageTimestamp>20150220185039</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="8.6">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Core Provider">
      <actel-cc:category name="Actel">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Interface Type">
      <actel-cc:category name="AMBABus">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="Peripherals">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Market Segment">
      <actel-cc:category name="Aerospace">
      </actel-cc:category>
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Medical">
      </actel-cc:category>
      <actel-cc:category name="Consumer">
      </actel-cc:category>
      <actel-cc:category name="Multimedia">
      </actel-cc:category>
      <actel-cc:category name="Gaming">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Temperature Grade" style="hidden">
      <actel-cc:category name="Automotive">
      </actel-cc:category>
      <actel-cc:category name="Commercial">
      </actel-cc:category>
      <actel-cc:category name="Industrial">
      </actel-cc:category>
      <actel-cc:category name="Military">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="Axcelerator">
      </actel-cc:category>
      <actel-cc:category name="RTAX-S">
      </actel-cc:category>
      <actel-cc:category name="PA">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3">
      </actel-cc:category>
      <actel-cc:category name="ProASIC3E">
      </actel-cc:category>
      <actel-cc:category name="Fusion">
      </actel-cc:category>
      <actel-cc:category name="IGLOO">
      </actel-cc:category>
      <actel-cc:category name="IGLOOe">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="RTG4">
      </actel-cc:category>
      <actel-cc:category name="IGLOO2">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:resources>
      <actel-cc:resource doc_title="Core16550 Handbook" url="http://www.microsemi.com/soc/ipdocs/CORE16550_HB.PDF">
        <actel-cc:presentation></actel-cc:presentation></actel-cc:resource></actel-cc:resources>
  </spirit:vendorExtensions>
</spirit:component>
