{
    "DESIGN_NAME": "const_gen",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": "dir::../../verilog/rtl/const_gen.v",
    "CLOCK_PORT": null,
    "RUN_CTS": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 300 300",
    "DRT_THREADS": 8,
    "PL_TARGET_DENSITY_PCT": 20,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 10,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 50
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 50
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 50
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 50,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 50
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 50,
        "FP_CORE_UTIL": 20,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.20
    }
}
