#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1470250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1480560 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1474040 .functor NOT 1, L_0x14cf050, C4<0>, C4<0>, C4<0>;
L_0x148b390 .functor XOR 1, L_0x14ceca0, L_0x14cedd0, C4<0>, C4<0>;
L_0x1498c10 .functor XOR 1, L_0x148b390, L_0x14cef10, C4<0>, C4<0>;
v0x14bcf60_0 .net *"_ivl_10", 0 0, L_0x14cef10;  1 drivers
v0x14bd060_0 .net *"_ivl_12", 0 0, L_0x1498c10;  1 drivers
v0x14bd140_0 .net *"_ivl_2", 0 0, L_0x14cec00;  1 drivers
v0x14bd200_0 .net *"_ivl_4", 0 0, L_0x14ceca0;  1 drivers
v0x14bd2e0_0 .net *"_ivl_6", 0 0, L_0x14cedd0;  1 drivers
v0x14bd410_0 .net *"_ivl_8", 0 0, L_0x148b390;  1 drivers
v0x14bd4f0_0 .net "areset", 0 0, L_0x146e130;  1 drivers
v0x14bd590_0 .var "clk", 0 0;
v0x14bd630_0 .var/2u "stats1", 159 0;
v0x14bd7a0_0 .var/2u "strobe", 0 0;
v0x14bd860_0 .net "tb_match", 0 0, L_0x14cf050;  1 drivers
v0x14bd900_0 .net "tb_mismatch", 0 0, L_0x1474040;  1 drivers
v0x14bd9a0_0 .net "wavedrom_enable", 0 0, v0x14bc000_0;  1 drivers
v0x14bda40_0 .net "wavedrom_title", 511 0, v0x14bc0f0_0;  1 drivers
v0x14bdae0_0 .net "x", 0 0, v0x14bc1d0_0;  1 drivers
v0x14bdb80_0 .net "z_dut", 0 0, v0x14bcbc0_0;  1 drivers
v0x14bdc50_0 .net "z_ref", 0 0, L_0x146edb0;  1 drivers
L_0x14cec00 .concat [ 1 0 0 0], L_0x146edb0;
L_0x14ceca0 .concat [ 1 0 0 0], L_0x146edb0;
L_0x14cedd0 .concat [ 1 0 0 0], v0x14bcbc0_0;
L_0x14cef10 .concat [ 1 0 0 0], L_0x146edb0;
L_0x14cf050 .cmp/eeq 1, L_0x14cec00, L_0x1498c10;
S_0x1480800 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1480560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1497ce0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1497d20 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x146e370 .functor AND 1, L_0x14cdfd0, L_0x14ce2a0, C4<1>, C4<1>;
L_0x146e630 .functor AND 1, L_0x14ce670, L_0x14ce8e0, C4<1>, C4<1>;
L_0x146edb0 .functor OR 1, L_0x146e370, L_0x146e630, C4<0>, C4<0>;
v0x1473c10_0 .net *"_ivl_0", 31 0, L_0x14bde60;  1 drivers
L_0x7fd3b35290a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1473f50_0 .net *"_ivl_11", 30 0, L_0x7fd3b35290a8;  1 drivers
L_0x7fd3b35290f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1474150_0 .net/2u *"_ivl_12", 31 0, L_0x7fd3b35290f0;  1 drivers
v0x146e1a0_0 .net *"_ivl_14", 0 0, L_0x14ce2a0;  1 drivers
v0x146e440_0 .net *"_ivl_17", 0 0, L_0x146e370;  1 drivers
v0x146e700_0 .net *"_ivl_18", 31 0, L_0x14ce4e0;  1 drivers
L_0x7fd3b3529138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ef00_0 .net *"_ivl_21", 30 0, L_0x7fd3b3529138;  1 drivers
L_0x7fd3b3529180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x14ba290_0 .net/2u *"_ivl_22", 31 0, L_0x7fd3b3529180;  1 drivers
v0x14ba370_0 .net *"_ivl_24", 0 0, L_0x14ce670;  1 drivers
v0x14ba4c0_0 .net *"_ivl_26", 31 0, L_0x14ce7f0;  1 drivers
L_0x7fd3b35291c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ba5a0_0 .net *"_ivl_29", 30 0, L_0x7fd3b35291c8;  1 drivers
L_0x7fd3b3529018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ba680_0 .net *"_ivl_3", 30 0, L_0x7fd3b3529018;  1 drivers
L_0x7fd3b3529210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ba760_0 .net/2u *"_ivl_30", 31 0, L_0x7fd3b3529210;  1 drivers
v0x14ba840_0 .net *"_ivl_32", 0 0, L_0x14ce8e0;  1 drivers
v0x14ba900_0 .net *"_ivl_35", 0 0, L_0x146e630;  1 drivers
L_0x7fd3b3529060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14ba9c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd3b3529060;  1 drivers
v0x14baaa0_0 .net *"_ivl_6", 0 0, L_0x14cdfd0;  1 drivers
v0x14bab60_0 .net *"_ivl_8", 31 0, L_0x14ce140;  1 drivers
v0x14bac40_0 .net "areset", 0 0, L_0x146e130;  alias, 1 drivers
v0x14bad00_0 .net "clk", 0 0, v0x14bd590_0;  1 drivers
v0x14badc0_0 .var "state", 0 0;
v0x14bae80_0 .net "x", 0 0, v0x14bc1d0_0;  alias, 1 drivers
v0x14baf40_0 .net "z", 0 0, L_0x146edb0;  alias, 1 drivers
E_0x147e8f0 .event posedge, v0x14bac40_0, v0x14bad00_0;
L_0x14bde60 .concat [ 1 31 0 0], v0x14badc0_0, L_0x7fd3b3529018;
L_0x14cdfd0 .cmp/eq 32, L_0x14bde60, L_0x7fd3b3529060;
L_0x14ce140 .concat [ 1 31 0 0], v0x14bc1d0_0, L_0x7fd3b35290a8;
L_0x14ce2a0 .cmp/eq 32, L_0x14ce140, L_0x7fd3b35290f0;
L_0x14ce4e0 .concat [ 1 31 0 0], v0x14badc0_0, L_0x7fd3b3529138;
L_0x14ce670 .cmp/eq 32, L_0x14ce4e0, L_0x7fd3b3529180;
L_0x14ce7f0 .concat [ 1 31 0 0], v0x14bc1d0_0, L_0x7fd3b35291c8;
L_0x14ce8e0 .cmp/eq 32, L_0x14ce7f0, L_0x7fd3b3529210;
S_0x14bb080 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1480560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x146e130 .functor BUFZ 1, v0x14bbe90_0, C4<0>, C4<0>, C4<0>;
v0x14bbcf0_0 .net "areset", 0 0, L_0x146e130;  alias, 1 drivers
v0x14bbdc0_0 .net "clk", 0 0, v0x14bd590_0;  alias, 1 drivers
v0x14bbe90_0 .var "reset", 0 0;
v0x14bbf60_0 .net "tb_match", 0 0, L_0x14cf050;  alias, 1 drivers
v0x14bc000_0 .var "wavedrom_enable", 0 0;
v0x14bc0f0_0 .var "wavedrom_title", 511 0;
v0x14bc1d0_0 .var "x", 0 0;
E_0x147e3d0/0 .event negedge, v0x14bad00_0;
E_0x147e3d0/1 .event posedge, v0x14bad00_0;
E_0x147e3d0 .event/or E_0x147e3d0/0, E_0x147e3d0/1;
S_0x14bb320 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x14bb080;
 .timescale -12 -12;
v0x14bb530_0 .var/2u "arfail", 0 0;
v0x14bb610_0 .var "async", 0 0;
v0x14bb6d0_0 .var/2u "datafail", 0 0;
v0x14bb770_0 .var/2u "srfail", 0 0;
E_0x14669f0 .event posedge, v0x14bad00_0;
E_0x149ce90 .event negedge, v0x14bad00_0;
TD_tb.stim1.reset_test ;
    %wait E_0x14669f0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bbe90_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14669f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x149ce90;
    %load/vec4 v0x14bbf60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14bb6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %load/vec4 v0x14bbf60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14bb530_0, 0, 1;
    %wait E_0x14669f0;
    %load/vec4 v0x14bbf60_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x14bb770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bbe90_0, 0;
    %load/vec4 v0x14bb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14bb530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x14bb610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x14bb6d0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x14bb610_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x14bb830 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x14bb080;
 .timescale -12 -12;
v0x14bba30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14bbb10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x14bb080;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14bc310 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1480560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x14ba410 .param/l "A" 0 4 10, C4<00>;
P_0x14ba450 .param/l "B" 0 4 11, C4<01>;
v0x14bc6e0_0 .net "areset", 0 0, L_0x146e130;  alias, 1 drivers
v0x14bc7f0_0 .net "clk", 0 0, v0x14bd590_0;  alias, 1 drivers
v0x14bc900_0 .var "state_current", 1 0;
v0x14bc9a0_0 .var "state_next", 1 0;
v0x14bca80_0 .net "x", 0 0, v0x14bc1d0_0;  alias, 1 drivers
v0x14bcbc0_0 .var "z", 0 0;
E_0x147e170 .event anyedge, v0x14bc900_0, v0x14bae80_0;
S_0x14bcd00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1480560;
 .timescale -12 -12;
E_0x14bcee0 .event anyedge, v0x14bd7a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14bd7a0_0;
    %nor/r;
    %assign/vec4 v0x14bd7a0_0, 0;
    %wait E_0x14bcee0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14bb080;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bbe90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14bb610_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x14bb320;
    %join;
    %wait E_0x149ce90;
    %wait E_0x14669f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x14669f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %wait E_0x149ce90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14bbb10;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x147e3d0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x14bc1d0_0, 0;
    %assign/vec4 v0x14bbe90_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1480800;
T_5 ;
    %wait E_0x147e8f0;
    %load/vec4 v0x14bac40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14badc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14badc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x14bae80_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x14badc0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14badc0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14bc310;
T_6 ;
    %wait E_0x147e8f0;
    %load/vec4 v0x14bc6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14bc900_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14bc9a0_0;
    %assign/vec4 v0x14bc900_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14bc310;
T_7 ;
    %wait E_0x147e170;
    %load/vec4 v0x14bc900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x14bca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bc9a0_0, 0, 2;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bc9a0_0, 0, 2;
T_7.4 ;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x14bca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14bc9a0_0, 0, 2;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14bc9a0_0, 0, 2;
T_7.6 ;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14bc310;
T_8 ;
    %wait E_0x147e8f0;
    %load/vec4 v0x14bc6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14bcbc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14bc900_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x14bca80_0;
    %inv;
    %assign/vec4 v0x14bcbc0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14bca80_0;
    %assign/vec4 v0x14bcbc0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1480560;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bd7a0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1480560;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x14bd590_0;
    %inv;
    %store/vec4 v0x14bd590_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1480560;
T_11 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14bbdc0_0, v0x14bd900_0, v0x14bd590_0, v0x14bd4f0_0, v0x14bdae0_0, v0x14bdc50_0, v0x14bdb80_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1480560;
T_12 ;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1480560;
T_13 ;
    %wait E_0x147e3d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14bd630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bd630_0, 4, 32;
    %load/vec4 v0x14bd860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bd630_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14bd630_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bd630_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x14bdc50_0;
    %load/vec4 v0x14bdc50_0;
    %load/vec4 v0x14bdb80_0;
    %xor;
    %load/vec4 v0x14bdc50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bd630_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x14bd630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bd630_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2014_q5b/iter6/response0/top_module.sv";
