Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 25 00:15:37 2025
| Host         : DESKTOP-388C9Q6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fft_64_top_timing_summary_routed.rpt -pb fft_64_top_timing_summary_routed.pb -rpx fft_64_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fft_64_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.788        0.000                      0                 1409        0.035        0.000                      0                 1409        6.520        0.000                       0                  1411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.788        0.000                      0                 1409        0.035        0.000                      0                 1409        6.520        0.000                       0                  1411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/output_real_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 8.757ns (67.118%)  route 4.290ns (32.882%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  stage6/b0/mr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.050    stage6/b0/mr_carry__4_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  stage6/b0/mr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.164    stage6/b0/mr_carry__5_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  stage6/b0/mr_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.278    stage6/b0/mr_carry__6_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.591 r  stage6/b0/mr_carry__7/O[3]
                         net (fo=3, routed)           0.733    17.324    stage6/b0/p_0_in2_in[20]
    SLICE_X97Y57         LUT3 (Prop_lut3_I1_O)        0.306    17.630 r  stage6/b0/output_real[23]_i_5__4/O
                         net (fo=1, routed)           0.000    17.630    stage6/db0/output_real_reg[23][0]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.162 r  stage6/db0/output_real_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.162    stage6/db0/output_real_reg[23]_i_1__4_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.276 r  stage6/db0/output_real_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.276    stage6/db0/output_real_reg[27]_i_1__4_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.610 r  stage6/db0/output_real_reg[31]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    18.610    stage6/db0_n_66
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/clock_IBUF_BUFG
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[29]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X97Y59         FDCE (Setup_fdce_C_D)        0.062    20.398    stage6/output_real_reg[29]
  -------------------------------------------------------------------
                         required time                         20.398    
                         arrival time                         -18.610    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/output_real_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.026ns  (logic 8.736ns (67.065%)  route 4.290ns (32.935%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  stage6/b0/mr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.050    stage6/b0/mr_carry__4_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  stage6/b0/mr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.164    stage6/b0/mr_carry__5_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  stage6/b0/mr_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.278    stage6/b0/mr_carry__6_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.591 r  stage6/b0/mr_carry__7/O[3]
                         net (fo=3, routed)           0.733    17.324    stage6/b0/p_0_in2_in[20]
    SLICE_X97Y57         LUT3 (Prop_lut3_I1_O)        0.306    17.630 r  stage6/b0/output_real[23]_i_5__4/O
                         net (fo=1, routed)           0.000    17.630    stage6/db0/output_real_reg[23][0]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.162 r  stage6/db0/output_real_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.162    stage6/db0/output_real_reg[23]_i_1__4_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.276 r  stage6/db0/output_real_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.276    stage6/db0/output_real_reg[27]_i_1__4_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.589 r  stage6/db0/output_real_reg[31]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    18.589    stage6/db0_n_64
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/clock_IBUF_BUFG
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[31]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X97Y59         FDCE (Setup_fdce_C_D)        0.062    20.398    stage6/output_real_reg[31]
  -------------------------------------------------------------------
                         required time                         20.398    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/output_real_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.952ns  (logic 8.662ns (66.877%)  route 4.290ns (33.123%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  stage6/b0/mr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.050    stage6/b0/mr_carry__4_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  stage6/b0/mr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.164    stage6/b0/mr_carry__5_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  stage6/b0/mr_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.278    stage6/b0/mr_carry__6_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.591 r  stage6/b0/mr_carry__7/O[3]
                         net (fo=3, routed)           0.733    17.324    stage6/b0/p_0_in2_in[20]
    SLICE_X97Y57         LUT3 (Prop_lut3_I1_O)        0.306    17.630 r  stage6/b0/output_real[23]_i_5__4/O
                         net (fo=1, routed)           0.000    17.630    stage6/db0/output_real_reg[23][0]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.162 r  stage6/db0/output_real_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.162    stage6/db0/output_real_reg[23]_i_1__4_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.276 r  stage6/db0/output_real_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.276    stage6/db0/output_real_reg[27]_i_1__4_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.515 r  stage6/db0/output_real_reg[31]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    18.515    stage6/db0_n_65
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/clock_IBUF_BUFG
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[30]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X97Y59         FDCE (Setup_fdce_C_D)        0.062    20.398    stage6/output_real_reg[30]
  -------------------------------------------------------------------
                         required time                         20.398    
                         arrival time                         -18.515    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/output_real_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.936ns  (logic 8.646ns (66.836%)  route 4.290ns (33.164%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  stage6/b0/mr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.050    stage6/b0/mr_carry__4_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  stage6/b0/mr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.164    stage6/b0/mr_carry__5_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  stage6/b0/mr_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.278    stage6/b0/mr_carry__6_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.591 r  stage6/b0/mr_carry__7/O[3]
                         net (fo=3, routed)           0.733    17.324    stage6/b0/p_0_in2_in[20]
    SLICE_X97Y57         LUT3 (Prop_lut3_I1_O)        0.306    17.630 r  stage6/b0/output_real[23]_i_5__4/O
                         net (fo=1, routed)           0.000    17.630    stage6/db0/output_real_reg[23][0]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.162 r  stage6/db0/output_real_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.162    stage6/db0/output_real_reg[23]_i_1__4_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.276 r  stage6/db0/output_real_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.276    stage6/db0/output_real_reg[27]_i_1__4_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.499 r  stage6/db0/output_real_reg[31]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    18.499    stage6/db0_n_67
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/clock_IBUF_BUFG
    SLICE_X97Y59         FDCE                                         r  stage6/output_real_reg[28]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X97Y59         FDCE (Setup_fdce_C_D)        0.062    20.398    stage6/output_real_reg[28]
  -------------------------------------------------------------------
                         required time                         20.398    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/output_real_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.933ns  (logic 8.643ns (66.828%)  route 4.290ns (33.172%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 20.092 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  stage6/b0/mr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.050    stage6/b0/mr_carry__4_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  stage6/b0/mr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.164    stage6/b0/mr_carry__5_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  stage6/b0/mr_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.278    stage6/b0/mr_carry__6_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.591 r  stage6/b0/mr_carry__7/O[3]
                         net (fo=3, routed)           0.733    17.324    stage6/b0/p_0_in2_in[20]
    SLICE_X97Y57         LUT3 (Prop_lut3_I1_O)        0.306    17.630 r  stage6/b0/output_real[23]_i_5__4/O
                         net (fo=1, routed)           0.000    17.630    stage6/db0/output_real_reg[23][0]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.162 r  stage6/db0/output_real_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.162    stage6/db0/output_real_reg[23]_i_1__4_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.496 r  stage6/db0/output_real_reg[27]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    18.496    stage6/db0_n_70
    SLICE_X97Y58         FDCE                                         r  stage6/output_real_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.610    20.092    stage6/clock_IBUF_BUFG
    SLICE_X97Y58         FDCE                                         r  stage6/output_real_reg[25]/C
                         clock pessimism              0.280    20.372    
                         clock uncertainty           -0.035    20.337    
    SLICE_X97Y58         FDCE (Setup_fdce_C_D)        0.062    20.399    stage6/output_real_reg[25]
  -------------------------------------------------------------------
                         required time                         20.399    
                         arrival time                         -18.496    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/db0/buf_im_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.932ns  (logic 8.791ns (67.981%)  route 4.141ns (32.019%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          0.821     8.379    stage6/b0/g0_b15__5_n_0
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.230 r  stage6/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.232    stage6/b0/mi0__1_n_106
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.750 r  stage6/b0/mi0__2/P[0]
                         net (fo=2, routed)           1.234    14.984    stage6/b0/mi0__2_n_105
    SLICE_X101Y55        LUT2 (Prop_lut2_I0_O)        0.124    15.108 r  stage6/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    15.108    stage6/b0/output_imag[7]_i_9_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.658 r  stage6/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.658    stage6/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  stage6/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    stage6/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  stage6/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.886    stage6/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.000 r  stage6/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.000    stage6/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  stage6/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.114    stage6/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.336 r  stage6/b0/output_imag_reg[27]_i_6/O[0]
                         net (fo=3, routed)           0.861    17.197    stage6/b0/p_0_in[21]
    SLICE_X99Y57         LUT4 (Prop_lut4_I0_O)        0.299    17.496 r  stage6/b0/buf_im[0][23]_i_8__4/O
                         net (fo=1, routed)           0.000    17.496    stage6/b0/buf_im[0][23]_i_8__4_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.046 r  stage6/b0/buf_im_reg[0][23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.046    stage6/b0/buf_im_reg[0][23]_i_1__4_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.160 r  stage6/b0/buf_im_reg[0][27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.160    stage6/b0/buf_im_reg[0][27]_i_1__4_n_0
    SLICE_X99Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.494 r  stage6/b0/buf_im_reg[0][31]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    18.494    stage6/db0/buf_im_reg[0][31]_0[29]
    SLICE_X99Y59         FDRE                                         r  stage6/db0/buf_im_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/db0/clock_IBUF_BUFG
    SLICE_X99Y59         FDRE                                         r  stage6/db0/buf_im_reg[0][29]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X99Y59         FDRE (Setup_fdre_C_D)        0.062    20.398    stage6/db0/buf_im_reg[0][29]
  -------------------------------------------------------------------
                         required time                         20.398    
                         arrival time                         -18.494    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/output_real_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.912ns  (logic 8.622ns (66.774%)  route 4.290ns (33.226%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 20.092 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.050 r  stage6/b0/mr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.050    stage6/b0/mr_carry__4_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.164 r  stage6/b0/mr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.164    stage6/b0/mr_carry__5_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.278 r  stage6/b0/mr_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.278    stage6/b0/mr_carry__6_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.591 r  stage6/b0/mr_carry__7/O[3]
                         net (fo=3, routed)           0.733    17.324    stage6/b0/p_0_in2_in[20]
    SLICE_X97Y57         LUT3 (Prop_lut3_I1_O)        0.306    17.630 r  stage6/b0/output_real[23]_i_5__4/O
                         net (fo=1, routed)           0.000    17.630    stage6/db0/output_real_reg[23][0]
    SLICE_X97Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.162 r  stage6/db0/output_real_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.162    stage6/db0/output_real_reg[23]_i_1__4_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.475 r  stage6/db0/output_real_reg[27]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    18.475    stage6/db0_n_68
    SLICE_X97Y58         FDCE                                         r  stage6/output_real_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.610    20.092    stage6/clock_IBUF_BUFG
    SLICE_X97Y58         FDCE                                         r  stage6/output_real_reg[27]/C
                         clock pessimism              0.280    20.372    
                         clock uncertainty           -0.035    20.337    
    SLICE_X97Y58         FDCE (Setup_fdce_C_D)        0.062    20.399    stage6/output_real_reg[27]
  -------------------------------------------------------------------
                         required time                         20.399    
                         arrival time                         -18.475    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/db0/buf_im_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.911ns  (logic 8.770ns (67.929%)  route 4.141ns (32.071%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          0.821     8.379    stage6/b0/g0_b15__5_n_0
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.230 r  stage6/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.232    stage6/b0/mi0__1_n_106
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.750 r  stage6/b0/mi0__2/P[0]
                         net (fo=2, routed)           1.234    14.984    stage6/b0/mi0__2_n_105
    SLICE_X101Y55        LUT2 (Prop_lut2_I0_O)        0.124    15.108 r  stage6/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    15.108    stage6/b0/output_imag[7]_i_9_n_0
    SLICE_X101Y55        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.658 r  stage6/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.658    stage6/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X101Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.772 r  stage6/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.772    stage6/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X101Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.886 r  stage6/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.886    stage6/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.000 r  stage6/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.000    stage6/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.114 r  stage6/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.114    stage6/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.336 r  stage6/b0/output_imag_reg[27]_i_6/O[0]
                         net (fo=3, routed)           0.861    17.197    stage6/b0/p_0_in[21]
    SLICE_X99Y57         LUT4 (Prop_lut4_I0_O)        0.299    17.496 r  stage6/b0/buf_im[0][23]_i_8__4/O
                         net (fo=1, routed)           0.000    17.496    stage6/b0/buf_im[0][23]_i_8__4_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.046 r  stage6/b0/buf_im_reg[0][23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.046    stage6/b0/buf_im_reg[0][23]_i_1__4_n_0
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.160 r  stage6/b0/buf_im_reg[0][27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.160    stage6/b0/buf_im_reg[0][27]_i_1__4_n_0
    SLICE_X99Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.473 r  stage6/b0/buf_im_reg[0][31]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    18.473    stage6/db0/buf_im_reg[0][31]_0[31]
    SLICE_X99Y59         FDRE                                         r  stage6/db0/buf_im_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/db0/clock_IBUF_BUFG
    SLICE_X99Y59         FDRE                                         r  stage6/db0/buf_im_reg[0][31]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X99Y59         FDRE (Setup_fdre_C_D)        0.062    20.398    stage6/db0/buf_im_reg[0][31]
  -------------------------------------------------------------------
                         required time                         20.398    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/db0/buf_re_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.947ns  (logic 8.778ns (67.800%)  route 4.169ns (32.200%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.158 r  stage6/b0/mr_carry__4/O[0]
                         net (fo=3, routed)           0.612    16.769    stage6/b0/p_0_in2_in[5]
    SLICE_X94Y53         LUT4 (Prop_lut4_I0_O)        0.299    17.068 r  stage6/b0/buf_re[0][7]_i_8__4/O
                         net (fo=1, routed)           0.000    17.068    stage6/b0/buf_re[0][7]_i_8__4_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.601 r  stage6/b0/buf_re_reg[0][7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.601    stage6/b0/buf_re_reg[0][7]_i_1__4_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.718 r  stage6/b0/buf_re_reg[0][11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.718    stage6/b0/buf_re_reg[0][11]_i_1__4_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.835 r  stage6/b0/buf_re_reg[0][15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.835    stage6/b0/buf_re_reg[0][15]_i_1__4_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.952 r  stage6/b0/buf_re_reg[0][19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.952    stage6/b0/buf_re_reg[0][19]_i_1__4_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.069 r  stage6/b0/buf_re_reg[0][23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.069    stage6/b0/buf_re_reg[0][23]_i_1__4_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.186 r  stage6/b0/buf_re_reg[0][27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.186    stage6/b0/buf_re_reg[0][27]_i_1__4_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.509 r  stage6/b0/buf_re_reg[0][31]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    18.509    stage6/db0/out[29]
    SLICE_X94Y59         FDRE                                         r  stage6/db0/buf_re_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/db0/clock_IBUF_BUFG
    SLICE_X94Y59         FDRE                                         r  stage6/db0/buf_re_reg[0][29]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X94Y59         FDRE (Setup_fdre_C_D)        0.109    20.445    stage6/db0/buf_re_reg[0][29]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -18.509    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 stage6/butterfly_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/db0/buf_re_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.939ns  (logic 8.770ns (67.780%)  route 4.169ns (32.220%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 20.091 - 15.000 ) 
    Source Clock Delay      (SCD):    5.562ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.800     5.562    stage6/clock_IBUF_BUFG
    SLICE_X100Y48        FDCE                                         r  stage6/butterfly_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDCE (Prop_fdce_C_Q)         0.478     6.040 r  stage6/butterfly_en_reg[0]/Q
                         net (fo=38, routed)          1.223     7.263    stage6/b0/Q[0]
    SLICE_X102Y53        LUT5 (Prop_lut5_I0_O)        0.295     7.558 r  stage6/b0/g0_b15__5/O
                         net (fo=36, routed)          1.506     9.064    stage6/b0/g0_b15__5_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    12.915 r  stage6/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.917    stage6/b0/mr0_n_106
    DSP48_X3Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.435 r  stage6/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.827    15.262    stage6/b0/mr0__0_n_105
    SLICE_X95Y50         LUT2 (Prop_lut2_I1_O)        0.124    15.386 r  stage6/b0/mr_carry__3_i_3__3/O
                         net (fo=1, routed)           0.000    15.386    stage6/b0/mr_carry__3_i_3__3_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.936 r  stage6/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.936    stage6/b0/mr_carry__3_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.158 r  stage6/b0/mr_carry__4/O[0]
                         net (fo=3, routed)           0.612    16.769    stage6/b0/p_0_in2_in[5]
    SLICE_X94Y53         LUT4 (Prop_lut4_I0_O)        0.299    17.068 r  stage6/b0/buf_re[0][7]_i_8__4/O
                         net (fo=1, routed)           0.000    17.068    stage6/b0/buf_re[0][7]_i_8__4_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.601 r  stage6/b0/buf_re_reg[0][7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.601    stage6/b0/buf_re_reg[0][7]_i_1__4_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.718 r  stage6/b0/buf_re_reg[0][11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.718    stage6/b0/buf_re_reg[0][11]_i_1__4_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.835 r  stage6/b0/buf_re_reg[0][15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.835    stage6/b0/buf_re_reg[0][15]_i_1__4_n_0
    SLICE_X94Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.952 r  stage6/b0/buf_re_reg[0][19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    17.952    stage6/b0/buf_re_reg[0][19]_i_1__4_n_0
    SLICE_X94Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.069 r  stage6/b0/buf_re_reg[0][23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.069    stage6/b0/buf_re_reg[0][23]_i_1__4_n_0
    SLICE_X94Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.186 r  stage6/b0/buf_re_reg[0][27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    18.186    stage6/b0/buf_re_reg[0][27]_i_1__4_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.501 r  stage6/b0/buf_re_reg[0][31]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    18.501    stage6/db0/out[31]
    SLICE_X94Y59         FDRE                                         r  stage6/db0/buf_re_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        1.609    20.091    stage6/db0/clock_IBUF_BUFG
    SLICE_X94Y59         FDRE                                         r  stage6/db0/buf_re_reg[0][31]/C
                         clock pessimism              0.280    20.371    
                         clock uncertainty           -0.035    20.336    
    SLICE_X94Y59         FDRE (Setup_fdre_C_D)        0.109    20.445    stage6/db0/buf_re_reg[0][31]
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -18.501    
  -------------------------------------------------------------------
                         slack                                  1.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 stage5/db0/buf_im_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage5/db0/buf_im_reg[14][15]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.610     1.557    stage5/db0/clock_IBUF_BUFG
    SLICE_X97Y41         FDRE                                         r  stage5/db0/buf_im_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y41         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  stage5/db0/buf_im_reg[0][15]/Q
                         net (fo=1, routed)           0.114     1.812    stage5/db0/buf_im_reg_n_0_[0][15]
    SLICE_X98Y40         SRL16E                                       r  stage5/db0/buf_im_reg[14][15]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.880     2.074    stage5/db0/clock_IBUF_BUFG
    SLICE_X98Y40         SRL16E                                       r  stage5/db0/buf_im_reg[14][15]_srl14/CLK
                         clock pessimism             -0.480     1.594    
    SLICE_X98Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.777    stage5/db0/buf_im_reg[14][15]_srl14
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 stage5/db0/buf_re_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage5/db0/buf_re_reg[14][15]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.610     1.557    stage5/db0/clock_IBUF_BUFG
    SLICE_X91Y45         FDRE                                         r  stage5/db0/buf_re_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  stage5/db0/buf_re_reg[0][15]/Q
                         net (fo=1, routed)           0.114     1.812    stage5/db0/buf_re_reg_n_0_[0][15]
    SLICE_X92Y44         SRL16E                                       r  stage5/db0/buf_re_reg[14][15]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.880     2.074    stage5/db0/clock_IBUF_BUFG
    SLICE_X92Y44         SRL16E                                       r  stage5/db0/buf_re_reg[14][15]_srl14/CLK
                         clock pessimism             -0.480     1.594    
    SLICE_X92Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.777    stage5/db0/buf_re_reg[14][15]_srl14
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 stage5/db0/buf_im_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage5/db0/buf_im_reg[14][23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.611     1.558    stage5/db0/clock_IBUF_BUFG
    SLICE_X97Y43         FDRE                                         r  stage5/db0/buf_im_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y43         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  stage5/db0/buf_im_reg[0][23]/Q
                         net (fo=1, routed)           0.114     1.813    stage5/db0/buf_im_reg_n_0_[0][23]
    SLICE_X98Y42         SRL16E                                       r  stage5/db0/buf_im_reg[14][23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.880     2.074    stage5/db0/clock_IBUF_BUFG
    SLICE_X98Y42         SRL16E                                       r  stage5/db0/buf_im_reg[14][23]_srl14/CLK
                         clock pessimism             -0.480     1.594    
    SLICE_X98Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.777    stage5/db0/buf_im_reg[14][23]_srl14
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 stage5/db0/buf_re_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage5/db0/buf_re_reg[14][23]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.611     1.558    stage5/db0/clock_IBUF_BUFG
    SLICE_X91Y47         FDRE                                         r  stage5/db0/buf_re_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  stage5/db0/buf_re_reg[0][23]/Q
                         net (fo=1, routed)           0.114     1.813    stage5/db0/buf_re_reg_n_0_[0][23]
    SLICE_X92Y46         SRL16E                                       r  stage5/db0/buf_re_reg[14][23]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.880     2.074    stage5/db0/clock_IBUF_BUFG
    SLICE_X92Y46         SRL16E                                       r  stage5/db0/buf_re_reg[14][23]_srl14/CLK
                         clock pessimism             -0.480     1.594    
    SLICE_X92Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.777    stage5/db0/buf_re_reg[14][23]_srl14
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 stage5/db0/buf_re_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage5/db0/buf_re_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.610     1.557    stage5/db0/clock_IBUF_BUFG
    SLICE_X91Y43         FDRE                                         r  stage5/db0/buf_re_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y43         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  stage5/db0/buf_re_reg[0][7]/Q
                         net (fo=1, routed)           0.114     1.812    stage5/db0/buf_re_reg_n_0_[0][7]
    SLICE_X92Y42         SRL16E                                       r  stage5/db0/buf_re_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.879     2.073    stage5/db0/clock_IBUF_BUFG
    SLICE_X92Y42         SRL16E                                       r  stage5/db0/buf_re_reg[14][7]_srl14/CLK
                         clock pessimism             -0.480     1.593    
    SLICE_X92Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.776    stage5/db0/buf_re_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 stage6/db0/buf_im_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/db0/buf_im_reg[30][0]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.611     1.558    stage6/db0/clock_IBUF_BUFG
    SLICE_X99Y52         FDRE                                         r  stage6/db0/buf_im_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y52         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  stage6/db0/buf_im_reg[0][0]/Q
                         net (fo=1, routed)           0.101     1.800    stage6/db0/buf_im_reg_n_0_[0][0]
    SLICE_X100Y51        SRLC32E                                      r  stage6/db0/buf_im_reg[30][0]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.881     2.075    stage6/db0/clock_IBUF_BUFG
    SLICE_X100Y51        SRLC32E                                      r  stage6/db0/buf_im_reg[30][0]_srl30/CLK
                         clock pessimism             -0.501     1.574    
    SLICE_X100Y51        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.757    stage6/db0/buf_im_reg[30][0]_srl30
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 stage4/db0/buf_im_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage4/db0/buf_im_reg[6][31]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.608     1.555    stage4/db0/clock_IBUF_BUFG
    SLICE_X99Y36         FDRE                                         r  stage4/db0/buf_im_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y36         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  stage4/db0/buf_im_reg[0][31]/Q
                         net (fo=1, routed)           0.100     1.796    stage4/db0/buf_im_reg_n_0_[0][31]
    SLICE_X100Y35        SRL16E                                       r  stage4/db0/buf_im_reg[6][31]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.876     2.070    stage4/db0/clock_IBUF_BUFG
    SLICE_X100Y35        SRL16E                                       r  stage4/db0/buf_im_reg[6][31]_srl6/CLK
                         clock pessimism             -0.500     1.570    
    SLICE_X100Y35        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.753    stage4/db0/buf_im_reg[6][31]_srl6
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 stage4/db0/buf_im_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage4/db0/buf_im_reg[6][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.604     1.551    stage4/db0/clock_IBUF_BUFG
    SLICE_X99Y30         FDRE                                         r  stage4/db0/buf_im_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  stage4/db0/buf_im_reg[0][7]/Q
                         net (fo=1, routed)           0.100     1.792    stage4/db0/buf_im_reg_n_0_[0][7]
    SLICE_X100Y29        SRL16E                                       r  stage4/db0/buf_im_reg[6][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.870     2.064    stage4/db0/clock_IBUF_BUFG
    SLICE_X100Y29        SRL16E                                       r  stage4/db0/buf_im_reg[6][7]_srl6/CLK
                         clock pessimism             -0.500     1.564    
    SLICE_X100Y29        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.747    stage4/db0/buf_im_reg[6][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 stage4/db0/buf_im_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage4/db0/buf_im_reg[6][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.608     1.555    stage4/db0/clock_IBUF_BUFG
    SLICE_X99Y34         FDRE                                         r  stage4/db0/buf_im_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y34         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  stage4/db0/buf_im_reg[0][23]/Q
                         net (fo=1, routed)           0.100     1.796    stage4/db0/buf_im_reg_n_0_[0][23]
    SLICE_X100Y33        SRL16E                                       r  stage4/db0/buf_im_reg[6][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.874     2.068    stage4/db0/clock_IBUF_BUFG
    SLICE_X100Y33        SRL16E                                       r  stage4/db0/buf_im_reg[6][23]_srl6/CLK
                         clock pessimism             -0.500     1.568    
    SLICE_X100Y33        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.751    stage4/db0/buf_im_reg[6][23]_srl6
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 stage3/db0/buf_re_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage3/db0/buf_re_reg[2][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.603     1.550    stage3/db0/clock_IBUF_BUFG
    SLICE_X105Y20        FDRE                                         r  stage3/db0/buf_re_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y20        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  stage3/db0/buf_re_reg[0][23]/Q
                         net (fo=1, routed)           0.110     1.801    stage3/db0/buf_re_reg_n_0_[0][23]
    SLICE_X104Y19        SRL16E                                       r  stage3/db0/buf_re_reg[2][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=1410, routed)        0.872     2.066    stage3/db0/clock_IBUF_BUFG
    SLICE_X104Y19        SRL16E                                       r  stage3/db0/buf_re_reg[2][23]_srl2/CLK
                         clock pessimism             -0.501     1.565    
    SLICE_X104Y19        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.748    stage3/db0/buf_re_reg[2][23]_srl2
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         15.000      12.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X96Y35   stage4/butterfly_en_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X96Y35   stage4/butterfly_en_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X96Y35   stage4/butterfly_en_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X96Y35   stage4/butterfly_en_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X97Y35   stage4/butterfly_en_reg[3]_rep/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X95Y31   stage4/butterfly_en_reg[3]_rep__0/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X99Y29   stage4/db0/buf_im_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X99Y31   stage4/db0/buf_im_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X99Y31   stage4/db0/buf_im_reg[0][11]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y29  stage4/db0/buf_im_reg[6][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y32  stage4/db0/buf_im_reg[6][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y32  stage4/db0/buf_im_reg[6][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y32  stage4/db0/buf_im_reg[6][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y32  stage4/db0/buf_im_reg[6][13]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y32  stage4/db0/buf_im_reg[6][14]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y32  stage4/db0/buf_im_reg[6][15]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y29  stage4/db0/buf_im_reg[6][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y35  stage4/db0/buf_im_reg[6][24]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y35  stage4/db0/buf_im_reg[6][25]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][16]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][17]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][18]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][19]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][20]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][21]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][22]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y33  stage4/db0/buf_im_reg[6][23]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y35  stage4/db0/buf_im_reg[6][24]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y35  stage4/db0/buf_im_reg[6][25]_srl6/CLK



