# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: /home/aluno/TimerProject_restored/output_files/TimerProject.csv
# Generated on: Mon May 27 10:21:03 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
CLK,Input,PIN_Y2,2,B2_N0,PIN_Y2,,,,,
cseg_d[6],Output,PIN_Y19,4,B4_N0,PIN_Y19,,,,,
cseg_d[5],Output,PIN_AF23,4,B4_N0,PIN_AF23,,,,,
cseg_d[4],Output,PIN_AD24,4,B4_N0,PIN_AD24,,,,,
cseg_d[3],Output,PIN_AA21,4,B4_N0,PIN_AA21,,,,,
cseg_d[2],Output,PIN_AB20,4,B4_N0,PIN_AB20,,,,,
cseg_d[1],Output,PIN_U21,5,B5_N0,PIN_U21,,,,,
cseg_d[0],Output,PIN_V21,5,B5_N1,PIN_V21,,,,,
cseg_u[6],Output,PIN_W28,5,B5_N1,PIN_W28,,,,,
cseg_u[5],Output,PIN_W27,5,B5_N1,PIN_W27,,,,,
cseg_u[4],Output,PIN_Y26,5,B5_N1,PIN_Y26,,,,,
cseg_u[3],Output,PIN_W26,5,B5_N1,PIN_W26,,,,,
cseg_u[2],Output,PIN_Y25,5,B5_N1,PIN_Y25,,,,,
cseg_u[1],Output,PIN_AA26,5,B5_N1,PIN_AA26,,,,,
cseg_u[0],Output,PIN_AA25,5,B5_N1,PIN_AA25,,,,,
min_d[6],Output,PIN_AA14,3,B3_N0,PIN_AA14,,,,,
min_d[5],Output,PIN_AG18,4,B4_N2,PIN_AG18,,,,,
min_d[4],Output,PIN_AF17,4,B4_N2,PIN_AF17,,,,,
min_d[3],Output,PIN_AH17,4,B4_N2,PIN_AH17,,,,,
min_d[2],Output,PIN_AG17,4,B4_N2,PIN_AG17,,,,,
min_d[1],Output,PIN_AE17,4,B4_N2,PIN_AE17,,,,,
min_d[0],Output,PIN_AD17,4,B4_N2,PIN_AD17,,,,,
min_u[6],Output,PIN_AC17,4,B4_N2,PIN_AC17,,,,,
min_u[5],Output,PIN_AA15,4,B4_N2,PIN_AA15,,,,,
min_u[4],Output,PIN_AB15,4,B4_N2,PIN_AB15,,,,,
min_u[3],Output,PIN_AB17,4,B4_N1,PIN_AB17,,,,,
min_u[2],Output,PIN_AA16,4,B4_N2,PIN_AA16,,,,,
min_u[1],Output,PIN_AB16,4,B4_N2,PIN_AB16,,,,,
min_u[0],Output,PIN_AA17,4,B4_N1,PIN_AA17,,,,,
RST,Input,PIN_M23,6,B6_N2,PIN_M23,,,,,
seg_d[6],Output,PIN_AH18,4,B4_N2,PIN_AH18,,,,,
seg_d[5],Output,PIN_AF18,4,B4_N1,PIN_AF18,,,,,
seg_d[4],Output,PIN_AG19,4,B4_N2,PIN_AG19,,,,,
seg_d[3],Output,PIN_AH19,4,B4_N2,PIN_AH19,,,,,
seg_d[2],Output,PIN_AB18,4,B4_N0,PIN_AB18,,,,,
seg_d[1],Output,PIN_AC18,4,B4_N1,PIN_AC18,,,,,
seg_d[0],Output,PIN_AD18,4,B4_N1,PIN_AD18,,,,,
seg_u[6],Output,PIN_AE18,4,B4_N2,PIN_AE18,,,,,
seg_u[5],Output,PIN_AF19,4,B4_N1,PIN_AF19,,,,,
seg_u[4],Output,PIN_AE19,4,B4_N1,PIN_AE19,,,,,
seg_u[3],Output,PIN_AH21,4,B4_N2,PIN_AH21,,,,,
seg_u[2],Output,PIN_AG21,4,B4_N2,PIN_AG21,,,,,
seg_u[1],Output,PIN_AA19,4,B4_N0,PIN_AA19,,,,,
seg_u[0],Output,PIN_AB19,4,B4_N0,PIN_AB19,,,,,
