armada_370_xp_irq_unmask	,	F_4
irq_set_chip_and_handler	,	F_7
parent	,	V_19
ARMADA_370_XP_INT_SET_MASK_OFFS	,	V_4
virq	,	V_8
irq_set_default_host	,	F_16
ARMADA_370_XP_INT_SET_ENABLE_OFFS	,	V_11
hw	,	V_9
armada_370_xp_handle_irq	,	F_17
u32	,	T_3
asmlinkage	,	T_4
main_int_base	,	V_10
armada_370_xp_mpic_irq_ops	,	V_23
per_cpu_int_base	,	V_3
irq_domain	,	V_6
of_irq_init	,	F_22
mpic_of_match	,	V_29
irq_domain_add_linear	,	F_14
pt_regs	,	V_24
armada_370_xp_irq_mask	,	F_1
"Unable to add Armada_370_Xp MPIC irq domain (DT)\n"	,	L_1
panic	,	F_15
node	,	V_18
armada_370_xp_mpic_irq_map	,	F_5
readl_relaxed	,	F_18
IRQF_PROBE	,	V_16
irq_data	,	V_1
__exception_irq_entry	,	T_5
irq_set_status_flags	,	F_8
IRQ_LEVEL	,	V_14
BUG_ON	,	F_12
armada_370_xp_mpic_domain	,	V_22
handle_IRQ	,	F_20
handle_level_irq	,	V_13
device_node	,	V_17
irqnr	,	V_27
irq_hw_number_t	,	T_1
ARMADA_370_XP_INT_CONTROL	,	V_21
irqd_to_hwirq	,	F_3
armada_370_xp_irq_chip	,	V_12
armada_370_xp_mpic_of_init	,	F_10
irq_find_mapping	,	F_19
irqstat	,	V_26
IRQF_VALID	,	V_15
readl	,	F_13
d	,	V_2
armada_370_xp_init_irq	,	F_21
writel	,	F_2
ARMADA_370_XP_CPU_INTACK_OFFS	,	V_28
h	,	V_7
control	,	V_20
regs	,	V_25
set_irq_flags	,	F_9
irq_get_irq_data	,	F_6
__init	,	T_2
of_iomap	,	F_11
ARMADA_370_XP_INT_CLEAR_MASK_OFFS	,	V_5
