parent	,	V_14
EEXIST	,	V_16
PGALLOC_GFP	,	V_212
pgtable_page_ctor	,	F_83
ARM_SMMU_GR0_sGFSYNR0	,	V_82
ID2_PTFS_4K	,	V_291
ARM_SMMU_GR0_sGFSYNR1	,	V_83
ARM_SMMU_GR0_sGFSYNR2	,	V_84
sCR0_FB	,	V_252
dev	,	V_18
"missing #global-interrupts property\n"	,	L_35
ARM_SMMU_CB	,	F_28
"\tstage 2 translation\n"	,	L_20
SMR_ID_SHIFT	,	V_185
ARM_SMMU_FEAT_COHERENT_WALK	,	V_202
ARM_SMMU_FEAT_TRANS_S1	,	V_263
ARM_SMMU_FEAT_TRANS_S2	,	V_156
"\tno v7 descriptor support!\n"	,	L_18
pmd_offset	,	F_55
version	,	V_92
SCTLR_S1_ASIDPNE	,	V_143
size	,	V_199
SMR_MASK_MASK	,	V_271
ID2_UBS_SHIFT	,	V_289
domain	,	V_54
of_node	,	V_10
arm_smmu_pte_is_contiguous_range	,	F_79
sCR0_GFIE	,	V_245
IRQ_NONE	,	V_64
ARM_SMMU_CB_FSYNR0	,	V_66
arm_smmu_destroy_domain_context	,	F_44
free_irq	,	F_45
ARM_SMMU_GR0_sTLBGSYNC	,	V_41
SCTLR_EAE_SBOP	,	V_142
masters	,	V_8
ID0_NUMSMRG_SHIFT	,	V_269
sTLBGSTATUS_GSACTIVE	,	V_43
MAX_MASTER_STREAMIDS	,	V_26
dma_map_page	,	F_77
of_property_read_u32	,	F_126
pmd_pgtable	,	F_51
EBUSY	,	V_24
pgd_t	,	T_4
pagesize	,	V_274
"missing base address/size\n"	,	L_33
ARM_SMMU_GR0_sTLBGSTATUS	,	V_42
out_free_vmid	,	V_159
TTBCR_IRGN0_SHIFT	,	V_126
ARM_SMMU_FEAT_STREAM_MATCH	,	V_178
s2_output_size	,	V_118
clear_bit	,	F_18
"#global-interrupts"	,	L_34
resume	,	V_51
pud_free	,	F_61
S2CR_TYPE_BYPASS	,	V_188
SCTLR_M	,	V_141
i	,	V_21
irq	,	V_45
arm_smmu_devices	,	V_308
arm_smmu_init_context_bank	,	F_33
j	,	V_228
ID0_NUMSMRG_MASK	,	V_270
SCTLR_E	,	V_144
IOMMU_READ	,	V_216
gfsynr2	,	V_80
arm_smmu_free_pmds	,	F_54
stage	,	V_207
gfsynr1	,	V_79
pgd_populate	,	F_100
phys_addr_t	,	V_112
gfsynr0	,	V_78
arm_smmu_device_cfg_probe	,	F_119
scr0	,	V_239
platform_device	,	V_293
of_node_put	,	F_132
"unable to find root SMMU for device\n"	,	L_8
report_iommu_fault	,	F_30
PIDR2_ARCH_SHIFT	,	V_256
TTBCR2_ADDR_32	,	V_100
ID1_NUMPAGENDXB_MASK	,	V_278
rb_next	,	F_134
dev_err_ratelimited	,	F_24
TTBCR2_ADDR_36	,	V_102
"found only %d context interrupt(s) but %d required\n"	,	L_44
"cannot attach to SMMU, is it on the same bus?\n"	,	L_13
reg	,	V_85
TTBCR_SH0_SHIFT	,	V_123
out_put_parent	,	V_305
ret	,	V_47
s1_output_size	,	V_107
res	,	V_296
ARM_SMMU_CB_S1_MAIR0	,	V_136
ID1_NUMCB_SHIFT	,	V_281
count	,	V_39
iommu_domain	,	V_53
pmd_none_or_clear_bad	,	F_110
arm_smmu_free_pgtables	,	F_62
pte_val	,	F_87
TTBCR2_ADDR_42	,	V_104
PIDR2_ARCH_MASK	,	V_257
list	,	V_307
TTBCR2_ADDR_40	,	V_103
archdata	,	V_146
TTBCR2_ADDR_44	,	V_105
readl_relaxed	,	F_22
TTBCR2_ADDR_48	,	V_106
"failed to request global IRQ %d (%u)\n"	,	L_46
platform_get_resource	,	F_123
alloc_page	,	F_81
child	,	V_238
"CPU page size 0x%lx unsupported\n"	,	L_30
PTRS_PER_PGD	,	V_165
ARM_SMMU_PTE_HAP_READ	,	V_221
rb_link_node	,	F_4
TLB_LOOP_TIMEOUT	,	V_44
"failed to get irq index %d\n"	,	L_38
sid	,	V_187
ARM_SMMU_CB_TTBR0_LO	,	V_111
list_del	,	F_136
arm_smmu_attach_dev	,	F_73
MAIR_ATTR_WBRWA	,	V_132
kmalloc	,	F_66
end	,	V_37
cont_start	,	V_229
"#stream-id-cells"	,	L_40
arm_smmu_device_dt_probe	,	F_122
input_mask	,	V_233
arm_smmu_id_size_to_bits	,	F_118
spin_unlock	,	F_13
ARM_SMMU_PTE_ATTRINDX_SHIFT	,	V_219
TTBCR_TG0_64K	,	V_117
ID1_NUMS2CB_SHIFT	,	V_279
ID0_SMS	,	V_267
pgd_index	,	F_102
ID1_NUMCB_MASK	,	V_282
ARM_SMMU_PTE_MEMATTR_NC	,	V_224
atomic_inc_return	,	F_42
pte_t	,	T_11
ID0_PTFS_V8_ONLY	,	V_261
__phys_to_pfn	,	F_91
arm_smmu_tlb_sync	,	F_19
cbar	,	V_88
num_context_banks	,	V_158
ENOMEM	,	V_29
vmid_map	,	V_150
find_next_zero_bit	,	F_15
sCR0_BSU_SHIFT	,	V_254
ARM_SMMU_GR0_PIDR2	,	V_255
ARM_SMMU_PTE_HAP_WRITE	,	V_222
pteval	,	V_209
pgd_addr_end	,	F_103
lock	,	V_167
arm_smmu_driver	,	V_310
id	,	V_183
sCR0_BSU_MASK	,	V_253
TTBCR_PASIZE_SHIFT	,	V_119
bitmap_empty	,	F_137
ARM_SMMU_CB_FSR	,	V_62
arm_smmu_bypass_stream_mapping	,	F_69
out_unlock	,	V_34
TTBCR_EAE	,	V_121
pgd_none_or_clear_bad	,	F_108
ENOSPC	,	V_27
PHYS_MASK_SHIFT	,	V_288
IRQ_HANDLED	,	V_72
arm_smmu_device_reset	,	F_117
ARM_SMMU_GR0_sCR0	,	V_240
"stream-matching supported, but no SMRs present!\n"	,	L_24
arm_smmu_unmap	,	F_106
arm_smmu_domain_destroy	,	F_64
pfn	,	V_206
irqs	,	V_161
insert_smmu_master	,	F_3
pmd_free	,	F_57
arm_smmu_init_domain_context	,	F_40
num_irqs	,	V_297
fsr	,	V_48
pte_none	,	F_111
pteval_t	,	T_12
IORESOURCE_IRQ	,	V_302
pgd	,	V_110
IOMMU_CAP_CACHE_COHERENCY	,	V_237
smmu_domain	,	V_56
TTBCR_TG0_4K	,	V_116
CONFIG_64BIT	,	F_29
pud_t	,	T_7
IS_ERR_VALUE	,	F_41
SCTLR_CFRE	,	V_140
smr	,	V_268
u16	,	T_9
ARM_SMMU_CB_TTBR0_HI	,	V_113
map	,	V_35
ARM_SMMU_PTE_AF	,	V_211
table	,	V_169
out_free_domain	,	V_166
cbndx	,	V_61
CBAR_TYPE_S2_TRANS	,	V_89
SMR_MASK_SHIFT	,	V_186
err	,	V_298
devm_request_and_ioremap	,	F_125
pmd_populate	,	F_84
arm_smmu_ops	,	V_312
ARM_SMMU_GR1_CBA2R	,	F_36
RESUME_RETRY	,	V_73
arm_smmu_remove_device	,	F_116
arm_smmu_domain_add_master	,	F_71
"failed to request context IRQ %d (%u)\n"	,	L_10
ID1_PAGESIZE	,	V_275
find_parent_smmu	,	F_9
TTBCR_ORGN0_SHIFT	,	V_125
arm_smmu_exit	,	F_142
S2CR_TYPE_TRANS	,	V_191
bus_set_iommu	,	F_141
size_t	,	T_10
FSR_IGN	,	V_65
arm_smmu_init	,	F_138
pdev	,	V_294
u32	,	T_3
root_cfg	,	V_59
ERANGE	,	V_234
rb_node	,	V_6
ID0_CTTW	,	V_266
new	,	V_13
"failed to allocate %d SMRs for master %s\n"	,	L_11
TTBCR_RGN_WBWA	,	V_124
"\tstage 1 translation\n"	,	L_19
num_s2_context_banks	,	V_155
FSYNR0_WNR	,	V_67
"removing device with active domains!\n"	,	L_47
sCR0_VMIDPNE	,	V_248
rb_right	,	V_12
arm_smmu_domain	,	V_55
pgd_base	,	V_175
IOMMU_FAULT_READ	,	V_69
dsb	,	F_104
rb_first	,	F_133
output_mask	,	V_148
arm_smmu_master_configure_smrs	,	F_65
ARM_SMMU_CB_BASE	,	F_27
ARM_SMMU_GR0_sGFSR	,	V_81
ID1_NUMS2CB_MASK	,	V_280
smmu	,	V_3
SZ_64K	,	V_276
list_add	,	F_131
rb_insert_color	,	F_5
list_for_each_entry	,	F_11
devm_kzalloc	,	F_8
np	,	V_22
CBAR_IRPTNDX_SHIFT	,	V_94
device_smmu	,	V_195
fsynr	,	V_50
num_global_irqs	,	V_162
ENXIO	,	V_196
"failed to allocate arm_smmu_device\n"	,	L_32
"Unexpected context fault (fsr 0x%u)\n"	,	L_5
TTBCR2_SEP_SHIFT	,	V_101
arm_smmu_handle_mapping	,	F_101
ARM_SMMU_FEAT_TRANS_NESTED	,	V_153
pgd_none	,	F_63
ARM_SMMU_PTE_AP_UNPRIV	,	V_214
TTBCR2_PASIZE_SHIFT	,	V_108
pud_offset	,	F_59
"Failed to find SMMU parent despite parent in DT\n"	,	L_3
CBAR_VMID_SHIFT	,	V_91
__PAGETABLE_PUD_FOLDED	,	F_97
IOMMU_WRITE	,	V_215
dev_name	,	F_74
EADDRNOTAVAIL	,	V_301
arm_smmu_global_fault	,	F_32
"smmu-parent"	,	L_43
writel	,	F_31
ID2_IAS_MASK	,	V_285
dev_warn	,	F_12
CBAR_TYPE_S1_TRANS_S2_BYPASS	,	V_154
TTBCR_SL0_LVL_1	,	V_127
master	,	V_9
gr1_base	,	V_87
input_size	,	V_99
container_of	,	F_2
arm_smmu_master	,	V_1
sCR0_GCFGFRE	,	V_246
__pa	,	F_37
TTBCR_SH_IS	,	V_122
ID0_NTS	,	V_265
arm_smmu_smr	,	V_176
ARM_SMMU_CB_RESUME	,	V_76
MAIR_ATTR_DEVICE	,	V_134
spin_lock_init	,	F_48
ARM_SMMU_GR0_SMR	,	F_67
pmd	,	V_168
dma_addr_t	,	T_13
streamids	,	V_31
writel_relaxed	,	F_21
ID2_IAS_SHIFT	,	V_284
ARM_SMMU_PTE_PAGE	,	V_210
platform_driver_unregister	,	F_143
CBA2R_RW64_64BIT	,	V_97
iommu	,	V_147
smr_map	,	V_179
of_parse_phandle	,	F_129
arm_smmu_free_ptes	,	F_50
PAGE_MASK	,	V_201
"\tcoherent table walk\n"	,	L_23
curr	,	V_309
irptndx	,	V_93
arm_smmu_alloc_init_pte	,	F_80
vmid	,	V_90
"SMR mask bits (0x%x) insufficient for ID field (0x%x)\n"	,	L_25
request_irq	,	F_43
smrs	,	V_177
pud_alloc_one	,	F_98
ARM_SMMU_GR0_TLBIALLH	,	V_242
node	,	V_7
paddr	,	V_232
ARM_SMMU_PTE_MEMATTR_OIWB	,	V_223
args_count	,	V_25
GFP_KERNEL	,	V_28
IOMMU_FAULT_WRITE	,	V_68
device	,	V_17
stage1	,	V_86
CBAR_S1_MEMATTR_WB	,	V_95
MAIR_ATTR_NC	,	V_130
arm_smmu_map	,	F_105
sCR0_CLIENTPD	,	V_250
MAIR_ATTR_IDX_NC	,	V_131
pmd_addr_end	,	F_94
pud_populate	,	F_95
ARM_SMMU_CB_FAR_HI	,	V_71
ARM_SMMU_CB_TTBCR2	,	V_109
device_node	,	V_4
err_unlock	,	V_197
arm_smmu_flush_pgtable	,	F_76
SMR_ID_MASK	,	V_272
of_parse_phandle_with_args	,	F_128
register_smmu_master	,	F_6
RB_ROOT	,	V_303
min	,	F_121
CBAR_S1_MEMATTR_SHIFT	,	V_96
of_phandle_args	,	V_19
pfn_pte	,	F_88
arm_smmu_domain_remove_master	,	F_72
iova	,	V_52
"failed to add master %s\n"	,	L_41
pmd_t	,	T_5
"\tnested translation\n"	,	L_21
u8	,	T_8
ID2_OAS_MASK	,	V_287
SCTLR_CFIE	,	V_139
ARM_SMMU_PTE_CONT_MASK	,	V_204
__pfn_to_phys	,	F_112
dev_node	,	V_5
amba_bustype	,	V_313
arm_smmu_free_puds	,	F_58
sCR0_PTM	,	V_249
"arm-smmu global fault"	,	L_45
pud_none_or_clear_bad	,	F_109
"Unexpected global fault, this could be serious\n"	,	L_6
__iomem	,	T_1
ID1_NUMPAGENDXB_SHIFT	,	V_277
sCR0_GCFGFIE	,	V_247
MAIR_ATTR_IDX_DEV	,	V_135
INIT_LIST_HEAD	,	F_130
features	,	V_152
pmd_base	,	V_171
pgtable_t	,	T_6
PTRS_PER_PUD	,	V_174
ID2_PTFS_64K	,	V_292
priv	,	V_57
arm_smmu_add_device	,	F_115
ARM_SMMU_GR0_TLBIALLNSNH	,	V_243
platform_get_irq	,	F_127
parent_of_node	,	V_32
RESUME_TERMINATE	,	V_74
ID2_OAS_SHIFT	,	V_286
this	,	V_15
out_free_context	,	V_164
ID2_UBS_MASK	,	V_290
MAIR_ATTR_SHIFT	,	F_39
dev_notice	,	F_120
pte_pfn	,	F_113
leaf_smmu	,	V_189
pmd_page_vaddr	,	F_85
find_smmu_master	,	F_1
__arm_smmu_free_bitmap	,	F_17
name	,	V_23
ID0_PTFS_MASK	,	V_260
idx	,	V_38
next	,	V_231
arm_smmu_alloc_init_pmd	,	F_90
dev_err	,	F_7
caps	,	V_236
"TLB sync timed out -- SMMU may be deadlocked\n"	,	L_4
ARM_SMMU_PTE_CONT_ENTRIES	,	V_227
arm_smmu_domain_has_cap	,	F_114
__arm_smmu_alloc_bitmap	,	F_14
ARM_SMMU_CB_FAR_LO	,	V_70
kzalloc	,	F_47
arm_smmu_device	,	V_2
mask	,	V_182
arm_smmu_master_free_smrs	,	F_68
pte	,	V_208
FSR_FAULT	,	V_63
ARM_SMMU_CB_TTBCR	,	V_129
__free_page	,	F_53
"mmu-masters"	,	L_39
start	,	V_36
virt_to_page	,	F_78
pmd_none	,	F_56
ARM_SMMU_PTE_SH_IS	,	V_225
__BIG_ENDIAN	,	F_38
"\t%u context banks (%u stage-2 only)\n"	,	L_29
"reached maximum number (%d) of stream IDs for master device %s\n"	,	L_2
ARM_SMMU_GR0_TLBIVMID	,	V_137
"probing hardware configuration...\n"	,	L_16
s2cr	,	V_190
pud	,	V_170
base	,	V_300
"\tGFSR 0x%08x, GFSYNR0 0x%08x, GFSYNR1 0x%08x, GFSYNR2 0x%08x\n"	,	L_7
pte_index	,	F_86
sCR0_GFRE	,	V_244
far	,	V_49
CBA2R_RW64_32BIT	,	V_98
"failed to allocate %d irqs\n"	,	L_37
arm_smmu_device_remove	,	F_135
cb_base	,	V_60
DMA_TO_DEVICE	,	V_203
"\tstream matching with %u register groups, mask 0x%x"	,	L_26
num_context_irqs	,	V_160
arm_smmu_context_fault	,	F_26
phys	,	V_230
iommu_present	,	F_140
context_map	,	V_157
ID0_S2TS	,	V_264
arm_smmu_cfg	,	V_58
"\t%lu-bit VA, %lu-bit IPA, %lu-bit PA\n"	,	L_31
PAGE_SIZE	,	V_114
__pgprot	,	F_89
ENODEV	,	V_149
ARM_SMMU_GR0_ID0	,	V_258
ARM_SMMU_GR0_ID1	,	V_273
ARM_SMMU_GR0_ID2	,	V_283
kfree	,	F_49
flags	,	V_46
arm_smmu_domain_init	,	F_46
out_free_irqs	,	V_306
gfsr	,	V_77
"impossible number of S2 context banks!\n"	,	L_28
ARM_SMMU_GR0	,	F_20
SCTLR_CFCFG	,	V_138
ARM_SMMU_GR1	,	F_34
page_address	,	F_82
gr0_base	,	V_40
arm_smmu_devices_lock	,	V_33
"invalid (corrupt?) page tables detected for iova 0x%llx\n"	,	L_15
ID0_S1TS	,	V_262
pud_addr_end	,	F_99
MAIR_ATTR_IDX_CACHE	,	V_133
EINVAL	,	V_194
test_and_set_bit	,	F_16
__init	,	T_14
__exit	,	T_15
udelay	,	F_25
"arm-smmu-context-fault"	,	L_9
ARM_SMMU_PTE_CONT_SIZE	,	V_205
IOMMU_CACHE	,	V_218
pmd_alloc_one	,	F_93
S2CR_CBNDX_SHIFT	,	V_193
"cannot attach to SMMU %s whilst already attached to domain on SMMU %s\n"	,	L_14
"\tno translation support!\n"	,	L_22
FSR_SS	,	V_75
ARM_SMMU_GR0_STLBIALL	,	V_241
rb_left	,	V_11
TTBCR_SL0_SHIFT	,	V_128
masterspec	,	V_20
PTRS_PER_PMD	,	V_172
offset	,	V_200
out_put_masters	,	V_304
"device is 0x%lx bytes but only mapped 0x%lx!\n"	,	L_27
resource	,	V_295
platform_driver_register	,	F_139
S2CR_TYPE_SHIFT	,	V_192
sCR0_USFCFG	,	V_251
ARM_SMMU_PTE_HWTABLE_SIZE	,	V_213
pgtable_page_dtor	,	F_52
platform_bus_type	,	V_311
"failed to allocate free SMR\n"	,	L_12
ARM_SMMU_PTE_AP_RDONLY	,	V_217
"SMMUv%d with:\n"	,	L_17
SMR_VALID	,	V_184
"rejecting multiple registrations for master device %s\n"	,	L_1
pud_none	,	F_60
"registered %d master devices\n"	,	L_42
err_free_smrs	,	V_181
num_mapping_groups	,	V_180
ARM_SMMU_GR0_S2CR	,	F_70
ARM_SMMU_CB_SCTLR	,	V_145
arm_smmu_alloc_init_pud	,	F_96
ARM_SMMU_NUM_VMIDS	,	V_151
__PAGETABLE_PMD_FOLDED	,	F_92
cap	,	V_235
SZ_4K	,	V_115
ID0_PTFS_SHIFT	,	V_259
IRQF_SHARED	,	V_163
spin_lock	,	F_10
pud_base	,	V_173
addr	,	V_198
IORESOURCE_MEM	,	V_299
irqreturn_t	,	T_2
ARM_SMMU_PTE_CONT	,	V_226
ARM_SMMU_GR1_CBAR	,	F_35
arm_smmu_iova_to_phys	,	F_107
num_streamids	,	V_30
resource_size	,	F_124
ARM_SMMU_PTE_HAP_FAULT	,	V_220
"found %d interrupts but expected at least %d\n"	,	L_36
TTBCR_T0SZ_SHIFT	,	V_120
arm_smmu_detach_dev	,	F_75
cpu_relax	,	F_23
