Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 16 16:20:20 2018
| Host         : inzynier-Vostro-460 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   116 |
| Unused register locations in slices containing registers |   192 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            4 |
|      8 |           12 |
|     10 |           12 |
|     12 |            2 |
|     14 |            5 |
|    16+ |           80 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             996 |          157 |
| No           | No                    | Yes                    |              56 |           16 |
| No           | Yes                   | No                     |             328 |           60 |
| Yes          | No                    | No                     |            1158 |          147 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1262 |          170 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                          Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                            |                1 |              2 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                3 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/FSM_onehot_state[3]_i_1_n_0                                                                                               |                                                                                                                                          |                2 |              8 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/FSM_onehot_state[3]_i_1_n_0                                                                                               |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_arready0                                                                         | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_awready0                                                                         | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                 | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                    | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[0]                                                                    |                                                                                                                                          |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                   | design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                           |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/i[4]_i_2_n_0                                                                                                              | design_1_i/centroid_0/inst/divx/inst/i[4]_i_1_n_0                                                                                        |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                          |                                                                                                                                          |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                                                                 |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                          |                                                                                                                                          |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                                                                 |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                            | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                1 |             10 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/i[4]_i_2_n_0                                                                                                              | design_1_i/centroid_0/inst/divy/inst/i[4]_i_1_n_0                                                                                        |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                             |                                                                                                                                          |                2 |             10 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                                                                 |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |             12 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/lat_cnt[7]_i_2_n_0                                                                                                        | design_1_i/centroid_0/inst/divy/inst/lat_cnt[7]_i_1_n_0                                                                                  |                3 |             14 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/lat_cnt[7]_i_2_n_0                                                                                                        | design_1_i/centroid_0/inst/divx/inst/lat_cnt[7]_i_1_n_0                                                                                  |                3 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                  |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                  |                2 |             14 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                  |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                         |                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                4 |             16 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]                                                          |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[31]                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[23]                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[15]                                                                           | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                  | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                 | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                          |                5 |             18 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/x_pos1                                                                                                                              | design_1_i/centroid_0/inst/y_pos                                                                                                         |                2 |             20 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/rgb2ycbcr_0/inst/sync_delay/genblk1[5].puz_i/de_out                                                                                                 | design_1_i/centroid_0/inst/x_pos[10]_i_1_n_0                                                                                             |                4 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                                                                      |                3 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                                                                             | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                       |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                                                                             | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                       |                2 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                       |                4 |             22 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                          |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/p_1_in[3]                                                                            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                          |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                          |                3 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                3 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                        |                                                                                                                                          |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                          |                3 |             32 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                | design_1_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0                                                                                            |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                          |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                          |                5 |             34 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/rgb2ycbcr_0/inst/sync_delay/genblk1[5].puz_i/de_out                                                                                                 | design_1_i/centroid_0/inst/delay/genblk1[0].puz_i/eof                                                                                    |                5 |             40 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                              |                7 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                        | design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                   |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                     | design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                   |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                     | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                   |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                          |               11 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                          |                6 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                          |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                          |                8 |             56 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/rv_reg                                                                                                                    |                                                                                                                                          |                6 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/qv                                                                                                                        |                                                                                                                                          |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                          |                8 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/rgb2ycbcr_0/inst/sync_delay/genblk1[5].puz_i/de_out                                                                                                 | design_1_i/wysw_0/inst/x_pos[0]_i_1_n_0                                                                                                  |                8 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/wysw_0/inst/y_pos[0]_i_2_n_0                                                                                                                        | design_1_i/wysw_0/inst/y_pos                                                                                                             |                8 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/qv                                                                                                                        |                                                                                                                                          |               10 |             64 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/rv_reg                                                                                                                    |                                                                                                                                          |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                      | design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg0[3]_i_1_n_0                                            |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                |                                                                                                                                          |               20 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                          |                8 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |               10 |             90 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] | design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                           |                                                                                                                                          |                6 |             96 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divy/inst/dividend_reg_0                                                                                                            |                                                                                                                                          |                8 |            104 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/divx/inst/dividend_reg_0                                                                                                            |                                                                                                                                          |               10 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               14 |            122 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   | design_1_i/centroid_0/inst/m10                                                                                                                                 | design_1_i/centroid_0/inst/delay/genblk1[0].puz_i/eof                                                                                    |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0            |                                                                                                                                                                |                                                                                                                                          |               32 |            220 |
|  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[1] |                                                                                                                                                                |                                                                                                                                          |               41 |            292 |
|  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK   |                                                                                                                                                                |                                                                                                                                          |               66 |            416 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


