{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1572999133756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1572999133758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 19:12:13 2019 " "Processing started: Tue Nov  5 19:12:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1572999133758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1572999133758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c ChipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c ChipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1572999133758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1572999134023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Color.sv 1 1 " "Found 1 design units, including 1 entities, in source file Color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color " "Found entity 1: Color" {  } { { "Color.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Color.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572999134112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file Ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Ball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572999134115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Score.sv 1 1 " "Found 1 design units, including 1 entities, in source file Score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Score " "Found entity 1: Score" {  } { { "Score.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Score.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572999134117 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "library.sv(360) " "Verilog HDL warning at library.sv(360): extended using \"x\" or \"z\"" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 360 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1572999134120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 11 11 " "Found 11 design units, including 11 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MagComp " "Found entity 1: MagComp" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "3 Multiplexer " "Found entity 3: Multiplexer" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux2to1 " "Found entity 4: Mux2to1" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder " "Found entity 5: Decoder" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "6 Register " "Found entity 6: Register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "7 Counter " "Found entity 7: Counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "8 Counter_test " "Found entity 8: Counter_test" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "9 ShiftRegister " "Found entity 9: ShiftRegister" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "10 BarrelShiftRegister " "Found entity 10: BarrelShiftRegister" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""} { "Info" "ISGN_ENTITY_NAME" "11 Memory " "Found entity 11: Memory" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572999134120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Paddle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Paddle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle " "Found entity 1: Paddle" {  } { { "Paddle.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Paddle.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572999134123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 6 6 " "Found 6 design units, including 6 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RangeCheck " "Found entity 1: RangeCheck" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134125 ""} { "Info" "ISGN_ENTITY_NAME" "2 RangeCheck_test " "Found entity 2: RangeCheck_test" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134125 ""} { "Info" "ISGN_ENTITY_NAME" "3 OffsetCheck " "Found entity 3: OffsetCheck" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134125 ""} { "Info" "ISGN_ENTITY_NAME" "4 OffsetCheck_test " "Found entity 4: OffsetCheck_test" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134125 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134125 ""} { "Info" "ISGN_ENTITY_NAME" "6 ChipInterface " "Found entity 6: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572999134125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572999134125 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ChipInterface.sv(114) " "Verilog HDL Instantiation warning at ChipInterface.sv(114): instance has no name" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 114 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1572999134127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1572999134204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ChipInterface.sv(194) " "Verilog HDL assignment warning at ChipInterface.sv(194): truncated value with size 32 to match size of target (10)" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134207 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ChipInterface.sv(201) " "Verilog HDL assignment warning at ChipInterface.sv(201): truncated value with size 32 to match size of target (10)" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134207 "|ChipInterface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ChipInterface.sv(207) " "Verilog HDL assignment warning at ChipInterface.sv(207): truncated value with size 32 to match size of target (10)" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134207 "|ChipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball Ball:b " "Elaborating entity \"Ball\" for hierarchy \"Ball:b\"" {  } { { "ChipInterface.sv" "b" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.sv(15) " "Verilog HDL assignment warning at Ball.sv(15): truncated value with size 32 to match size of target (10)" {  } { { "Ball.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Ball.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134210 "|ChipInterface|Ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.sv(16) " "Verilog HDL assignment warning at Ball.sv(16): truncated value with size 32 to match size of target (10)" {  } { { "Ball.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Ball.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134210 "|ChipInterface|Ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.sv(63) " "Verilog HDL assignment warning at Ball.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "Ball.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Ball.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134210 "|ChipInterface|Ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.sv(65) " "Verilog HDL assignment warning at Ball.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "Ball.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Ball.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134210 "|ChipInterface|Ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.sv(68) " "Verilog HDL assignment warning at Ball.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "Ball.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Ball.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134210 "|ChipInterface|Ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.sv(70) " "Verilog HDL assignment warning at Ball.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "Ball.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Ball.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134210 "|ChipInterface|Ball:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle Paddle:left_paddle " "Elaborating entity \"Paddle\" for hierarchy \"Paddle:left_paddle\"" {  } { { "ChipInterface.sv" "left_paddle" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle.sv(19) " "Verilog HDL assignment warning at Paddle.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "Paddle.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Paddle.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134212 "|ChipInterface|Paddle:left_paddle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle.sv(21) " "Verilog HDL assignment warning at Paddle.sv(21): truncated value with size 32 to match size of target (10)" {  } { { "Paddle.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Paddle.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134212 "|ChipInterface|Paddle:left_paddle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Paddle.sv(23) " "Verilog HDL assignment warning at Paddle.sv(23): truncated value with size 32 to match size of target (10)" {  } { { "Paddle.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Paddle.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134212 "|ChipInterface|Paddle:left_paddle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Score Score:left_score " "Elaborating entity \"Score\" for hierarchy \"Score:left_score\"" {  } { { "ChipInterface.sv" "left_score" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Score.sv(23) " "Verilog HDL assignment warning at Score.sv(23): truncated value with size 32 to match size of target (5)" {  } { { "Score.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/Score.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134231 "|ChipInterface|Score:left_score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color Color:color " "Elaborating entity \"Color\" for hierarchy \"Color:color\"" {  } { { "ChipInterface.sv" "color" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:dut " "Elaborating entity \"vga\" for hierarchy \"vga:dut\"" {  } { { "ChipInterface.sv" "dut" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OffsetCheck vga:dut\|OffsetCheck:ocpw " "Elaborating entity \"OffsetCheck\" for hierarchy \"vga:dut\|OffsetCheck:ocpw\"" {  } { { "ChipInterface.sv" "ocpw" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RangeCheck vga:dut\|RangeCheck:colrange " "Elaborating entity \"RangeCheck\" for hierarchy \"vga:dut\|RangeCheck:colrange\"" {  } { { "ChipInterface.sv" "colrange" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter vga:dut\|Counter:c " "Elaborating entity \"Counter\" for hierarchy \"vga:dut\|Counter:c\"" {  } { { "ChipInterface.sv" "c" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(213) " "Verilog HDL assignment warning at library.sv(213): truncated value with size 32 to match size of target (16)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134237 "|ChipInterface|vga:v|Counter:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 library.sv(215) " "Verilog HDL assignment warning at library.sv(215): truncated value with size 32 to match size of target (16)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134237 "|ChipInterface|vga:v|Counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OffsetCheck vga:dut\|OffsetCheck:VS_check " "Elaborating entity \"OffsetCheck\" for hierarchy \"vga:dut\|OffsetCheck:VS_check\"" {  } { { "ChipInterface.sv" "VS_check" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RangeCheck vga:dut\|RangeCheck:line_counter_check " "Elaborating entity \"RangeCheck\" for hierarchy \"vga:dut\|RangeCheck:line_counter_check\"" {  } { { "ChipInterface.sv" "line_counter_check" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter vga:dut\|Counter:comb_15 " "Elaborating entity \"Counter\" for hierarchy \"vga:dut\|Counter:comb_15\"" {  } { { "ChipInterface.sv" "comb_15" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1572999134240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 library.sv(213) " "Verilog HDL assignment warning at library.sv(213): truncated value with size 32 to match size of target (20)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134240 "|ChipInterface|vga:v|Counter:comb_15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 library.sv(215) " "Verilog HDL assignment warning at library.sv(215): truncated value with size 32 to match size of target (20)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/library.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1572999134240 "|ChipInterface|vga:v|Counter:comb_15"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1572999134969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1572999135187 "|ChipInterface|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1572999135187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1572999135270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1572999135738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/output_files/ChipInterface.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/jihoonr/Private/lab5/output_files/ChipInterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1572999135779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1572999135955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1572999135955 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/ChipInterface.sv" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1572999136030 "|ChipInterface|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1572999136030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "686 " "Implemented 686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1572999136031 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1572999136031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "578 " "Implemented 578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1572999136031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1572999136031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1572999136068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 19:12:16 2019 " "Processing ended: Tue Nov  5 19:12:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1572999136068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1572999136068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1572999136068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572999136068 ""}
