{"vcs1":{"timestamp_begin":1759389831.421590864, "rt":0.81, "ut":0.30, "st":0.16}}
{"vcselab":{"timestamp_begin":1759389832.293342510, "rt":0.55, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1759389832.898870456, "rt":0.21, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759389831.098012326}
{"VCS_COMP_START_TIME": 1759389831.098012326}
{"VCS_COMP_END_TIME": 1759389833.859187454}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog6 +notimingcheck"}
{"vcs1": {"peak_mem": 368536}}
{"vcselab": {"peak_mem": 229972}}
