GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v'
Compiling module 'test'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":33)
WARN  (EX3780) : Using initial value of 'a' since it is never assigned("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":42)
WARN  (EX3780) : Using initial value of 'b' since it is never assigned("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":43)
Compiling module 'alo'("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":1)
WARN  (EX3780) : Using initial value of 'ram' since it is never assigned("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":16)
WARN  (EX3779) : 'ram' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":20)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":20)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":20)
WARN  (EX3779) : 'ram' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":21)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":21)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":21)
WARN  (EX3779) : 'ram' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":22)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":22)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":22)
WARN  (EX3779) : 'ram' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":23)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":23)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":23)
WARN  (EX3779) : 'ram' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":24)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":24)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":24)
WARN  (EX3779) : 'ram' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":25)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":25)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":25)
WARN  (EX3779) : 'ram' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":26)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":26)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":26)
WARN  (EX3779) : 'a' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":27)
WARN  (EX3779) : 'b' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":27)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":58)
NOTE  (EX0101) : Current top module is "test"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "alo" instantiated to "my_alo" is swept in optimizing("C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\src\alo.v":53)
[95%] Generate netlist file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\gwsynthesis\lab_3.vg" completed
[100%] Generate report file "C:\Users\Pavel\Desktop\Leti\FPGA\lab_3\impl\gwsynthesis\lab_3_syn.rpt.html" completed
GowinSynthesis finish
