--- a/arch/arm/boot/dts/intel-ixp43x-watchguard-xtm21w.dts	1970-01-01 12:00:00.000000000 +1200
+++ b/arch/arm/boot/dts/intel-ixp43x-watchguard-xtm21w.dts	2024-02-17 21:16:53.058227620 +1300
@@ -0,0 +1,297 @@
+// SPDX-License-Identifier: ISC
+/*
+ * Device Tree file for the Watchguard XTM21-W
+ * firewall device.
+ */
+
+/dts-v1/;
+
+#include "intel-ixp43x.dtsi"
+#include <dt-bindings/input/input.h>
+
+/ {
+        model = "Watchguard XTM21W";
+        compatible = "watchguard,xtm21w","intel,ixp43x";
+        #address-cells = <1>;
+        #size-cells = <1>;
+
+        memory@0 {
+                /*
+                    * The Watchuard XTM21W has 256 MB of memory
+                    */
+                device_type = "memory";
+                reg = <0x00000000 0x10000000>;
+        };
+
+        chosen {
+                bootargs = "console=ttyS0,115200n8 rootwait";
+                stdout-path = "uart0:115200n8";
+        };
+
+        aliases {
+                serial0 = &uart0;
+        };
+
+        i2c {
+            compatible = "i2c-gpio";
+            /*
+                * Watchguard vendor kernel used IRQ 5 for SDA and IRQ 4 for SCL
+            */
+            sda-gpios = <&gpio0 5 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+            scl-gpios = <&gpio0 4 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>;
+            #address-cells = <1>;
+            #size-cells = <0>;
+
+            /* RTC: Seiko Instruments S-35390A */
+            s35390a@30 {
+                compatible = "sii,s35390a";
+                reg = <0x30>;
+            };
+        };
+
+        soc {
+            interrupt-controller@c8003000 {
+                    compatible = "intel,ixp43x-interrupt";
+            };
+
+            bus@c4000000 {
+                    compatible = "intel,ixp43x-expansion-bus-controller", "syscon";
+                    /* Uses at least up to 0x230 */
+                    reg = <0xc4000000 0x1000>;
+
+                    /* 1MB of NOR FLASH */
+                    flash@0,0 {
+                        compatible = "intel,ixp4xx-flash", "cfi-flash";
+                        bank-width = <2>;
+                        /* Enable writes on the expansion bus */
+                        intel,ixp4xx-eb-write-enable = <1>;
+                        /* 1MB of Flash mapped in at CS0 */
+                        reg = <0 0x00000000 0x0100000>;
+
+                        partitions {
+                            compatible = "fixed-partitions";
+                            /*
+                            * Partition as per vendor boot
+                            *
+                            */
+                            #address-cells = <1>;
+                            #size-cells = <1>;
+                            partition@0 {
+                                label = "Redboot";
+                                reg = <0x0 0x80000>;
+                                read-only;
+                            };
+                            partition@80000 {
+                                label = "cfg0";
+                                reg = <0x80000 0x20000>;
+                                read-only;
+                            };
+                            partition@a0000 {
+                                label = "cfg1";
+                                reg = <0xa0000 0x10000>;
+                                read-only;
+                            };
+                            partition@b0000 {
+                                label = "mfg";
+                                reg = <0xb0000 0x10000>;
+                                read-only;
+                            };
+                            partition@c0000 {
+                                label = "bootOpt";
+                                reg = <0xc0000 0x10000>;
+                                read-only;
+                            };
+                            partition@d0000 {
+                                label = "Unused";
+                                reg = <0xd0000 0x10000>;
+                                read-only;
+                            };
+                            partition@e0000 {
+                                label = "RedbootConfig";
+                                reg = <0xe0000 0x20000>;
+                                read-only;
+                            };
+                        };
+                    };
+
+                    /* Samsung NAND on gpio-nand controller */
+                    gpio-nand@1,0 {
+                        /* Some designs have a NAND on CS1 enable it here if present */
+                        status = "ok";
+
+                        /*
+                        *
+                        * 256MB of Samsung GPIO controlled SLC NAND
+                        *
+                        */
+                        compatible = "gpio-control-nand";
+
+                        /* Expansion bus set-up */
+                        intel,ixp4xx-eb-t1 = <0>;
+                        intel,ixp4xx-eb-t2 = <0>;
+                        intel,ixp4xx-eb-t3 = <1>; // 1 cycle extra strobe phase
+                        intel,ixp4xx-eb-t4 = <0>;
+                        intel,ixp4xx-eb-t5 = <0>;
+                        intel,ixp4xx-eb-cycle-type = <0>; // Intel cycle type
+                        intel,ixp4xx-eb-byte-access-on-halfword = <0>;
+                        intel,ixp4xx-eb-mux-address-and-data = <0>;
+                        intel,ixp4xx-eb-ahb-split-transfers = <0>;
+                        intel,ixp4xx-eb-write-enable = <1>;
+                        intel,ixp4xx-eb-byte-access = <1>;
+
+                        /* 512 bytes memory window */
+                        reg = <1 0x00000000 0x200>;
+                        nand-ecc-mode = "soft";
+                        nand-ecc-step-size = <512>;
+                        nand-ecc-strength = <4>;
+
+                        #address-cells = <1>;
+                        #size-cells = <1>;
+                        rdy-gpios = <&gpio0 7 GPIO_ACTIVE_HIGH>;
+                        nce-gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
+                        ale-gpios = <&gpio0 9 GPIO_ACTIVE_HIGH>;
+                        cle-gpios = <&gpio0 8 GPIO_ACTIVE_HIGH>;
+                        nwp-gpios = <0>;
+
+                        label = "ixp400 NAND";
+
+                        /* default vendor NAND layout */
+                        partitions {
+                            compatible = "fixed-partitions";
+                            #address-cells = <1>;
+                            #size-cells = <1>;
+
+                            /* kernel partition */
+                            fs@0 {
+                                    label = "SysA Kernel";
+                                    reg = <0x0 0x400000>;
+                            };
+                            /* root partition */
+                            fs@400000 {
+                                    label = "SysA Code";
+                                    reg = <0x400000 0x7c00000>;
+                            };
+                            /* backup partition */
+                            fs@8000000 {
+                                    label = "SysA Data";
+                                    reg = <0x8000000 0x400000>;
+                            };
+                            /* kernel partition */
+                            fs@e400000 {
+                                    label = "SysB Kernel";
+                                    reg = <0xe400000 0x400000>;
+                            };
+                            /* root partition */
+                            fs@e800000 {
+                                    label = "SysB Code";
+                                    reg = <0xe800000 0x1800000>;
+                            };
+                        };
+                    };
+            };
+
+            pci@c0000000 {
+                status = "ok";
+                /*
+                * Watchguard kernel did apply the PCI prefetch workaround (eg hammering errata)
+                * -> PCI: IXP43x Richland silicon detected - PCI Non-Prefetch Workaround Enabled
+                * Hence we set it to ixp42x-pci compatible to enforce this, despite being ixp43x
+                * FIXME: This workaround may not be required ?
+                */
+                compatible = "intel,ixp42x-pci";
+                /*
+                * One slot only for WiFi
+                */
+                #interrupt-cells = <1>;
+                interrupt-map-mask = <0xf800 0 0 7>;
+                interrupt-map =
+                /* IDSEL 7 */
+                <0x1000 0 0 1 &gpio0 0  IRQ_TYPE_LEVEL_LOW>; /* INT A on slot 1 is GPIO 0 */
+            };
+
+            /* EthC: NPE-C --> Marvell DSA Switch 88E6060 --> PHY 16 = eth0, PHY 17 = eth1, PHY 18 = eth2 */
+            ethc: ethernet@c800a000 {
+                status = "okay";
+                queue-rx = <&qmgr 4>;
+                queue-txready = <&qmgr 21>;
+                phy-mode = "rgmii";
+
+                fixed-link {
+                        speed = <100>;
+                        full-duplex;
+                };
+                mdio0: mdio {
+                    #address-cells = <1>;
+                    #size-cells = <0>;
+                    /*
+                        * PHY 0..4 are internal to the MV88E6060 switch but appear
+                        * as independent devices.
+                        */
+                    phy0: ethernet-phy@0 {
+                        reg = <0>;
+                    };
+                    phy1: ethernet-phy@1 {
+                        reg = <1>;
+                    };
+                    phy2: ethernet-phy@2 {
+                        reg = <2>;
+                    };
+
+                    /* The switch uses MDIO addresses 16 thru 18*/
+                    switch0: switch@16 {
+                        compatible = "marvell,mv88e6060";
+                        reg = <16>;
+
+                        ports {
+                            #address-cells = <1>;
+                            #size-cells = <0>;
+
+                            port@0 {
+                                reg = <0>;
+                                label = "lan0";
+                                phy-handle = <&phy0>;
+                            };
+
+                            port@1 {
+                                reg = <1>;
+                                label = "lan1";
+                                phy-handle = <&phy1>;
+                            };
+
+                            port@2 {
+                                reg = <2>;
+                                label = "lan2";
+                                phy-handle = <&phy2>;
+                            };
+
+                            mv88e6060_cpu_port: port@5 {
+                                /* Port 5 is the CPU port according to the MV88E6060 datasheet */
+                                reg = <5>;
+                                phy-mode = "rgmii-id";
+                                ethernet = <&ethc>;
+                                label = "cpu";
+                                fixed-link {
+                                        speed = <100>;
+                                        full-duplex;
+                                };
+                            };
+                        };
+                    };
+                };
+            };
+
+            /* EthA: NPE-A --> RTL8366SR --> PHY 32 = eth3, PHY 33 = eth4, PHY 34 = eth5 */
+            etha: ethernet@c800c000 {
+                status = "ok";
+                queue-rx = <&qmgr 2>;
+                queue-txready = <&qmgr 19>;
+                phy-mode = "rgmii";
+                intel,npe-handle = <&npe 0>;
+
+                fixed-link {
+                        speed = <1000>;
+                        full-duplex;
+                };
+            };
+        };
+};
