/tmpdata/project/riscv/wuzw/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultConfig/SimDTM.cc
/tmpdata/project/riscv/wuzw/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultConfig/SimDTM.v
/tmpdata/project/riscv/wuzw/rocket-chip/vsim/generated-src/freechips.rocketchip.system.DefaultConfig/plusarg_reader.v
