
*** Running vivado
    with args -log Nexys4DDR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4DDR.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Nexys4DDR.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 463.922 ; gain = 184.293
Command: read_checkpoint -auto_incremental -incremental D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/utils_1/imports/synth_1/Nexys4DDR.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/utils_1/imports/synth_1/Nexys4DDR.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Nexys4DDR -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1317.789 ; gain = 441.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Nexys4DDR' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/nexys4ddr.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 400000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized0' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized0' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized1' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 781250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized1' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized2' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 3125000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized2' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized3' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized3' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider__parameterized4' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
	Parameter N bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider__parameterized4' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ClockDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'LedCounter' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/LedCounter.v:3]
INFO: [Synth 8-226] default block is never used [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/LedCounter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'LedCounter' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/LedCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'IdealFiveStagedPipelinedCPU' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/adder.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionROM' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/rom.v:3]
INFO: [Synth 8-3876] $readmem data file 'D:/LiuBainian/Project/HardwareCourseDesign/single-cycle-test.hex' is read successfully [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'InstructionROM' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'IFID' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/IF-ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'Locker' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
	Parameter WID bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Locker' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/IF-ID.v:3]
INFO: [Synth 8-6157] synthesizing module 'HardwiredController' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/hardware_line_layout.v:3]
INFO: [Synth 8-6157] synthesizing module 'CalcController' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/calccontrol.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CalcController' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/calccontrol.v:3]
INFO: [Synth 8-6157] synthesizing module 'ControlSignalGen' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/controlsign.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ControlSignalGen' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/controlsign.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HardwiredController' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/hardware_line_layout.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized0' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized0' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized1' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized1' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'NumberSignExtend' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/number_sign_extend.v:3]
	Parameter INPUT_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NumberSignExtend' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/number_sign_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'LeftShifter' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/leftshifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LeftShifter' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/leftshifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'NumberSignExtend__parameterized0' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/number_sign_extend.v:3]
	Parameter INPUT_WIDTH bound to: 20 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NumberSignExtend__parameterized0' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/number_sign_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'IDEX' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ID-EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'Locker__parameterized0' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
	Parameter WID bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized2' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized2' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized0' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized0' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Locker__parameterized0' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
INFO: [Synth 8-6157] synthesizing module 'Locker__parameterized1' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
	Parameter WID bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUX2x1__parameterized3' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
	Parameter DATAWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1__parameterized3' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized1' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized1' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Locker__parameterized1' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
INFO: [Synth 8-6157] synthesizing module 'Locker__parameterized2' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
	Parameter WID bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized2' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized2' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Locker__parameterized2' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/locker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IDEX' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ID-EX.v:3]
INFO: [Synth 8-6157] synthesizing module 'myALU' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'myALU' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/alu.v:3]
INFO: [Synth 8-6157] synthesizing module 'EXMEM' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/EX-MEM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/EX-MEM.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX4x2' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux4x2.v:3]
	Parameter DATAWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux4x2.v:17]
INFO: [Synth 8-6155] done synthesizing module 'MUX4x2' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/mux4x2.v:3]
INFO: [Synth 8-6157] synthesizing module 'NumberZeroExtend' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/number_zero_extend.v:3]
	Parameter INPUT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NumberZeroExtend' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/number_zero_extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/MEM-WB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/MEM-WB.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/comparator.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/comparator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IdealFiveStagedPipelinedCPU' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/7SegDisplay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/7SegDisplay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Nexys4DDR' (0#1) [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/sources_1/new/nexys4ddr.v:3]
WARNING: [Synth 8-7129] Port Go in module IdealFiveStagedPipelinedCPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1435.820 ; gain = 559.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.820 ; gain = 559.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1435.820 ; gain = 559.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1435.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.srcs/constrs_1/imports/board/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1540.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1540.715 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 61    
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 44    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	 283 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 31    
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 69    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
WARNING: [Synth 8-7129] Port Addr[9] in module InstructionROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port Go in module IdealFiveStagedPipelinedCPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
 Sort Area is  Result0_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  Result0_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  Result0_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  Result0_3 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------+-----------+----------------------+------------------+
|cpu         | ram/mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+-------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myALU       | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myALU       | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myALU       | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myALU       | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:53 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives       | 
+------------+-------------+-----------+----------------------+------------------+
|cpu         | ram/mem_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
+------------+-------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Nexys4DDR   | cpu/MEM_WB/locker_Wid/regi/reg_data_reg[4]      | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|Nexys4DDR   | cpu/MEM_WB/locker_PCP4/regi/reg_data_reg[31]    | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | 
|Nexys4DDR   | cpu/MEM_WB/locker_RegWrite/regi/reg_data_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Nexys4DDR   | cpu/MEM_WB/locker_MemtoReg/regi/reg_data_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Nexys4DDR   | cpu/MEM_WB/locker_ecall/regi/reg_data_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Nexys4DDR   | cpu/MEM_WB/locker_JAL/regi/reg_data_reg[0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Nexys4DDR   | cpu/MEM_WB/locker_JALR/regi/reg_data_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myALU       | A*B'          | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|myALU       | A'*B          | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|myALU       | PCIN>>17+A'*B | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |   356|
|3     |DSP48E1   |     3|
|5     |LUT1      |     8|
|6     |LUT2      |   120|
|7     |LUT3      |   218|
|8     |LUT4      |   156|
|9     |LUT5      |  1236|
|10    |LUT6      |  1131|
|11    |MUXF7     |   348|
|12    |MUXF8     |     1|
|13    |RAM256X1S |   128|
|14    |SRL16E    |    40|
|15    |FDRE      |  1501|
|16    |FDSE      |     4|
|17    |IBUF      |    17|
|18    |OBUF      |    32|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 1540.715 ; gain = 664.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1540.715 ; gain = 559.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 1540.715 ; gain = 664.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1540.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1540.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

系统找不到指定的路径。
Synth Design complete | Checksum: 477c10c1
INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 1540.715 ; gain = 1072.812
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1540.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/LiuBainian/Project/HardwareCourseDesign/FPGA/waterline/waterline.runs/synth_1/Nexys4DDR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nexys4DDR_utilization_synth.rpt -pb Nexys4DDR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 03:02:05 2024...
