#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 29 07:58:21 2023
# Process ID: 48872
# Current directory: C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/project.runs/synth_1
# Command line: vivado.exe -log data_mover.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_mover.tcl
# Log file: C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/project.runs/synth_1/data_mover.vds
# Journal file: C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source data_mover.tcl -notrace
Command: synth_design -top data_mover -part xc7z030fbg676-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 54164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 352.098 ; gain = 102.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_mover' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:112]
	Parameter C_M_AXI_A_V_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_V_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_V_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_V_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_V_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_V_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_V_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_V_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_AXIL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_V_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_A_V_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_V_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_V_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:210]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:213]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:268]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:272]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:335]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:361]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:363]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_inbuffbkb' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_inbuffbkb.vhd:92' bound to instance 'inbuffer_V_U' of component 'data_mover_inbuffbkb' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:590]
INFO: [Synth 8-638] synthesizing module 'data_mover_inbuffbkb' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_inbuffbkb.vhd:111]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_inbuffbkb_ram' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_inbuffbkb.vhd:13' bound to instance 'data_mover_inbuffbkb_ram_U' of component 'data_mover_inbuffbkb_ram' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_inbuffbkb.vhd:129]
INFO: [Synth 8-638] synthesizing module 'data_mover_inbuffbkb_ram' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_inbuffbkb.vhd:35]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_inbuffbkb_ram' (1#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_inbuffbkb.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'data_mover_inbuffbkb' (2#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_inbuffbkb.vhd:111]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_axil_s_axi' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:12' bound to instance 'data_mover_axil_s_axi_U' of component 'data_mover_axil_s_axi' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:608]
INFO: [Synth 8-638] synthesizing module 'data_mover_axil_s_axi' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:92]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_axil_s_axi_ram' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:629' bound to instance 'int_buffer_seq' of component 'data_mover_axil_s_axi_ram' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:213]
INFO: [Synth 8-638] synthesizing module 'data_mover_axil_s_axi_ram' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:652]
	Parameter BYTES bound to: 8 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_axil_s_axi_ram' (3#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:652]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_axil_s_axi_ram' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:629' bound to instance 'int_bufsize' of component 'data_mover_axil_s_axi_ram' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:234]
INFO: [Synth 8-638] synthesizing module 'data_mover_axil_s_axi_ram__parameterized1' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:652]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_axil_s_axi_ram__parameterized1' (3#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:652]
	Parameter BYTES bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_axil_s_axi_ram' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:629' bound to instance 'int_stat_counter' of component 'data_mover_axil_s_axi_ram' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:255]
INFO: [Synth 8-638] synthesizing module 'data_mover_axil_s_axi_ram__parameterized3' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:652]
	Parameter BYTES bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_axil_s_axi_ram__parameterized3' (3#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:652]
INFO: [Synth 8-256] done synthesizing module 'data_mover_axil_s_axi' (4#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:92]
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:12' bound to instance 'data_mover_a_V_m_axi_U' of component 'data_mover_a_V_m_axi' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:651]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_throttl' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:940' bound to instance 'wreq_throttl' of component 'data_mover_a_V_m_axi_throttl' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:293]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_throttl' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:957]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_throttl' (5#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_throttl' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:940' bound to instance 'rreq_throttl' of component 'data_mover_a_V_m_axi_throttl' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_throttl__parameterized1' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_throttl__parameterized1' (5#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:957]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_write' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1913' bound to instance 'bus_write' of component 'data_mover_a_V_m_axi_write' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:333]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_write' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2001]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_reg_slice' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:457' bound to instance 'rs_wreq' of component 'data_mover_a_V_m_axi_reg_slice' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_reg_slice' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:474]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_reg_slice' (6#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_fifo' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:581' bound to instance 'fifo_wreq' of component 'data_mover_a_V_m_axi_fifo' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_fifo' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_fifo' (7#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_buffer' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:708' bound to instance 'buff_wdata' of component 'data_mover_a_V_m_axi_buffer' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_buffer' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_buffer' (8#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:730]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_fifo' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'data_mover_a_V_m_axi_fifo' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_fifo__parameterized1' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_fifo__parameterized1' (8#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_fifo' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:581' bound to instance 'fifo_resp' of component 'data_mover_a_V_m_axi_fifo' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:3009]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_fifo__parameterized3' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_fifo__parameterized3' (8#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_fifo' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:581' bound to instance 'fifo_resp_to_user' of component 'data_mover_a_V_m_axi_fifo' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:3025]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_fifo__parameterized5' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_fifo__parameterized5' (8#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2360]
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_write' (9#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2001]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_read' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1003' bound to instance 'bus_read' of component 'data_mover_a_V_m_axi_read' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:397]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_read' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1081]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_reg_slice' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:457' bound to instance 'rs_rreq' of component 'data_mover_a_V_m_axi_reg_slice' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1211]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_fifo' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:581' bound to instance 'fifo_rreq' of component 'data_mover_a_V_m_axi_fifo' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1224]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_buffer' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:708' bound to instance 'fifo_rdata' of component 'data_mover_a_V_m_axi_buffer' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_buffer__parameterized1' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_buffer__parameterized1' (9#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:730]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_reg_slice' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:457' bound to instance 'rs_rdata' of component 'data_mover_a_V_m_axi_reg_slice' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'data_mover_a_V_m_axi_reg_slice__parameterized2' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:474]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_reg_slice__parameterized2' (9#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'data_mover_a_V_m_axi_fifo' declared at 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:581' bound to instance 'fifo_rctl' of component 'data_mover_a_V_m_axi_fifo' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1602]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1417]
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi_read' (10#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1081]
INFO: [Synth 8-256] done synthesizing module 'data_mover_a_V_m_axi' (11#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'data_mover' (12#1) [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:112]
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[31] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[30] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[29] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[28] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[27] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[26] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[25] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[24] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[23] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[22] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[21] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[20] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[19] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[18] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[17] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[16] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[15] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[14] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[13] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[12] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[11] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[10] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[9] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[8] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[7] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[6] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[5] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[4] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[31] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[30] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[29] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[28] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[27] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[26] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[25] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[24] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[23] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[22] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[21] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[20] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[19] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[18] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[17] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[16] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[15] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[14] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[13] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[12] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[11] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[10] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[9] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[8] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[7] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[6] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[5] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[4] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_bufsel_0[1] driven by constant 0
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_throttl__parameterized1 has unconnected port in_data_valid
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi_throttl__parameterized1 has unconnected port in_data_ready
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design data_mover_inbuffbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 428.656 ; gain = 178.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 428.656 ; gain = 178.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.xdc]
Finished Parsing XDC File [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 822.688 ; gain = 1.410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 822.688 ; gain = 572.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 822.688 ; gain = 572.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 822.688 ; gain = 572.980
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'int_stat_counter_shift_reg[0:0]' into 'int_buffer_seq_shift_reg[0:0]' [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:402]
WARNING: [Synth 8-6014] Unused sequential element int_stat_counter_shift_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:402]
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_buffer_seq_shift_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:398]
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:986]
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:788]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:682]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2439]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2662]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:788]
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1481]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_1027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_23_fu_1268_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element bsc_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:873]
WARNING: [Synth 8-6014] Unused sequential element indvar_reg_531_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:1128]
WARNING: [Synth 8-6014] Unused sequential element lost_counter_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:1140]
WARNING: [Synth 8-6014] Unused sequential element out_counter_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:1197]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 822.688 ; gain = 572.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 19    
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 38    
	               20 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 97    
+---RAMs : 
	             128K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 69    
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 34    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 33    
	   5 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 106   
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 9     
	               32 Bit    Registers := 17    
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 9     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 35    
Module data_mover_inbuffbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module data_mover_axil_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 2     
Module data_mover_axil_s_axi_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module data_mover_axil_s_axi_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 2     
Module data_mover_axil_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module data_mover_a_V_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module data_mover_a_V_m_axi_throttl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module data_mover_a_V_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module data_mover_a_V_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_a_V_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module data_mover_a_V_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_a_V_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_a_V_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module data_mover_a_V_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module data_mover_a_V_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module data_mover_a_V_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module data_mover_a_V_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/q_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:624]
INFO: [Synth 8-5544] ROM "bus_write/rs_wreq/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_read/rs_rreq/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_read/rs_rdata/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rreq_throttl/req_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wreq_throttl/throttl_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:986]
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/usedw_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:788]
WARNING: [Synth 8-6014] Unused sequential element bus_write/fifo_resp/pout_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element bus_write/could_multi_bursts.loop_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2439]
WARNING: [Synth 8-6014] Unused sequential element bus_write/bus_equal_gen.len_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:2662]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rdata/usedw_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:788]
WARNING: [Synth 8-6014] Unused sequential element bus_read/fifo_rctl/pout_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element bus_read/could_multi_bursts.loop_cnt_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_a_V_m_axi.vhd:1481]
INFO: [Synth 8-5545] ROM "tmp_23_fu_1268_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1027_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_reg_531_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:1128]
WARNING: [Synth 8-6014] Unused sequential element bsc_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:873]
WARNING: [Synth 8-6014] Unused sequential element out_counter_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:1197]
WARNING: [Synth 8-6014] Unused sequential element lost_counter_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover.vhd:1140]
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_AWREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARREGION[3] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARREGION[2] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARREGION[1] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port m_axi_a_V_ARREGION[0] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[31] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[30] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[29] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[28] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[27] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[26] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[25] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[24] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[23] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[22] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[21] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[20] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[19] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[18] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[17] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[16] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[15] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[14] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[13] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[12] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[11] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[10] driven by constant 0
WARNING: [Synth 8-3917] design data_mover has port debug_buffer_status[9] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_AWUSER[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_WUSER[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARCACHE[3]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARCACHE[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARCACHE[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARCACHE[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARPROT[2]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARPROT[1]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARPROT[0]
WARNING: [Synth 8-3331] design data_mover_a_V_m_axi has unconnected port I_ARUSER[0]
INFO: [Synth 8-3971] The signal inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_buffer_seq/q0_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:687]
INFO: [Synth 8-3971] The signal int_buffer_seq/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_bufsize/q0_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:687]
INFO: [Synth 8-3971] The signal int_bufsize/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_stat_counter/q0_reg was removed.  [C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/data_mover_axil_s_axi.vhd:687]
INFO: [Synth 8-3971] The signal int_stat_counter/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (data_mover_a_V_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'tmp_3_reg_1395_reg[0]' (FDE) to 'bufsel_load_reg_1385_reg[0]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[2]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[3]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[4]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[5]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[6]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[7]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[8]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[9]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[10]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[11]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[12]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[13]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[14]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[15]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[16]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[17]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[18]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[19]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[20]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[21]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[22]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[23]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[24]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[25]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[26]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[27]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[28]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[29]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_mover_axil_s_axi_U/int_buffer_status_reg[30]' (FDRE) to 'data_mover_axil_s_axi_U/int_buffer_status_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_axil_s_axi_U/\int_buffer_status_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (data_mover_axil_s_axi_U/\rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_axil_s_axi_U/\wstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[54]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[53]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[52]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[51]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[50]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[49]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[48]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[47]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[45]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (data_mover_a_V_m_axi_U/\bus_write/rs_wreq/data_p1_reg[44] )
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[43]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[42]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[41]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[40]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[39]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[38]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[37]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[35]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[34]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]' (FDE) to 'data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_66) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_68) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_70) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_72) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_74) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_76) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_78) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_80) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_82) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_84) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_86) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_88) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_90) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_92) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_94) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_96) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_98) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_100) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_102) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_104) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_106) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_108) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_110) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_112) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_114) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_116) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_118) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_120) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_122) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_124) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_126) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_128) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module data_mover_axil_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module data_mover_axil_s_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/fifo_wreq/q_reg[63]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_write/fifo_wreq/q_reg[62]'
INFO: [Synth 8-3886] merging instance 'data_mover_a_V_m_axi_U/bus_write/fifo_wreq/q_reg[61]' (FDRE) to 'data_mover_a_V_m_axi_U/bus_write/fifo_wreq/q_reg[62]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_write/fifo_wreq/q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_mover_a_V_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 822.688 ; gain = 572.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data_mover_inbuffbkb_ram:                  | ram_reg              | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 4      | 
|data_mover_axil_s_axi_ram:                 | gen_write[1].mem_reg | 2 x 64(READ_FIRST)     | W | R | 2 x 64(READ_FIRST)     | W | R | Port A and B     | 0      | 2      | 
|data_mover_axil_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|data_mover_axil_s_axi_ram__parameterized3: | gen_write[1].mem_reg | 4 x 64(READ_FIRST)     | W | R | 4 x 64(READ_FIRST)     | W | R | Port A and B     | 0      | 2      | 
|data_mover_a_V_m_axi_buffer:               | mem_reg              | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM int_buffer_seq/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_bufsize/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM int_stat_counter/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 828.754 ; gain = 579.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal int_bufsize/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 968.996 ; gain = 719.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|data_mover_inbuffbkb_ram:                  | ram_reg                          | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 4      | 
|data_mover_axil_s_axi_ram:                 | gen_write[1].mem_reg             | 2 x 64(READ_FIRST)     | W | R | 2 x 64(READ_FIRST)     | W | R | Port A and B     | 0      | 2      | 
|data_mover_axil_s_axi_U                    | int_bufsize/gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|data_mover_axil_s_axi_ram__parameterized3: | gen_write[1].mem_reg             | 4 x 64(READ_FIRST)     | W | R | 4 x 64(READ_FIRST)     | W | R | Port A and B     | 0      | 2      | 
|data_mover_a_V_m_axi_buffer:               | mem_reg                          | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mover_axil_s_axi_U/int_buffer_seq/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mover_a_V_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   173|
|2     |LUT1       |    15|
|3     |LUT2       |   222|
|4     |LUT3       |   530|
|5     |LUT4       |   328|
|6     |LUT5       |   278|
|7     |LUT6       |   202|
|8     |MUXF7      |     4|
|9     |RAMB18E1   |     1|
|10    |RAMB36E1_1 |     5|
|11    |RAMB36E1_3 |     4|
|12    |SRL16E     |    37|
|13    |FDRE       |  1982|
|14    |FDSE       |    15|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------+-----------------------------------------------+------+
|      |Instance                         |Module                                         |Cells |
+------+---------------------------------+-----------------------------------------------+------+
|1     |top                              |                                               |  3796|
|2     |  data_mover_a_V_m_axi_U         |data_mover_a_V_m_axi                           |  1138|
|3     |    bus_read                     |data_mover_a_V_m_axi_read                      |    37|
|4     |      fifo_rdata                 |data_mover_a_V_m_axi_buffer__parameterized1    |    30|
|5     |      rs_rdata                   |data_mover_a_V_m_axi_reg_slice__parameterized2 |     6|
|6     |    bus_write                    |data_mover_a_V_m_axi_write                     |  1083|
|7     |      buff_wdata                 |data_mover_a_V_m_axi_buffer                    |   190|
|8     |      \bus_equal_gen.fifo_burst  |data_mover_a_V_m_axi_fifo__parameterized1      |    66|
|9     |      fifo_resp                  |data_mover_a_V_m_axi_fifo__parameterized3      |    26|
|10    |      fifo_resp_to_user          |data_mover_a_V_m_axi_fifo__parameterized5      |   202|
|11    |      fifo_wreq                  |data_mover_a_V_m_axi_fifo                      |    87|
|12    |      rs_wreq                    |data_mover_a_V_m_axi_reg_slice                 |   104|
|13    |    wreq_throttl                 |data_mover_a_V_m_axi_throttl                   |    18|
|14    |  data_mover_axil_s_axi_U        |data_mover_axil_s_axi                          |   894|
|15    |    int_buffer_seq               |data_mover_axil_s_axi_ram                      |   137|
|16    |    int_bufsize                  |data_mover_axil_s_axi_ram__parameterized1      |    87|
|17    |    int_stat_counter             |data_mover_axil_s_axi_ram__parameterized3      |   111|
|18    |  inbuffer_V_U                   |data_mover_inbuffbkb                           |    21|
|19    |    data_mover_inbuffbkb_ram_U   |data_mover_inbuffbkb_ram                       |    21|
+------+---------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 982.449 ; gain = 732.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 982.449 ; gain = 338.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 982.449 ; gain = 732.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
307 Infos, 346 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 982.449 ; gain = 745.145
INFO: [Common 17-1381] The checkpoint 'C:/temp/fifodma5560/HDL/ip_repo/DMATDCZynq/DMATDCZynq/solution1/impl/vhdl/project.runs/synth_1/data_mover.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_mover_utilization_synth.rpt -pb data_mover_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 982.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 07:59:10 2023...
