// Seed: 3112698588
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_6(
      1, 1'h0, id_2, 1
  );
  reg id_2, id_3, id_4;
  supply1 id_5 = id_5[1];
  always @(posedge ~id_4 or posedge 1) begin
    #1;
    #1 id_2 = id_2;
    id_3 <= ~id_3 == id_3;
  end
endmodule
