INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VERILOG/FULL_ADDER/FULL_ADDER.srcs/sources_1/new/FULL_ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/VERILOG/FULL_ADDER/FULL_ADDER.srcs/sim_1/new/FULL_ADDER_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FULL_ADDER_TB
