# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/USER/Desktop/UW/courses/20\ AU/EE\ 469/Labs/Lab\ 1 {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/Labs/Lab 1/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:52:26 on Oct 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/Labs/Lab 1" C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/Labs/Lab 1/decoder.sv 
# -- Compiling module decoder
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# End time: 11:52:26 on Oct 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.decoder_testbench
# vsim work.decoder_testbench 
# Start time: 11:52:28 on Oct 13,2020
# Loading sv_std.std
# Loading work.decoder_testbench
# Loading work.decoder
add wave -position end  sim:/decoder_testbench/HEIGHT
add wave -position end  sim:/decoder_testbench/regWrite
add wave -position end  sim:/decoder_testbench/clk
add wave -position end  sim:/decoder_testbench/writeRegister
add wave -position end  sim:/decoder_testbench/regEnable
run -all
# ** Note: $stop    : C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/Labs/Lab 1/decoder.sv(30)
#    Time: 550 ps  Iteration: 1  Instance: /decoder_testbench
# Break in Module decoder_testbench at C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/Labs/Lab 1/decoder.sv line 30
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/Labs/Lab 1/simulation/modelsim/run_decoder.do}
# End time: 11:56:43 on Oct 13,2020, Elapsed time: 0:04:15
# Errors: 0, Warnings: 0
