
CCD_Subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004468  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004528  08004528  00005528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045bc  080045bc  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080045bc  080045bc  0000606c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080045bc  080045bc  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045bc  080045bc  000055bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045c0  080045c0  000055c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080045c4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  2000006c  08004630  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  08004630  00006300  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008aca  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002185  00000000  00000000  0000eb5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  00010ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000755  00000000  00000000  000116c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003425  00000000  00000000  00011e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c32c  00000000  00000000  0001523a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080d5b  00000000  00000000  00021566  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a22c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028d4  00000000  00000000  000a2304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  000a4bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004510 	.word	0x08004510

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08004510 	.word	0x08004510

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <BSP_W25Qx_Init>:
extern SPI_HandleTypeDef hspi2;
 /**********************************************************************************
  * Function: Module initialization
  */
uint8_t BSP_W25Qx_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	af00      	add	r7, sp, #0
	BSP_W25Qx_Reset();
 8000238:	f000 f806 	bl	8000248 <BSP_W25Qx_Reset>
	return BSP_W25Qx_GetStatus();
 800023c:	f000 f81a 	bl	8000274 <BSP_W25Qx_GetStatus>
 8000240:	0003      	movs	r3, r0
}
 8000242:	0018      	movs	r0, r3
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}

08000248 <BSP_W25Qx_Reset>:


void BSP_W25Qx_Reset(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4a06      	ldr	r2, [pc, #24]	@ (800026c <BSP_W25Qx_Reset+0x24>)
 8000252:	801a      	strh	r2, [r3, #0]

	W25Qx_Enable();
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi2, cmd, 2, W25Qx_TIMEOUT_VALUE);
 8000254:	23fa      	movs	r3, #250	@ 0xfa
 8000256:	009b      	lsls	r3, r3, #2
 8000258:	1d39      	adds	r1, r7, #4
 800025a:	4805      	ldr	r0, [pc, #20]	@ (8000270 <BSP_W25Qx_Reset+0x28>)
 800025c:	2202      	movs	r2, #2
 800025e:	f002 fc13 	bl	8002a88 <HAL_SPI_Transmit>
	W25Qx_Disable();

}
 8000262:	46c0      	nop			@ (mov r8, r8)
 8000264:	46bd      	mov	sp, r7
 8000266:	b002      	add	sp, #8
 8000268:	bd80      	pop	{r7, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)
 800026c:	ffff9966 	.word	0xffff9966
 8000270:	20000150 	.word	0x20000150

08000274 <BSP_W25Qx_GetStatus>:
/**********************************************************************************
  * Function: Get device status
  */

uint8_t BSP_W25Qx_GetStatus(void)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	4a0e      	ldr	r2, [pc, #56]	@ (80002b8 <BSP_W25Qx_GetStatus+0x44>)
 800027e:	7812      	ldrb	r2, [r2, #0]
 8000280:	701a      	strb	r2, [r3, #0]
	uint8_t status;

	W25Qx_Enable();
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi2, cmd, 1, W25Qx_TIMEOUT_VALUE);
 8000282:	23fa      	movs	r3, #250	@ 0xfa
 8000284:	009b      	lsls	r3, r3, #2
 8000286:	1d39      	adds	r1, r7, #4
 8000288:	480c      	ldr	r0, [pc, #48]	@ (80002bc <BSP_W25Qx_GetStatus+0x48>)
 800028a:	2201      	movs	r2, #1
 800028c:	f002 fbfc 	bl	8002a88 <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi2,&status, 1, W25Qx_TIMEOUT_VALUE);
 8000290:	23fa      	movs	r3, #250	@ 0xfa
 8000292:	009b      	lsls	r3, r3, #2
 8000294:	1cf9      	adds	r1, r7, #3
 8000296:	4809      	ldr	r0, [pc, #36]	@ (80002bc <BSP_W25Qx_GetStatus+0x48>)
 8000298:	2201      	movs	r2, #1
 800029a:	f002 fd45 	bl	8002d28 <HAL_SPI_Receive>
	W25Qx_Disable();

	/* Check the value of the register */
  if((status & W25Q128FV_FSR_BUSY) != 0)
 800029e:	1cfb      	adds	r3, r7, #3
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	001a      	movs	r2, r3
 80002a4:	2301      	movs	r3, #1
 80002a6:	4013      	ands	r3, r2
 80002a8:	d001      	beq.n	80002ae <BSP_W25Qx_GetStatus+0x3a>
  {
    return W25Qx_BUSY;
 80002aa:	2302      	movs	r3, #2
 80002ac:	e000      	b.n	80002b0 <BSP_W25Qx_GetStatus+0x3c>
  }
	else
	{
		return W25Qx_OK;
 80002ae:	2300      	movs	r3, #0
	}
}
 80002b0:	0018      	movs	r0, r3
 80002b2:	46bd      	mov	sp, r7
 80002b4:	b002      	add	sp, #8
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	08004528 	.word	0x08004528
 80002bc:	20000150 	.word	0x20000150

080002c0 <bsp_InitW5500Gpio>:



// W5500 GPIO initialization configuration
void bsp_InitW5500Gpio(void)
{
 80002c0:	b590      	push	{r4, r7, lr}
 80002c2:	b089      	sub	sp, #36	@ 0x24
 80002c4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

//    EXTI_InitTypeDef  EXTI_InitStructure;

    // Enable GPIO clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c6:	4b46      	ldr	r3, [pc, #280]	@ (80003e0 <bsp_InitW5500Gpio+0x120>)
 80002c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002ca:	4b45      	ldr	r3, [pc, #276]	@ (80003e0 <bsp_InitW5500Gpio+0x120>)
 80002cc:	2101      	movs	r1, #1
 80002ce:	430a      	orrs	r2, r1
 80002d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002d2:	4b43      	ldr	r3, [pc, #268]	@ (80003e0 <bsp_InitW5500Gpio+0x120>)
 80002d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002d6:	2201      	movs	r2, #1
 80002d8:	4013      	ands	r3, r2
 80002da:	60bb      	str	r3, [r7, #8]
 80002dc:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80002de:	4b40      	ldr	r3, [pc, #256]	@ (80003e0 <bsp_InitW5500Gpio+0x120>)
 80002e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002e2:	4b3f      	ldr	r3, [pc, #252]	@ (80003e0 <bsp_InitW5500Gpio+0x120>)
 80002e4:	2102      	movs	r1, #2
 80002e6:	430a      	orrs	r2, r1
 80002e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002ea:	4b3d      	ldr	r3, [pc, #244]	@ (80003e0 <bsp_InitW5500Gpio+0x120>)
 80002ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002ee:	2202      	movs	r2, #2
 80002f0:	4013      	ands	r3, r2
 80002f2:	607b      	str	r3, [r7, #4]
 80002f4:	687b      	ldr	r3, [r7, #4]

    // W5500_RST pin initialization configuration (PA9 -> PB10)
    GPIO_InitStructure.Pin  = W5500_RST;
 80002f6:	210c      	movs	r1, #12
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	2280      	movs	r2, #128	@ 0x80
 80002fc:	00d2      	lsls	r2, r2, #3
 80002fe:	601a      	str	r2, [r3, #0]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000300:	000c      	movs	r4, r1
 8000302:	193b      	adds	r3, r7, r4
 8000304:	2202      	movs	r2, #2
 8000306:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000308:	193b      	adds	r3, r7, r4
 800030a:	2201      	movs	r2, #1
 800030c:	605a      	str	r2, [r3, #4]
    GPIO_InitStructure.Pull = GPIO_PULLUP;
 800030e:	193b      	adds	r3, r7, r4
 8000310:	2201      	movs	r2, #1
 8000312:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(W5500_RST_PORT, &GPIO_InitStructure);
 8000314:	193b      	adds	r3, r7, r4
 8000316:	4a33      	ldr	r2, [pc, #204]	@ (80003e4 <bsp_InitW5500Gpio+0x124>)
 8000318:	0019      	movs	r1, r3
 800031a:	0010      	movs	r0, r2
 800031c:	f001 fb64 	bl	80019e8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_RESET);
 8000320:	2380      	movs	r3, #128	@ 0x80
 8000322:	00db      	lsls	r3, r3, #3
 8000324:	482f      	ldr	r0, [pc, #188]	@ (80003e4 <bsp_InitW5500Gpio+0x124>)
 8000326:	2200      	movs	r2, #0
 8000328:	0019      	movs	r1, r3
 800032a:	f001 fcf8 	bl	8001d1e <HAL_GPIO_WritePin>
//		EXTI_InitStructure.EXTI_LineCmd = ENABLE;
//		EXTI_Init(&EXTI_InitStructure);

        /* Configure the chip select line as push-pull output mode */

		GPIO_InitStructure.Pin  = W5500_SCS;
 800032e:	193b      	adds	r3, r7, r4
 8000330:	2210      	movs	r2, #16
 8000332:	601a      	str	r2, [r3, #0]
		GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000334:	193b      	adds	r3, r7, r4
 8000336:	2202      	movs	r2, #2
 8000338:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800033a:	193b      	adds	r3, r7, r4
 800033c:	2201      	movs	r2, #1
 800033e:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull = GPIO_PULLUP;
 8000340:	193b      	adds	r3, r7, r4
 8000342:	2201      	movs	r2, #1
 8000344:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(W5500_SCS_PORT, &GPIO_InitStructure);
 8000346:	193a      	adds	r2, r7, r4
 8000348:	23a0      	movs	r3, #160	@ 0xa0
 800034a:	05db      	lsls	r3, r3, #23
 800034c:	0011      	movs	r1, r2
 800034e:	0018      	movs	r0, r3
 8000350:	f001 fb4a 	bl	80019e8 <HAL_GPIO_Init>

		//Configure SCK, MISO 、 MOSI
		//SCK pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000354:	193b      	adds	r3, r7, r4
 8000356:	2201      	movs	r2, #1
 8000358:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800035a:	193b      	adds	r3, r7, r4
 800035c:	2202      	movs	r2, #2
 800035e:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8000360:	193b      	adds	r3, r7, r4
 8000362:	2200      	movs	r2, #0
 8000364:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_SCK_PIN;
 8000366:	193b      	adds	r3, r7, r4
 8000368:	2220      	movs	r2, #32
 800036a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStructure);
 800036c:	193a      	adds	r2, r7, r4
 800036e:	23a0      	movs	r3, #160	@ 0xa0
 8000370:	05db      	lsls	r3, r3, #23
 8000372:	0011      	movs	r1, r2
 8000374:	0018      	movs	r0, r3
 8000376:	f001 fb37 	bl	80019e8 <HAL_GPIO_Init>
    //MOSI pin configuration
		GPIO_InitStructure.Pin = SPIx_MOSI_PIN;
 800037a:	193b      	adds	r3, r7, r4
 800037c:	2280      	movs	r2, #128	@ 0x80
 800037e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8000380:	193a      	adds	r2, r7, r4
 8000382:	23a0      	movs	r3, #160	@ 0xa0
 8000384:	05db      	lsls	r3, r3, #23
 8000386:	0011      	movs	r1, r2
 8000388:	0018      	movs	r0, r3
 800038a:	f001 fb2d 	bl	80019e8 <HAL_GPIO_Init>
		//MISO pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800038e:	193b      	adds	r3, r7, r4
 8000390:	2200      	movs	r2, #0
 8000392:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull  = GPIO_PULLUP;
 8000394:	193b      	adds	r3, r7, r4
 8000396:	2201      	movs	r2, #1
 8000398:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_MISO_PIN;
 800039a:	193b      	adds	r3, r7, r4
 800039c:	2240      	movs	r2, #64	@ 0x40
 800039e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStructure);
 80003a0:	193a      	adds	r2, r7, r4
 80003a2:	23a0      	movs	r3, #160	@ 0xa0
 80003a4:	05db      	lsls	r3, r3, #23
 80003a6:	0011      	movs	r1, r2
 80003a8:	0018      	movs	r0, r3
 80003aa:	f001 fb1d 	bl	80019e8 <HAL_GPIO_Init>

		HAL_GPIO_WritePin( W5500_SCS_PORT,W5500_SCS,GPIO_PIN_SET);//Set CS to High
 80003ae:	23a0      	movs	r3, #160	@ 0xa0
 80003b0:	05db      	lsls	r3, r3, #23
 80003b2:	2201      	movs	r2, #1
 80003b4:	2110      	movs	r1, #16
 80003b6:	0018      	movs	r0, r3
 80003b8:	f001 fcb1 	bl	8001d1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);	//Set SCK to High
 80003bc:	23a0      	movs	r3, #160	@ 0xa0
 80003be:	05db      	lsls	r3, r3, #23
 80003c0:	2201      	movs	r2, #1
 80003c2:	2120      	movs	r1, #32
 80003c4:	0018      	movs	r0, r3
 80003c6:	f001 fcaa 	bl	8001d1e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);	//Set MOSI to High
 80003ca:	23a0      	movs	r3, #160	@ 0xa0
 80003cc:	05db      	lsls	r3, r3, #23
 80003ce:	2201      	movs	r2, #1
 80003d0:	2180      	movs	r1, #128	@ 0x80
 80003d2:	0018      	movs	r0, r3
 80003d4:	f001 fca3 	bl	8001d1e <HAL_GPIO_WritePin>
}
 80003d8:	46c0      	nop			@ (mov r8, r8)
 80003da:	46bd      	mov	sp, r7
 80003dc:	b009      	add	sp, #36	@ 0x24
 80003de:	bd90      	pop	{r4, r7, pc}
 80003e0:	40021000 	.word	0x40021000
 80003e4:	50000400 	.word	0x50000400

080003e8 <sf_spi_RW>:
*   Parameter:     TxDat : The byte value to send
*   Return Value:  The data returned from the device via the MISO line
*********************************************************************************************************
*/
uint8_t sf_spi_RW(uint8_t TxDat)
{
 80003e8:	b590      	push	{r4, r7, lr}
 80003ea:	b085      	sub	sp, #20
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	0002      	movs	r2, r0
 80003f0:	1dfb      	adds	r3, r7, #7
 80003f2:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	uint8_t ret;
	ret=0;
 80003f4:	230e      	movs	r3, #14
 80003f6:	18fb      	adds	r3, r7, r3
 80003f8:	2200      	movs	r2, #0
 80003fa:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 80003fc:	230f      	movs	r3, #15
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	2200      	movs	r2, #0
 8000402:	701a      	strb	r2, [r3, #0]
 8000404:	e040      	b.n	8000488 <sf_spi_RW+0xa0>
	{
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_RESET);//SCK=0
 8000406:	23a0      	movs	r3, #160	@ 0xa0
 8000408:	05db      	lsls	r3, r3, #23
 800040a:	2200      	movs	r2, #0
 800040c:	2120      	movs	r1, #32
 800040e:	0018      	movs	r0, r3
 8000410:	f001 fc85 	bl	8001d1e <HAL_GPIO_WritePin>
		if(TxDat&0x80)
 8000414:	1dfb      	adds	r3, r7, #7
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	b25b      	sxtb	r3, r3
 800041a:	2b00      	cmp	r3, #0
 800041c:	da07      	bge.n	800042e <sf_spi_RW+0x46>
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);
 800041e:	23a0      	movs	r3, #160	@ 0xa0
 8000420:	05db      	lsls	r3, r3, #23
 8000422:	2201      	movs	r2, #1
 8000424:	2180      	movs	r1, #128	@ 0x80
 8000426:	0018      	movs	r0, r3
 8000428:	f001 fc79 	bl	8001d1e <HAL_GPIO_WritePin>
 800042c:	e006      	b.n	800043c <sf_spi_RW+0x54>
		else
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_RESET);
 800042e:	23a0      	movs	r3, #160	@ 0xa0
 8000430:	05db      	lsls	r3, r3, #23
 8000432:	2200      	movs	r2, #0
 8000434:	2180      	movs	r1, #128	@ 0x80
 8000436:	0018      	movs	r0, r3
 8000438:	f001 fc71 	bl	8001d1e <HAL_GPIO_WritePin>
		TxDat<<=1;
 800043c:	1dfa      	adds	r2, r7, #7
 800043e:	1dfb      	adds	r3, r7, #7
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	18db      	adds	r3, r3, r3
 8000444:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);//SCK=1
 8000446:	23a0      	movs	r3, #160	@ 0xa0
 8000448:	05db      	lsls	r3, r3, #23
 800044a:	2201      	movs	r2, #1
 800044c:	2120      	movs	r1, #32
 800044e:	0018      	movs	r0, r3
 8000450:	f001 fc65 	bl	8001d1e <HAL_GPIO_WritePin>
		ret<<=1;
 8000454:	240e      	movs	r4, #14
 8000456:	193a      	adds	r2, r7, r4
 8000458:	193b      	adds	r3, r7, r4
 800045a:	781b      	ldrb	r3, [r3, #0]
 800045c:	18db      	adds	r3, r3, r3
 800045e:	7013      	strb	r3, [r2, #0]
		if(HAL_GPIO_ReadPin(SPIx_MISO_GPIO_PORT,SPIx_MISO_PIN)==1)
 8000460:	23a0      	movs	r3, #160	@ 0xa0
 8000462:	05db      	lsls	r3, r3, #23
 8000464:	2140      	movs	r1, #64	@ 0x40
 8000466:	0018      	movs	r0, r3
 8000468:	f001 fc3c 	bl	8001ce4 <HAL_GPIO_ReadPin>
 800046c:	0003      	movs	r3, r0
 800046e:	2b01      	cmp	r3, #1
 8000470:	d104      	bne.n	800047c <sf_spi_RW+0x94>
			ret+=1;
 8000472:	193b      	adds	r3, r7, r4
 8000474:	193a      	adds	r2, r7, r4
 8000476:	7812      	ldrb	r2, [r2, #0]
 8000478:	3201      	adds	r2, #1
 800047a:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 800047c:	210f      	movs	r1, #15
 800047e:	187b      	adds	r3, r7, r1
 8000480:	781a      	ldrb	r2, [r3, #0]
 8000482:	187b      	adds	r3, r7, r1
 8000484:	3201      	adds	r2, #1
 8000486:	701a      	strb	r2, [r3, #0]
 8000488:	230f      	movs	r3, #15
 800048a:	18fb      	adds	r3, r7, r3
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	2b07      	cmp	r3, #7
 8000490:	d9b9      	bls.n	8000406 <sf_spi_RW+0x1e>
	}
	return ret;
 8000492:	230e      	movs	r3, #14
 8000494:	18fb      	adds	r3, r7, r3
 8000496:	781b      	ldrb	r3, [r3, #0]
}
 8000498:	0018      	movs	r0, r3
 800049a:	46bd      	mov	sp, r7
 800049c:	b005      	add	sp, #20
 800049e:	bd90      	pop	{r4, r7, pc}

080004a0 <sf_spiWriteWord>:
*   Return Value:  None
*********************************************************************************************************
*/

void sf_spiWriteWord(uint16_t TxDat)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	0002      	movs	r2, r0
 80004a8:	1dbb      	adds	r3, r7, #6
 80004aa:	801a      	strh	r2, [r3, #0]
	sf_spi_RW(TxDat/256);
 80004ac:	1dbb      	adds	r3, r7, #6
 80004ae:	881b      	ldrh	r3, [r3, #0]
 80004b0:	0a1b      	lsrs	r3, r3, #8
 80004b2:	b29b      	uxth	r3, r3
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	0018      	movs	r0, r3
 80004b8:	f7ff ff96 	bl	80003e8 <sf_spi_RW>
	sf_spi_RW(TxDat);
 80004bc:	1dbb      	adds	r3, r7, #6
 80004be:	881b      	ldrh	r3, [r3, #0]
 80004c0:	b2db      	uxtb	r3, r3
 80004c2:	0018      	movs	r0, r3
 80004c4:	f7ff ff90 	bl	80003e8 <sf_spi_RW>
}
 80004c8:	46c0      	nop			@ (mov r8, r8)
 80004ca:	46bd      	mov	sp, r7
 80004cc:	b002      	add	sp, #8
 80004ce:	bd80      	pop	{r7, pc}

080004d0 <Write_W5500_Byte>:
// Write a single byte to the specified register via SPI
void Write_W5500_Byte(uint16_t reg, uint8_t dat)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	0002      	movs	r2, r0
 80004d8:	1dbb      	adds	r3, r7, #6
 80004da:	801a      	strh	r2, [r3, #0]
 80004dc:	1d7b      	adds	r3, r7, #5
 80004de:	1c0a      	adds	r2, r1, #0
 80004e0:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set the SCS of W5500 to Low
 80004e2:	23a0      	movs	r3, #160	@ 0xa0
 80004e4:	05db      	lsls	r3, r3, #23
 80004e6:	2200      	movs	r2, #0
 80004e8:	2110      	movs	r1, #16
 80004ea:	0018      	movs	r0, r3
 80004ec:	f001 fc17 	bl	8001d1e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 80004f0:	1dbb      	adds	r3, r7, #6
 80004f2:	881b      	ldrh	r3, [r3, #0]
 80004f4:	0018      	movs	r0, r3
 80004f6:	f7ff ffd3 	bl	80004a0 <sf_spiWriteWord>
    // Write control byte: 1-byte data length, write data, select common register
    sf_spi_RW(dat); // Write 1 byte of data
 80004fa:	1d7b      	adds	r3, r7, #5
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	0018      	movs	r0, r3
 8000500:	f7ff ff72 	bl	80003e8 <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
 8000504:	23a0      	movs	r3, #160	@ 0xa0
 8000506:	05db      	lsls	r3, r3, #23
 8000508:	2201      	movs	r2, #1
 800050a:	2110      	movs	r1, #16
 800050c:	0018      	movs	r0, r3
 800050e:	f001 fc06 	bl	8001d1e <HAL_GPIO_WritePin>
}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	46bd      	mov	sp, r7
 8000516:	b002      	add	sp, #8
 8000518:	bd80      	pop	{r7, pc}

0800051a <Write_W5500_String>:
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
}

// Write multiple bytes to the specified register via SPI
void Write_W5500_String(uint16_t reg, uint8_t *dat_ptr, uint16_t size)
{
 800051a:	b580      	push	{r7, lr}
 800051c:	b084      	sub	sp, #16
 800051e:	af00      	add	r7, sp, #0
 8000520:	6039      	str	r1, [r7, #0]
 8000522:	0011      	movs	r1, r2
 8000524:	1dbb      	adds	r3, r7, #6
 8000526:	1c02      	adds	r2, r0, #0
 8000528:	801a      	strh	r2, [r3, #0]
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	1c0a      	adds	r2, r1, #0
 800052e:	801a      	strh	r2, [r3, #0]
    uint16_t i;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set the SCS of W5500 to Low
 8000530:	23a0      	movs	r3, #160	@ 0xa0
 8000532:	05db      	lsls	r3, r3, #23
 8000534:	2200      	movs	r2, #0
 8000536:	2110      	movs	r1, #16
 8000538:	0018      	movs	r0, r3
 800053a:	f001 fbf0 	bl	8001d1e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 800053e:	1dbb      	adds	r3, r7, #6
 8000540:	881b      	ldrh	r3, [r3, #0]
 8000542:	0018      	movs	r0, r3
 8000544:	f7ff ffac 	bl	80004a0 <sf_spiWriteWord>
    sf_spi_RW(VDM | RWB_WRITE | COMMON_R); // Write control byte: N-byte data length, write data, select common register
 8000548:	2004      	movs	r0, #4
 800054a:	f7ff ff4d 	bl	80003e8 <sf_spi_RW>

    for(i = 0; i < size; i++) // Loop to write 'size' bytes from buffer into W5500
 800054e:	230e      	movs	r3, #14
 8000550:	18fb      	adds	r3, r7, r3
 8000552:	2200      	movs	r2, #0
 8000554:	801a      	strh	r2, [r3, #0]
 8000556:	e00c      	b.n	8000572 <Write_W5500_String+0x58>
    {
        sf_spi_RW(*dat_ptr++); // Write 1 byte of data
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	1c5a      	adds	r2, r3, #1
 800055c:	603a      	str	r2, [r7, #0]
 800055e:	781b      	ldrb	r3, [r3, #0]
 8000560:	0018      	movs	r0, r3
 8000562:	f7ff ff41 	bl	80003e8 <sf_spi_RW>
    for(i = 0; i < size; i++) // Loop to write 'size' bytes from buffer into W5500
 8000566:	210e      	movs	r1, #14
 8000568:	187b      	adds	r3, r7, r1
 800056a:	881a      	ldrh	r2, [r3, #0]
 800056c:	187b      	adds	r3, r7, r1
 800056e:	3201      	adds	r2, #1
 8000570:	801a      	strh	r2, [r3, #0]
 8000572:	230e      	movs	r3, #14
 8000574:	18fa      	adds	r2, r7, r3
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	8812      	ldrh	r2, [r2, #0]
 800057a:	881b      	ldrh	r3, [r3, #0]
 800057c:	429a      	cmp	r2, r3
 800057e:	d3eb      	bcc.n	8000558 <Write_W5500_String+0x3e>
    }

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
 8000580:	23a0      	movs	r3, #160	@ 0xa0
 8000582:	05db      	lsls	r3, r3, #23
 8000584:	2201      	movs	r2, #1
 8000586:	2110      	movs	r1, #16
 8000588:	0018      	movs	r0, r3
 800058a:	f001 fbc8 	bl	8001d1e <HAL_GPIO_WritePin>
}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b004      	add	sp, #16
 8000594:	bd80      	pop	{r7, pc}

08000596 <Write_W5500_SOCK_Byte>:

//
void Write_W5500_SOCK_Byte(SOCKET s, uint16_t reg, uint8_t dat)
{
 8000596:	b590      	push	{r4, r7, lr}
 8000598:	b083      	sub	sp, #12
 800059a:	af00      	add	r7, sp, #0
 800059c:	0004      	movs	r4, r0
 800059e:	0008      	movs	r0, r1
 80005a0:	0011      	movs	r1, r2
 80005a2:	1dfb      	adds	r3, r7, #7
 80005a4:	1c22      	adds	r2, r4, #0
 80005a6:	701a      	strb	r2, [r3, #0]
 80005a8:	1d3b      	adds	r3, r7, #4
 80005aa:	1c02      	adds	r2, r0, #0
 80005ac:	801a      	strh	r2, [r3, #0]
 80005ae:	1dbb      	adds	r3, r7, #6
 80005b0:	1c0a      	adds	r2, r1, #0
 80005b2:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET);
 80005b4:	23a0      	movs	r3, #160	@ 0xa0
 80005b6:	05db      	lsls	r3, r3, #23
 80005b8:	2200      	movs	r2, #0
 80005ba:	2110      	movs	r1, #16
 80005bc:	0018      	movs	r0, r3
 80005be:	f001 fbae 	bl	8001d1e <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	881b      	ldrh	r3, [r3, #0]
 80005c6:	0018      	movs	r0, r3
 80005c8:	f7ff ff6a 	bl	80004a0 <sf_spiWriteWord>
    sf_spi_RW(FDM1 | RWB_WRITE | (s * 0x20 + 0x08)); // Write control byte: 1-byte data length, write data, select socket s register
 80005cc:	1dfb      	adds	r3, r7, #7
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	015b      	lsls	r3, r3, #5
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	3308      	adds	r3, #8
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	b25b      	sxtb	r3, r3
 80005da:	2205      	movs	r2, #5
 80005dc:	4313      	orrs	r3, r2
 80005de:	b25b      	sxtb	r3, r3
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	0018      	movs	r0, r3
 80005e4:	f7ff ff00 	bl	80003e8 <sf_spi_RW>
    sf_spi_RW(dat); // Write 1 byte of data
 80005e8:	1dbb      	adds	r3, r7, #6
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	0018      	movs	r0, r3
 80005ee:	f7ff fefb 	bl	80003e8 <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);
 80005f2:	23a0      	movs	r3, #160	@ 0xa0
 80005f4:	05db      	lsls	r3, r3, #23
 80005f6:	2201      	movs	r2, #1
 80005f8:	2110      	movs	r1, #16
 80005fa:	0018      	movs	r0, r3
 80005fc:	f001 fb8f 	bl	8001d1e <HAL_GPIO_WritePin>
}
 8000600:	46c0      	nop			@ (mov r8, r8)
 8000602:	46bd      	mov	sp, r7
 8000604:	b003      	add	sp, #12
 8000606:	bd90      	pop	{r4, r7, pc}

08000608 <Read_W5500_Byte>:
* Output        : None
* Return Value  : The 1-byte data read from the register
* Notes         : None
*******************************************************************************/
uint8_t Read_W5500_Byte(uint16_t reg)
{
 8000608:	b5b0      	push	{r4, r5, r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	0002      	movs	r2, r0
 8000610:	1dbb      	adds	r3, r7, #6
 8000612:	801a      	strh	r2, [r3, #0]
    uint8_t ret;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000614:	23a0      	movs	r3, #160	@ 0xa0
 8000616:	05db      	lsls	r3, r3, #23
 8000618:	2200      	movs	r2, #0
 800061a:	2110      	movs	r1, #16
 800061c:	0018      	movs	r0, r3
 800061e:	f001 fb7e 	bl	8001d1e <HAL_GPIO_WritePin>
    // Write 16-bit register address
    sf_spiWriteWord(reg);
 8000622:	1dbb      	adds	r3, r7, #6
 8000624:	881b      	ldrh	r3, [r3, #0]
 8000626:	0018      	movs	r0, r3
 8000628:	f7ff ff3a 	bl	80004a0 <sf_spiWriteWord>
    // Write control byte: 1-byte data length, read data, select common register
    sf_spi_RW(FDM1 | RWB_READ | COMMON_R);
 800062c:	2001      	movs	r0, #1
 800062e:	f7ff fedb 	bl	80003e8 <sf_spi_RW>
    // Send one dummy byte to provide 8 SCLK cycles to read MISO data
    ret = sf_spi_RW(0x00);
 8000632:	250f      	movs	r5, #15
 8000634:	197c      	adds	r4, r7, r5
 8000636:	2000      	movs	r0, #0
 8000638:	f7ff fed6 	bl	80003e8 <sf_spi_RW>
 800063c:	0003      	movs	r3, r0
 800063e:	7023      	strb	r3, [r4, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000640:	23a0      	movs	r3, #160	@ 0xa0
 8000642:	05db      	lsls	r3, r3, #23
 8000644:	2201      	movs	r2, #1
 8000646:	2110      	movs	r1, #16
 8000648:	0018      	movs	r0, r3
 800064a:	f001 fb68 	bl	8001d1e <HAL_GPIO_WritePin>
    return ret; // Return the read register data
 800064e:	197b      	adds	r3, r7, r5
 8000650:	781b      	ldrb	r3, [r3, #0]
}
 8000652:	0018      	movs	r0, r3
 8000654:	46bd      	mov	sp, r7
 8000656:	b004      	add	sp, #16
 8000658:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800065c <W5500HardwareReset>:
}


//
void W5500HardwareReset(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
    uint8_t count;
    count = 5;
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	2205      	movs	r2, #5
 8000666:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_RESET); // Pull reset pin low
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	00db      	lsls	r3, r3, #3
 800066c:	4814      	ldr	r0, [pc, #80]	@ (80006c0 <W5500HardwareReset+0x64>)
 800066e:	2200      	movs	r2, #0
 8000670:	0019      	movs	r1, r3
 8000672:	f001 fb54 	bl	8001d1e <HAL_GPIO_WritePin>
    bsp_DelayMS(20);
 8000676:	2014      	movs	r0, #20
 8000678:	f000 fa54 	bl	8000b24 <bsp_DelayMS>
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_SET);   // Pull reset pin high
 800067c:	2380      	movs	r3, #128	@ 0x80
 800067e:	00db      	lsls	r3, r3, #3
 8000680:	480f      	ldr	r0, [pc, #60]	@ (80006c0 <W5500HardwareReset+0x64>)
 8000682:	2201      	movs	r2, #1
 8000684:	0019      	movs	r1, r3
 8000686:	f001 fb4a 	bl	8001d1e <HAL_GPIO_WritePin>
    bsp_DelayMS(100);
 800068a:	2064      	movs	r0, #100	@ 0x64
 800068c:	f000 fa4a 	bl	8000b24 <bsp_DelayMS>
    // Wait for the Ethernet link to come up
    while (count--)
 8000690:	e008      	b.n	80006a4 <W5500HardwareReset+0x48>
    {
        if ((Read_W5500_Byte(PHYCFGR) & LINK) == 1)
 8000692:	202e      	movs	r0, #46	@ 0x2e
 8000694:	f7ff ffb8 	bl	8000608 <Read_W5500_Byte>
 8000698:	0003      	movs	r3, r0
 800069a:	001a      	movs	r2, r3
 800069c:	2301      	movs	r3, #1
 800069e:	4013      	ands	r3, r2
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d007      	beq.n	80006b4 <W5500HardwareReset+0x58>
    while (count--)
 80006a4:	1dfb      	adds	r3, r7, #7
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	1dfa      	adds	r2, r7, #7
 80006aa:	1e59      	subs	r1, r3, #1
 80006ac:	7011      	strb	r1, [r2, #0]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d1ef      	bne.n	8000692 <W5500HardwareReset+0x36>
            break;
    }
}
 80006b2:	e000      	b.n	80006b6 <W5500HardwareReset+0x5a>
            break;
 80006b4:	46c0      	nop			@ (mov r8, r8)
}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	b002      	add	sp, #8
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	50000400 	.word	0x50000400

080006c4 <Load_Net_Parameters>:
//
void Load_Net_Parameters(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
    Gateway_IP[0] = 192; // Load gateway parameters
 80006c8:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <Load_Net_Parameters+0xa0>)
 80006ca:	22c0      	movs	r2, #192	@ 0xc0
 80006cc:	701a      	strb	r2, [r3, #0]
    Gateway_IP[1] = 168;
 80006ce:	4b25      	ldr	r3, [pc, #148]	@ (8000764 <Load_Net_Parameters+0xa0>)
 80006d0:	22a8      	movs	r2, #168	@ 0xa8
 80006d2:	705a      	strb	r2, [r3, #1]
    Gateway_IP[2] = 1;
 80006d4:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <Load_Net_Parameters+0xa0>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	709a      	strb	r2, [r3, #2]
    Gateway_IP[3] = 1;
 80006da:	4b22      	ldr	r3, [pc, #136]	@ (8000764 <Load_Net_Parameters+0xa0>)
 80006dc:	2201      	movs	r2, #1
 80006de:	70da      	strb	r2, [r3, #3]

    Sub_Mask[0] = 255;   // Load subnet mask
 80006e0:	4b21      	ldr	r3, [pc, #132]	@ (8000768 <Load_Net_Parameters+0xa4>)
 80006e2:	22ff      	movs	r2, #255	@ 0xff
 80006e4:	701a      	strb	r2, [r3, #0]
    Sub_Mask[1] = 255;
 80006e6:	4b20      	ldr	r3, [pc, #128]	@ (8000768 <Load_Net_Parameters+0xa4>)
 80006e8:	22ff      	movs	r2, #255	@ 0xff
 80006ea:	705a      	strb	r2, [r3, #1]
    Sub_Mask[2] = 255;
 80006ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000768 <Load_Net_Parameters+0xa4>)
 80006ee:	22ff      	movs	r2, #255	@ 0xff
 80006f0:	709a      	strb	r2, [r3, #2]
    Sub_Mask[3] = 0;
 80006f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <Load_Net_Parameters+0xa4>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	70da      	strb	r2, [r3, #3]

    Phy_Addr[0] = 0x0c;  // Load physical address (MAC)
 80006f8:	4b1c      	ldr	r3, [pc, #112]	@ (800076c <Load_Net_Parameters+0xa8>)
 80006fa:	220c      	movs	r2, #12
 80006fc:	701a      	strb	r2, [r3, #0]
    Phy_Addr[1] = 0x29;
 80006fe:	4b1b      	ldr	r3, [pc, #108]	@ (800076c <Load_Net_Parameters+0xa8>)
 8000700:	2229      	movs	r2, #41	@ 0x29
 8000702:	705a      	strb	r2, [r3, #1]
    Phy_Addr[2] = 0xab;
 8000704:	4b19      	ldr	r3, [pc, #100]	@ (800076c <Load_Net_Parameters+0xa8>)
 8000706:	22ab      	movs	r2, #171	@ 0xab
 8000708:	709a      	strb	r2, [r3, #2]
    Phy_Addr[3] = 0x7c;
 800070a:	4b18      	ldr	r3, [pc, #96]	@ (800076c <Load_Net_Parameters+0xa8>)
 800070c:	227c      	movs	r2, #124	@ 0x7c
 800070e:	70da      	strb	r2, [r3, #3]
    Phy_Addr[4] = 0x00;
 8000710:	4b16      	ldr	r3, [pc, #88]	@ (800076c <Load_Net_Parameters+0xa8>)
 8000712:	2200      	movs	r2, #0
 8000714:	711a      	strb	r2, [r3, #4]
    Phy_Addr[5] = 0x01;
 8000716:	4b15      	ldr	r3, [pc, #84]	@ (800076c <Load_Net_Parameters+0xa8>)
 8000718:	2201      	movs	r2, #1
 800071a:	715a      	strb	r2, [r3, #5]

    IP_Addr[0] = 192;    // Load local IP address
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <Load_Net_Parameters+0xac>)
 800071e:	22c0      	movs	r2, #192	@ 0xc0
 8000720:	701a      	strb	r2, [r3, #0]
    IP_Addr[1] = 168;
 8000722:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <Load_Net_Parameters+0xac>)
 8000724:	22a8      	movs	r2, #168	@ 0xa8
 8000726:	705a      	strb	r2, [r3, #1]
    IP_Addr[2] = 1;
 8000728:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <Load_Net_Parameters+0xac>)
 800072a:	2201      	movs	r2, #1
 800072c:	709a      	strb	r2, [r3, #2]
    IP_Addr[3] = 199;
 800072e:	4b10      	ldr	r3, [pc, #64]	@ (8000770 <Load_Net_Parameters+0xac>)
 8000730:	22c7      	movs	r2, #199	@ 0xc7
 8000732:	70da      	strb	r2, [r3, #3]

    // Load destination IP for socket 0 (e.g., a PC for debugging)
    UDP_DIPR[0] = 192;
 8000734:	4b0f      	ldr	r3, [pc, #60]	@ (8000774 <Load_Net_Parameters+0xb0>)
 8000736:	22c0      	movs	r2, #192	@ 0xc0
 8000738:	701a      	strb	r2, [r3, #0]
    UDP_DIPR[1] = 168;
 800073a:	4b0e      	ldr	r3, [pc, #56]	@ (8000774 <Load_Net_Parameters+0xb0>)
 800073c:	22a8      	movs	r2, #168	@ 0xa8
 800073e:	705a      	strb	r2, [r3, #1]
    UDP_DIPR[2] = 1;
 8000740:	4b0c      	ldr	r3, [pc, #48]	@ (8000774 <Load_Net_Parameters+0xb0>)
 8000742:	2201      	movs	r2, #1
 8000744:	709a      	strb	r2, [r3, #2]
    UDP_DIPR[3] = 188;
 8000746:	4b0b      	ldr	r3, [pc, #44]	@ (8000774 <Load_Net_Parameters+0xb0>)
 8000748:	22bc      	movs	r2, #188	@ 0xbc
 800074a:	70da      	strb	r2, [r3, #3]
    // Load destination port for socket 0 (e.g., a PC for debugging), 6000
    UDP_DPORT[0] = 0x17;
 800074c:	4b0a      	ldr	r3, [pc, #40]	@ (8000778 <Load_Net_Parameters+0xb4>)
 800074e:	2217      	movs	r2, #23
 8000750:	701a      	strb	r2, [r3, #0]
    UDP_DPORT[1] = 0x70;
 8000752:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <Load_Net_Parameters+0xb4>)
 8000754:	2270      	movs	r2, #112	@ 0x70
 8000756:	705a      	strb	r2, [r3, #1]
    S0_Mode = UDP_MODE;  // Load socket 0 working mode: UDP (broadcast) mode
 8000758:	4b08      	ldr	r3, [pc, #32]	@ (800077c <Load_Net_Parameters+0xb8>)
 800075a:	2202      	movs	r2, #2
 800075c:	701a      	strb	r2, [r3, #0]
}
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000088 	.word	0x20000088
 8000768:	2000008c 	.word	0x2000008c
 800076c:	20000090 	.word	0x20000090
 8000770:	20000098 	.word	0x20000098
 8000774:	2000009c 	.word	0x2000009c
 8000778:	200000a0 	.word	0x200000a0
 800077c:	20000000 	.word	0x20000000

08000780 <setkeepalive>:
@brief  W5500 keep-alive routine: set the socket keep-alive register Sn_KPALVTR,
        unit is 5 seconds
*/

void setkeepalive(SOCKET s)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	0002      	movs	r2, r0
 8000788:	1dfb      	adds	r3, r7, #7
 800078a:	701a      	strb	r2, [r3, #0]
	Write_W5500_SOCK_Byte(s,Sn_KPALVTR,2);
 800078c:	1dfb      	adds	r3, r7, #7
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	2202      	movs	r2, #2
 8000792:	212f      	movs	r1, #47	@ 0x2f
 8000794:	0018      	movs	r0, r3
 8000796:	f7ff fefe 	bl	8000596 <Write_W5500_SOCK_Byte>
}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b002      	add	sp, #8
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <W5500_Init>:
//
void W5500_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
    uint8_t i = 0;
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]

    Write_W5500_Byte(MR, RST); // Software reset W5500; write 1 to enable, it auto-clears after reset
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	2000      	movs	r0, #0
 80007b4:	f7ff fe8c 	bl	80004d0 <Write_W5500_Byte>
    bsp_DelayMS(10);           // Delay 10 ms (user-defined function)
 80007b8:	200a      	movs	r0, #10
 80007ba:	f000 f9b3 	bl	8000b24 <bsp_DelayMS>

    // Set gateway IP address. Gateway_IP is a 4-byte unsigned char array (user-defined).
    // Using a gateway allows communication beyond the local subnet, reaching other subnets or the Internet.
    Write_W5500_String(GAR, Gateway_IP, 4);
 80007be:	4b1c      	ldr	r3, [pc, #112]	@ (8000830 <W5500_Init+0x8c>)
 80007c0:	2204      	movs	r2, #4
 80007c2:	0019      	movs	r1, r3
 80007c4:	2001      	movs	r0, #1
 80007c6:	f7ff fea8 	bl	800051a <Write_W5500_String>

    // Set subnet mask (MASK). Sub_Mask is a 4-byte unsigned char array (user-defined).
    // The subnet mask is used for subnet calculations.
    Write_W5500_String(SUBR, Sub_Mask, 4);
 80007ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <W5500_Init+0x90>)
 80007cc:	2204      	movs	r2, #4
 80007ce:	0019      	movs	r1, r3
 80007d0:	2005      	movs	r0, #5
 80007d2:	f7ff fea2 	bl	800051a <Write_W5500_String>
    // Set MAC address. Phy_Addr is a 6-byte unsigned char array (user-defined),
    // used to uniquely identify the device on the network.
    // This address should be obtained from IEEE. Per OUI rules, the first 3 bytes are the vendor code,
    // and the last 3 bytes are the product serial number.
    // If you define a MAC yourself, note the first byte must be even.
    Write_W5500_String(SHAR, Phy_Addr, 6);
 80007d6:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <W5500_Init+0x94>)
 80007d8:	2206      	movs	r2, #6
 80007da:	0019      	movs	r1, r3
 80007dc:	2009      	movs	r0, #9
 80007de:	f7ff fe9c 	bl	800051a <Write_W5500_String>

    // Set the device’s IP address. IP_Addr is a 4-byte unsigned char array (user-defined).
    // Note: The gateway IP must be in the same subnet as the local IP, otherwise the device won't find the gateway.
    Write_W5500_String(SIPR, IP_Addr, 4);
 80007e2:	4b16      	ldr	r3, [pc, #88]	@ (800083c <W5500_Init+0x98>)
 80007e4:	2204      	movs	r2, #4
 80007e6:	0019      	movs	r1, r3
 80007e8:	200f      	movs	r0, #15
 80007ea:	f7ff fe96 	bl	800051a <Write_W5500_String>

    // Configure TX and RX buffer sizes; refer to the W5500 datasheet
    for (i = 0; i < 8; i++)
 80007ee:	1dfb      	adds	r3, r7, #7
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
 80007f4:	e012      	b.n	800081c <W5500_Init+0x78>
    {
        Write_W5500_SOCK_Byte(i, Sn_RXBUF_SIZE, 0x02); // Socket RX memory size = 2 KB
 80007f6:	1dfb      	adds	r3, r7, #7
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	2202      	movs	r2, #2
 80007fc:	211e      	movs	r1, #30
 80007fe:	0018      	movs	r0, r3
 8000800:	f7ff fec9 	bl	8000596 <Write_W5500_SOCK_Byte>
        Write_W5500_SOCK_Byte(i, Sn_TXBUF_SIZE, 0x02); // Socket TX memory size = 2 KB
 8000804:	1dfb      	adds	r3, r7, #7
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2202      	movs	r2, #2
 800080a:	211f      	movs	r1, #31
 800080c:	0018      	movs	r0, r3
 800080e:	f7ff fec2 	bl	8000596 <Write_W5500_SOCK_Byte>
    for (i = 0; i < 8; i++)
 8000812:	1dfb      	adds	r3, r7, #7
 8000814:	781a      	ldrb	r2, [r3, #0]
 8000816:	1dfb      	adds	r3, r7, #7
 8000818:	3201      	adds	r2, #1
 800081a:	701a      	strb	r2, [r3, #0]
 800081c:	1dfb      	adds	r3, r7, #7
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b07      	cmp	r3, #7
 8000822:	d9e8      	bls.n	80007f6 <W5500_Init+0x52>
    // IMR_UNREACH: Destination unreachable exception interrupt in UDP communication
    // Other socket event interrupts can be added as required.
    // Write_W5500_Byte(IMR, IM_IR7 | IM_IR6);
    // Write_W5500_Byte(SIMR, S0_IMR);
    // Write_W5500_SOCK_Byte(0, Sn_IMR, IMR_SENDOK | IMR_TIMEOUT | IMR_RECV | IMR_DISCON | IMR_CON);
}
 8000824:	46c0      	nop			@ (mov r8, r8)
 8000826:	46c0      	nop			@ (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b002      	add	sp, #8
 800082c:	bd80      	pop	{r7, pc}
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	20000088 	.word	0x20000088
 8000834:	2000008c 	.word	0x2000008c
 8000838:	20000090 	.word	0x20000090
 800083c:	20000098 	.word	0x20000098

08000840 <init_chip>:
        goto IntDispose;
}
//
// W5500HardwareInitialize
void init_chip(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
    bsp_InitW5500Gpio();
 8000844:	f7ff fd3c 	bl	80002c0 <bsp_InitW5500Gpio>
    W5500HardwareReset();
 8000848:	f7ff ff08 	bl	800065c <W5500HardwareReset>
    Load_Net_Parameters();
 800084c:	f7ff ff3a 	bl	80006c4 <Load_Net_Parameters>
    W5500_Init(); // Initialize W5500 registers
 8000850:	f7ff ffa8 	bl	80007a4 <W5500_Init>
    // Detect_Gateway();
    // Enable W5500 Keep-alive
    setkeepalive(0);
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff ff93 	bl	8000780 <setkeepalive>
}
 800085a:	46c0      	nop			@ (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	0002      	movs	r2, r0
 8000868:	6039      	str	r1, [r7, #0]
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b7f      	cmp	r3, #127	@ 0x7f
 8000874:	d828      	bhi.n	80008c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000876:	4a2f      	ldr	r2, [pc, #188]	@ (8000934 <__NVIC_SetPriority+0xd4>)
 8000878:	1dfb      	adds	r3, r7, #7
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	b25b      	sxtb	r3, r3
 800087e:	089b      	lsrs	r3, r3, #2
 8000880:	33c0      	adds	r3, #192	@ 0xc0
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	589b      	ldr	r3, [r3, r2]
 8000886:	1dfa      	adds	r2, r7, #7
 8000888:	7812      	ldrb	r2, [r2, #0]
 800088a:	0011      	movs	r1, r2
 800088c:	2203      	movs	r2, #3
 800088e:	400a      	ands	r2, r1
 8000890:	00d2      	lsls	r2, r2, #3
 8000892:	21ff      	movs	r1, #255	@ 0xff
 8000894:	4091      	lsls	r1, r2
 8000896:	000a      	movs	r2, r1
 8000898:	43d2      	mvns	r2, r2
 800089a:	401a      	ands	r2, r3
 800089c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	019b      	lsls	r3, r3, #6
 80008a2:	22ff      	movs	r2, #255	@ 0xff
 80008a4:	401a      	ands	r2, r3
 80008a6:	1dfb      	adds	r3, r7, #7
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	0018      	movs	r0, r3
 80008ac:	2303      	movs	r3, #3
 80008ae:	4003      	ands	r3, r0
 80008b0:	00db      	lsls	r3, r3, #3
 80008b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b4:	481f      	ldr	r0, [pc, #124]	@ (8000934 <__NVIC_SetPriority+0xd4>)
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	b25b      	sxtb	r3, r3
 80008bc:	089b      	lsrs	r3, r3, #2
 80008be:	430a      	orrs	r2, r1
 80008c0:	33c0      	adds	r3, #192	@ 0xc0
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008c6:	e031      	b.n	800092c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000938 <__NVIC_SetPriority+0xd8>)
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	0019      	movs	r1, r3
 80008d0:	230f      	movs	r3, #15
 80008d2:	400b      	ands	r3, r1
 80008d4:	3b08      	subs	r3, #8
 80008d6:	089b      	lsrs	r3, r3, #2
 80008d8:	3306      	adds	r3, #6
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	18d3      	adds	r3, r2, r3
 80008de:	3304      	adds	r3, #4
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	1dfa      	adds	r2, r7, #7
 80008e4:	7812      	ldrb	r2, [r2, #0]
 80008e6:	0011      	movs	r1, r2
 80008e8:	2203      	movs	r2, #3
 80008ea:	400a      	ands	r2, r1
 80008ec:	00d2      	lsls	r2, r2, #3
 80008ee:	21ff      	movs	r1, #255	@ 0xff
 80008f0:	4091      	lsls	r1, r2
 80008f2:	000a      	movs	r2, r1
 80008f4:	43d2      	mvns	r2, r2
 80008f6:	401a      	ands	r2, r3
 80008f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	019b      	lsls	r3, r3, #6
 80008fe:	22ff      	movs	r2, #255	@ 0xff
 8000900:	401a      	ands	r2, r3
 8000902:	1dfb      	adds	r3, r7, #7
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	0018      	movs	r0, r3
 8000908:	2303      	movs	r3, #3
 800090a:	4003      	ands	r3, r0
 800090c:	00db      	lsls	r3, r3, #3
 800090e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000910:	4809      	ldr	r0, [pc, #36]	@ (8000938 <__NVIC_SetPriority+0xd8>)
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	001c      	movs	r4, r3
 8000918:	230f      	movs	r3, #15
 800091a:	4023      	ands	r3, r4
 800091c:	3b08      	subs	r3, #8
 800091e:	089b      	lsrs	r3, r3, #2
 8000920:	430a      	orrs	r2, r1
 8000922:	3306      	adds	r3, #6
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	18c3      	adds	r3, r0, r3
 8000928:	3304      	adds	r3, #4
 800092a:	601a      	str	r2, [r3, #0]
}
 800092c:	46c0      	nop			@ (mov r8, r8)
 800092e:	46bd      	mov	sp, r7
 8000930:	b003      	add	sp, #12
 8000932:	bd90      	pop	{r4, r7, pc}
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	1e5a      	subs	r2, r3, #1
 8000948:	2380      	movs	r3, #128	@ 0x80
 800094a:	045b      	lsls	r3, r3, #17
 800094c:	429a      	cmp	r2, r3
 800094e:	d301      	bcc.n	8000954 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000950:	2301      	movs	r3, #1
 8000952:	e010      	b.n	8000976 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000954:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <SysTick_Config+0x44>)
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	3a01      	subs	r2, #1
 800095a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800095c:	2301      	movs	r3, #1
 800095e:	425b      	negs	r3, r3
 8000960:	2103      	movs	r1, #3
 8000962:	0018      	movs	r0, r3
 8000964:	f7ff ff7c 	bl	8000860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000968:	4b05      	ldr	r3, [pc, #20]	@ (8000980 <SysTick_Config+0x44>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800096e:	4b04      	ldr	r3, [pc, #16]	@ (8000980 <SysTick_Config+0x44>)
 8000970:	2207      	movs	r2, #7
 8000972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000974:	2300      	movs	r3, #0
}
 8000976:	0018      	movs	r0, r3
 8000978:	46bd      	mov	sp, r7
 800097a:	b002      	add	sp, #8
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			@ (mov r8, r8)
 8000980:	e000e010 	.word	0xe000e010

08000984 <bsp_InitTimer>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_InitTimer(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
    uint8_t i;

    /* Clear all software timers */
    for (i = 0; i < TMR_COUNT; i++)
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]
 8000990:	e02e      	b.n	80009f0 <bsp_InitTimer+0x6c>
    {
        s_tTmr[i].Count = 0;
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781a      	ldrb	r2, [r3, #0]
 8000996:	4921      	ldr	r1, [pc, #132]	@ (8000a1c <bsp_InitTimer+0x98>)
 8000998:	0013      	movs	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	189b      	adds	r3, r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	18cb      	adds	r3, r1, r3
 80009a2:	3304      	adds	r3, #4
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
        s_tTmr[i].PreLoad = 0;
 80009a8:	1dfb      	adds	r3, r7, #7
 80009aa:	781a      	ldrb	r2, [r3, #0]
 80009ac:	491b      	ldr	r1, [pc, #108]	@ (8000a1c <bsp_InitTimer+0x98>)
 80009ae:	0013      	movs	r3, r2
 80009b0:	005b      	lsls	r3, r3, #1
 80009b2:	189b      	adds	r3, r3, r2
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	18cb      	adds	r3, r1, r3
 80009b8:	3308      	adds	r3, #8
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
        s_tTmr[i].Flag = 0;
 80009be:	1dfb      	adds	r3, r7, #7
 80009c0:	781a      	ldrb	r2, [r3, #0]
 80009c2:	4916      	ldr	r1, [pc, #88]	@ (8000a1c <bsp_InitTimer+0x98>)
 80009c4:	0013      	movs	r3, r2
 80009c6:	005b      	lsls	r3, r3, #1
 80009c8:	189b      	adds	r3, r3, r2
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	18cb      	adds	r3, r1, r3
 80009ce:	3301      	adds	r3, #1
 80009d0:	2200      	movs	r2, #0
 80009d2:	701a      	strb	r2, [r3, #0]
        s_tTmr[i].Mode = TMR_ONCE_MODE; /* Default is one-shot mode */
 80009d4:	1dfb      	adds	r3, r7, #7
 80009d6:	781a      	ldrb	r2, [r3, #0]
 80009d8:	4910      	ldr	r1, [pc, #64]	@ (8000a1c <bsp_InitTimer+0x98>)
 80009da:	0013      	movs	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	189b      	adds	r3, r3, r2
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	2200      	movs	r2, #0
 80009e4:	545a      	strb	r2, [r3, r1]
    for (i = 0; i < TMR_COUNT; i++)
 80009e6:	1dfb      	adds	r3, r7, #7
 80009e8:	781a      	ldrb	r2, [r3, #0]
 80009ea:	1dfb      	adds	r3, r7, #7
 80009ec:	3201      	adds	r2, #1
 80009ee:	701a      	strb	r2, [r3, #0]
 80009f0:	1dfb      	adds	r3, r7, #7
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b03      	cmp	r3, #3
 80009f6:	d9cc      	bls.n	8000992 <bsp_InitTimer+0xe>
            -- SystemCoreClock / 2000  : interrupt frequency 2000 Hz (period = 500 µs)

        For most applications, we use 1 ms as the period.
        For low-speed CPUs or low-power applications, you can set the period to 10 ms.
    */
    SysTick_Config(SystemCoreClock / 1000);
 80009f8:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <bsp_InitTimer+0x9c>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	22fa      	movs	r2, #250	@ 0xfa
 80009fe:	0091      	lsls	r1, r2, #2
 8000a00:	0018      	movs	r0, r3
 8000a02:	f7ff fb8b 	bl	800011c <__udivsi3>
 8000a06:	0003      	movs	r3, r0
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f7ff ff97 	bl	800093c <SysTick_Config>

    g_ucEnableSystickISR = 1;       /* 1 means SysTick interrupt is enabled */
 8000a0e:	4b05      	ldr	r3, [pc, #20]	@ (8000a24 <bsp_InitTimer+0xa0>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	701a      	strb	r2, [r3, #0]
}
 8000a14:	46c0      	nop			@ (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b002      	add	sp, #8
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200000ac 	.word	0x200000ac
 8000a20:	20000004 	.word	0x20000004
 8000a24:	200000e0 	.word	0x200000e0

08000a28 <bsp_Idle>:
*   Parameter    : None
*   Return Value : None
*********************************************************************************************************
*/
void bsp_Idle(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
    //--- Put CPU into sleep, to be woken up by SysTick or other interrupts

    // For example, in the uIP protocol, you can insert the uIP polling function

    // GT811_Scan();   // Touch screen scan
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <SysTick_ISR>:
*/

extern void bsp_RunPer1ms(void);
extern void bsp_RunPer10ms(void);
void SysTick_ISR(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
    static uint8_t s_count = 0;
    uint8_t i;

    /* Called every 1 ms (used only for bsp_DelayMS) */
    if (s_uiDelayCount > 0)
 8000a3a:	4b24      	ldr	r3, [pc, #144]	@ (8000acc <SysTick_ISR+0x98>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d009      	beq.n	8000a56 <SysTick_ISR+0x22>
    {
        if (--s_uiDelayCount == 0)
 8000a42:	4b22      	ldr	r3, [pc, #136]	@ (8000acc <SysTick_ISR+0x98>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	3b01      	subs	r3, #1
 8000a48:	4a20      	ldr	r2, [pc, #128]	@ (8000acc <SysTick_ISR+0x98>)
 8000a4a:	6013      	str	r3, [r2, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <SysTick_ISR+0x22>
        {
            s_ucTimeOutFlag = 1;
 8000a50:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad0 <SysTick_ISR+0x9c>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	701a      	strb	r2, [r3, #0]
        }
    }

    /* Decrement all software timer counters every 1 ms */
    for (i = 0; i < TMR_COUNT; i++)
 8000a56:	1dfb      	adds	r3, r7, #7
 8000a58:	2200      	movs	r2, #0
 8000a5a:	701a      	strb	r2, [r3, #0]
 8000a5c:	e00f      	b.n	8000a7e <SysTick_ISR+0x4a>
    {
        bsp_SoftTimerDec(&s_tTmr[i]);
 8000a5e:	1dfb      	adds	r3, r7, #7
 8000a60:	781a      	ldrb	r2, [r3, #0]
 8000a62:	0013      	movs	r3, r2
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	189b      	adds	r3, r3, r2
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	4a1a      	ldr	r2, [pc, #104]	@ (8000ad4 <SysTick_ISR+0xa0>)
 8000a6c:	189b      	adds	r3, r3, r2
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f000 f838 	bl	8000ae4 <bsp_SoftTimerDec>
    for (i = 0; i < TMR_COUNT; i++)
 8000a74:	1dfb      	adds	r3, r7, #7
 8000a76:	781a      	ldrb	r2, [r3, #0]
 8000a78:	1dfb      	adds	r3, r7, #7
 8000a7a:	3201      	adds	r2, #1
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	1dfb      	adds	r3, r7, #7
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d9eb      	bls.n	8000a5e <SysTick_ISR+0x2a>
    }

    /* Increase global runtime every 1 ms */
    g_iRunTime++;
 8000a86:	4b14      	ldr	r3, [pc, #80]	@ (8000ad8 <SysTick_ISR+0xa4>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	1c5a      	adds	r2, r3, #1
 8000a8c:	4b12      	ldr	r3, [pc, #72]	@ (8000ad8 <SysTick_ISR+0xa4>)
 8000a8e:	601a      	str	r2, [r3, #0]
    if (g_iRunTime == 0x7FFFFFFF)    /* This variable is int32_t, max value is 0x7FFFFFFF */
 8000a90:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <SysTick_ISR+0xa4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a11      	ldr	r2, [pc, #68]	@ (8000adc <SysTick_ISR+0xa8>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d102      	bne.n	8000aa0 <SysTick_ISR+0x6c>
    {
        g_iRunTime = 0;
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad8 <SysTick_ISR+0xa4>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
    }

    bsp_RunPer1ms();        /* Call this function every 1 ms, defined in bsp.c */
 8000aa0:	f000 fa5e 	bl	8000f60 <bsp_RunPer1ms>

    if (++s_count >= 10)
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <SysTick_ISR+0xac>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <SysTick_ISR+0xac>)
 8000aae:	701a      	strb	r2, [r3, #0]
 8000ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ae0 <SysTick_ISR+0xac>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b09      	cmp	r3, #9
 8000ab6:	d904      	bls.n	8000ac2 <SysTick_ISR+0x8e>
    {
        s_count = 0;
 8000ab8:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <SysTick_ISR+0xac>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]

        bsp_RunPer10ms();   /* Call this function every 10 ms, defined in bsp.c */
 8000abe:	f000 fa55 	bl	8000f6c <bsp_RunPer10ms>
    }
}
 8000ac2:	46c0      	nop			@ (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b002      	add	sp, #8
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	200000a4 	.word	0x200000a4
 8000ad0:	200000a8 	.word	0x200000a8
 8000ad4:	200000ac 	.word	0x200000ac
 8000ad8:	200000dc 	.word	0x200000dc
 8000adc:	7fffffff 	.word	0x7fffffff
 8000ae0:	200000e1 	.word	0x200000e1

08000ae4 <bsp_SoftTimerDec>:
*   Parameter    : _tmr : Pointer to timer variable
*   Return Value : None
*********************************************************************************************************
*/
static void bsp_SoftTimerDec(SOFT_TMR *_tmr)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
    if (_tmr->Count > 0)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d012      	beq.n	8000b1a <bsp_SoftTimerDec+0x36>
    {
        /* If the timer variable decrements to 1, set the timer flag */
        if (--_tmr->Count == 0)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	3b01      	subs	r3, #1
 8000afa:	687a      	ldr	r2, [r7, #4]
 8000afc:	6053      	str	r3, [r2, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d10b      	bne.n	8000b1a <bsp_SoftTimerDec+0x36>
        {
            _tmr->Flag = 1;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2201      	movs	r2, #1
 8000b06:	705a      	strb	r2, [r3, #1]

            /* If in auto mode, reload the counter automatically */
            if (_tmr->Mode == TMR_AUTO_MODE)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d103      	bne.n	8000b1a <bsp_SoftTimerDec+0x36>
            {
                _tmr->Count = _tmr->PreLoad;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	689a      	ldr	r2, [r3, #8]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	605a      	str	r2, [r3, #4]
            }
        }
    }
}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b002      	add	sp, #8
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <bsp_DelayMS>:
*   Parameter    : n : Delay length in ms. n should be greater than 2
*   Return Value : None
*********************************************************************************************************
*/
void bsp_DelayMS(uint32_t n)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
    if (n == 0)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d01e      	beq.n	8000b70 <bsp_DelayMS+0x4c>
    {
        return;
    }
    else if (n == 1)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	d101      	bne.n	8000b3c <bsp_DelayMS+0x18>
    {
        n = 2;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	f383 8810 	msr	PRIMASK, r3
}
 8000b46:	46c0      	nop			@ (mov r8, r8)
    }

    DISABLE_INT();              /* Disable interrupts */

    s_uiDelayCount = n;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <bsp_DelayMS+0x58>)
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	601a      	str	r2, [r3, #0]
    s_ucTimeOutFlag = 0;
 8000b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <bsp_DelayMS+0x5c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	701a      	strb	r2, [r3, #0]
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	f383 8810 	msr	PRIMASK, r3
}
 8000b5e:	46c0      	nop			@ (mov r8, r8)

    ENABLE_INT();               /* Enable interrupts */

    while (1)
    {
        bsp_Idle();             /* Operations to execute when CPU is idle, see bsp.c and bsp.h */
 8000b60:	f7ff ff62 	bl	8000a28 <bsp_Idle>
        /*
            Wait until delay time expires
            Note: Compiler may assume s_ucTimeOutFlag = 0, which can cause optimization issues.
                  Therefore, s_ucTimeOutFlag must be declared as volatile.
        */
        if (s_ucTimeOutFlag == 1)
 8000b64:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <bsp_DelayMS+0x5c>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d002      	beq.n	8000b74 <bsp_DelayMS+0x50>
        bsp_Idle();             /* Operations to execute when CPU is idle, see bsp.c and bsp.h */
 8000b6e:	e7f7      	b.n	8000b60 <bsp_DelayMS+0x3c>
        return;
 8000b70:	46c0      	nop			@ (mov r8, r8)
 8000b72:	e000      	b.n	8000b76 <bsp_DelayMS+0x52>
        {
            break;
 8000b74:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b004      	add	sp, #16
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	200000a4 	.word	0x200000a4
 8000b80:	200000a8 	.word	0x200000a8

08000b84 <SysTick_Handler>:
*   Parameter    : None
*   Return Value : None
*********************************************************************************************************
*/
void SysTick_Handler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
    HAL_IncTick();  /* ST HAL library SysTick interrupt service routine */
 8000b88:	f000 fc2a 	bl	80013e0 <HAL_IncTick>

    if (g_ucEnableSystickISR == 0)
 8000b8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ba4 <SysTick_Handler+0x20>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d002      	beq.n	8000b9c <SysTick_Handler+0x18>
    {
        return;
    }

    SysTick_ISR();  /* AnFuLai BSP library SysTick interrupt service routine */
 8000b96:	f7ff ff4d 	bl	8000a34 <SysTick_ISR>
 8000b9a:	e000      	b.n	8000b9e <SysTick_Handler+0x1a>
        return;
 8000b9c:	46c0      	nop			@ (mov r8, r8)
}
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	46c0      	nop			@ (mov r8, r8)
 8000ba4:	200000e0 	.word	0x200000e0

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bae:	f000 fbc3 	bl	8001338 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb2:	f000 f81d 	bl	8000bf0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  bsp_InitTimer();  	/* Initialize SysTick timer */
 8000bb6:	f7ff fee5 	bl	8000984 <bsp_InitTimer>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bba:	f000 f951 	bl	8000e60 <MX_GPIO_Init>
  MX_ADC_Init();
 8000bbe:	f000 f875 	bl	8000cac <MX_ADC_Init>
  MX_IWDG_Init();
 8000bc2:	f000 f8f5 	bl	8000db0 <MX_IWDG_Init>
  MX_SPI2_Init();
 8000bc6:	f000 f913 	bl	8000df0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  BSP_W25Qx_Init();
 8000bca:	f7ff fb33 	bl	8000234 <BSP_W25Qx_Init>
  /* USER CODE END 2 */
  //W5500HardwareInitilize;
  init_chip();
 8000bce:	f7ff fe37 	bl	8000840 <init_chip>
  SystemController system_ctrl;
  System_Init(&system_ctrl);
 8000bd2:	003b      	movs	r3, r7
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f000 fb27 	bl	8001228 <System_Init>
  {
    /* USER CODE END WHILE */
	  //ad_dataflush();


	  HAL_IWDG_Refresh(&hiwdg); // Feed the watchdog: reload watchdog counter with 4095
 8000bda:	4b04      	ldr	r3, [pc, #16]	@ (8000bec <main+0x44>)
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f001 f90d 	bl	8001dfc <HAL_IWDG_Refresh>
	  System_Loop();
 8000be2:	f000 fb6d 	bl	80012c0 <System_Loop>
	  HAL_IWDG_Refresh(&hiwdg); // Feed the watchdog: reload watchdog counter with 4095
 8000be6:	46c0      	nop			@ (mov r8, r8)
 8000be8:	e7f7      	b.n	8000bda <main+0x32>
 8000bea:	46c0      	nop			@ (mov r8, r8)
 8000bec:	20000140 	.word	0x20000140

08000bf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b095      	sub	sp, #84	@ 0x54
 8000bf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bf6:	2418      	movs	r4, #24
 8000bf8:	193b      	adds	r3, r7, r4
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2338      	movs	r3, #56	@ 0x38
 8000bfe:	001a      	movs	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	f002 fee5 	bl	80039d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	0018      	movs	r0, r3
 8000c0a:	2314      	movs	r3, #20
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	2100      	movs	r1, #0
 8000c10:	f002 fede 	bl	80039d0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c14:	4b23      	ldr	r3, [pc, #140]	@ (8000ca4 <SystemClock_Config+0xb4>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a23      	ldr	r2, [pc, #140]	@ (8000ca8 <SystemClock_Config+0xb8>)
 8000c1a:	401a      	ands	r2, r3
 8000c1c:	4b21      	ldr	r3, [pc, #132]	@ (8000ca4 <SystemClock_Config+0xb4>)
 8000c1e:	2180      	movs	r1, #128	@ 0x80
 8000c20:	0109      	lsls	r1, r1, #4
 8000c22:	430a      	orrs	r2, r1
 8000c24:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000c26:	193b      	adds	r3, r7, r4
 8000c28:	2209      	movs	r2, #9
 8000c2a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	2280      	movs	r2, #128	@ 0x80
 8000c30:	0252      	lsls	r2, r2, #9
 8000c32:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000c34:	0021      	movs	r1, r4
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	2201      	movs	r2, #1
 8000c3a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2202      	movs	r2, #2
 8000c40:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c42:	187b      	adds	r3, r7, r1
 8000c44:	2280      	movs	r2, #128	@ 0x80
 8000c46:	0252      	lsls	r2, r2, #9
 8000c48:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 8000c4a:	187b      	adds	r3, r7, r1
 8000c4c:	22c0      	movs	r2, #192	@ 0xc0
 8000c4e:	0312      	lsls	r2, r2, #12
 8000c50:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000c52:	187b      	adds	r3, r7, r1
 8000c54:	2280      	movs	r2, #128	@ 0x80
 8000c56:	03d2      	lsls	r2, r2, #15
 8000c58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c5a:	187b      	adds	r3, r7, r1
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f001 f8dd 	bl	8001e1c <HAL_RCC_OscConfig>
 8000c62:	1e03      	subs	r3, r0, #0
 8000c64:	d001      	beq.n	8000c6a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000c66:	f000 f995 	bl	8000f94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6a:	1d3b      	adds	r3, r7, #4
 8000c6c:	220f      	movs	r2, #15
 8000c6e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	2203      	movs	r2, #3
 8000c74:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c76:	1d3b      	adds	r3, r7, #4
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c7c:	1d3b      	adds	r3, r7, #4
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f001 fc99 	bl	80025c4 <HAL_RCC_ClockConfig>
 8000c92:	1e03      	subs	r3, r0, #0
 8000c94:	d001      	beq.n	8000c9a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c96:	f000 f97d 	bl	8000f94 <Error_Handler>
  }
}
 8000c9a:	46c0      	nop			@ (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b015      	add	sp, #84	@ 0x54
 8000ca0:	bd90      	pop	{r4, r7, pc}
 8000ca2:	46c0      	nop			@ (mov r8, r8)
 8000ca4:	40007000 	.word	0x40007000
 8000ca8:	ffffe7ff 	.word	0xffffe7ff

08000cac <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cb2:	003b      	movs	r3, r7
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	2308      	movs	r3, #8
 8000cb8:	001a      	movs	r2, r3
 8000cba:	2100      	movs	r1, #0
 8000cbc:	f002 fe88 	bl	80039d0 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000cc0:	4b37      	ldr	r3, [pc, #220]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cc2:	4a38      	ldr	r2, [pc, #224]	@ (8000da4 <MX_ADC_Init+0xf8>)
 8000cc4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000cc6:	4b36      	ldr	r3, [pc, #216]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ccc:	4b34      	ldr	r3, [pc, #208]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cce:	2280      	movs	r2, #128	@ 0x80
 8000cd0:	05d2      	lsls	r2, r2, #23
 8000cd2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000cd4:	4b32      	ldr	r3, [pc, #200]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cda:	4b31      	ldr	r3, [pc, #196]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ce6:	4b2e      	ldr	r3, [pc, #184]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000cec:	4b2c      	ldr	r3, [pc, #176]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cee:	2220      	movs	r2, #32
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cf6:	2221      	movs	r2, #33	@ 0x21
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cfc:	4b28      	ldr	r3, [pc, #160]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d02:	4b27      	ldr	r3, [pc, #156]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d04:	22c2      	movs	r2, #194	@ 0xc2
 8000d06:	32ff      	adds	r2, #255	@ 0xff
 8000d08:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000d0a:	4b25      	ldr	r3, [pc, #148]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d0c:	222c      	movs	r2, #44	@ 0x2c
 8000d0e:	2100      	movs	r1, #0
 8000d10:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d12:	4b23      	ldr	r3, [pc, #140]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d14:	2204      	movs	r2, #4
 8000d16:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d18:	4b21      	ldr	r3, [pc, #132]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000d1e:	4b20      	ldr	r3, [pc, #128]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000d24:	4b1e      	ldr	r3, [pc, #120]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000d30:	4b1b      	ldr	r3, [pc, #108]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d32:	0018      	movs	r0, r3
 8000d34:	f000 fb70 	bl	8001418 <HAL_ADC_Init>
 8000d38:	1e03      	subs	r3, r0, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000d3c:	f000 f92a 	bl	8000f94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000d40:	003b      	movs	r3, r7
 8000d42:	2201      	movs	r2, #1
 8000d44:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d46:	003b      	movs	r3, r7
 8000d48:	2280      	movs	r2, #128	@ 0x80
 8000d4a:	0152      	lsls	r2, r2, #5
 8000d4c:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d4e:	003a      	movs	r2, r7
 8000d50:	4b13      	ldr	r3, [pc, #76]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d52:	0011      	movs	r1, r2
 8000d54:	0018      	movs	r0, r3
 8000d56:	f000 fcd3 	bl	8001700 <HAL_ADC_ConfigChannel>
 8000d5a:	1e03      	subs	r3, r0, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000d5e:	f000 f919 	bl	8000f94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000d62:	003b      	movs	r3, r7
 8000d64:	4a10      	ldr	r2, [pc, #64]	@ (8000da8 <MX_ADC_Init+0xfc>)
 8000d66:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d68:	003a      	movs	r2, r7
 8000d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d6c:	0011      	movs	r1, r2
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f000 fcc6 	bl	8001700 <HAL_ADC_ConfigChannel>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d001      	beq.n	8000d7c <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8000d78:	f000 f90c 	bl	8000f94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d7c:	003b      	movs	r3, r7
 8000d7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000dac <MX_ADC_Init+0x100>)
 8000d80:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000d82:	003a      	movs	r2, r7
 8000d84:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <MX_ADC_Init+0xf4>)
 8000d86:	0011      	movs	r1, r2
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f000 fcb9 	bl	8001700 <HAL_ADC_ConfigChannel>
 8000d8e:	1e03      	subs	r3, r0, #0
 8000d90:	d001      	beq.n	8000d96 <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8000d92:	f000 f8ff 	bl	8000f94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	b002      	add	sp, #8
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	46c0      	nop			@ (mov r8, r8)
 8000da0:	200000e4 	.word	0x200000e4
 8000da4:	40012400 	.word	0x40012400
 8000da8:	08000004 	.word	0x08000004
 8000dac:	0c000008 	.word	0x0c000008

08000db0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000db4:	4b0b      	ldr	r3, [pc, #44]	@ (8000de4 <MX_IWDG_Init+0x34>)
 8000db6:	4a0c      	ldr	r2, [pc, #48]	@ (8000de8 <MX_IWDG_Init+0x38>)
 8000db8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <MX_IWDG_Init+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <MX_IWDG_Init+0x34>)
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <MX_IWDG_Init+0x3c>)
 8000dc4:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8000dc6:	4b07      	ldr	r3, [pc, #28]	@ (8000de4 <MX_IWDG_Init+0x34>)
 8000dc8:	4a08      	ldr	r2, [pc, #32]	@ (8000dec <MX_IWDG_Init+0x3c>)
 8000dca:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000dcc:	4b05      	ldr	r3, [pc, #20]	@ (8000de4 <MX_IWDG_Init+0x34>)
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f000 ffc2 	bl	8001d58 <HAL_IWDG_Init>
 8000dd4:	1e03      	subs	r3, r0, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8000dd8:	f000 f8dc 	bl	8000f94 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000ddc:	46c0      	nop			@ (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	20000140 	.word	0x20000140
 8000de8:	40003000 	.word	0x40003000
 8000dec:	00000fff 	.word	0x00000fff

08000df0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000df4:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000df6:	4a19      	ldr	r2, [pc, #100]	@ (8000e5c <MX_SPI2_Init+0x6c>)
 8000df8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000dfa:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000dfc:	2282      	movs	r2, #130	@ 0x82
 8000dfe:	0052      	lsls	r2, r2, #1
 8000e00:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e02:	4b15      	ldr	r3, [pc, #84]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e08:	4b13      	ldr	r3, [pc, #76]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e0e:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e14:	4b10      	ldr	r3, [pc, #64]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e1c:	2280      	movs	r2, #128	@ 0x80
 8000e1e:	0092      	lsls	r2, r2, #2
 8000e20:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e22:	4b0d      	ldr	r3, [pc, #52]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e28:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e34:	4b08      	ldr	r3, [pc, #32]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000e3a:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e3c:	2207      	movs	r2, #7
 8000e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e40:	4b05      	ldr	r3, [pc, #20]	@ (8000e58 <MX_SPI2_Init+0x68>)
 8000e42:	0018      	movs	r0, r3
 8000e44:	f001 fd8c 	bl	8002960 <HAL_SPI_Init>
 8000e48:	1e03      	subs	r3, r0, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000e4c:	f000 f8a2 	bl	8000f94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e50:	46c0      	nop			@ (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	20000150 	.word	0x20000150
 8000e5c:	40003800 	.word	0x40003800

08000e60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e60:	b590      	push	{r4, r7, lr}
 8000e62:	b089      	sub	sp, #36	@ 0x24
 8000e64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e66:	240c      	movs	r4, #12
 8000e68:	193b      	adds	r3, r7, r4
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	2314      	movs	r3, #20
 8000e6e:	001a      	movs	r2, r3
 8000e70:	2100      	movs	r1, #0
 8000e72:	f002 fdad 	bl	80039d0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e76:	4b36      	ldr	r3, [pc, #216]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e7a:	4b35      	ldr	r3, [pc, #212]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000e7c:	2180      	movs	r1, #128	@ 0x80
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e82:	4b33      	ldr	r3, [pc, #204]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e86:	2280      	movs	r2, #128	@ 0x80
 8000e88:	4013      	ands	r3, r2
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8e:	4b30      	ldr	r3, [pc, #192]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000e92:	4b2f      	ldr	r3, [pc, #188]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000e94:	2101      	movs	r1, #1
 8000e96:	430a      	orrs	r2, r1
 8000e98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	607b      	str	r3, [r7, #4]
 8000ea4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea6:	4b2a      	ldr	r3, [pc, #168]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000eaa:	4b29      	ldr	r3, [pc, #164]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000eac:	2102      	movs	r1, #2
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000eb2:	4b27      	ldr	r3, [pc, #156]	@ (8000f50 <MX_GPIO_Init+0xf0>)
 8000eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eb6:	2202      	movs	r2, #2
 8000eb8:	4013      	ands	r3, r2
 8000eba:	603b      	str	r3, [r7, #0]
 8000ebc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8000ebe:	4925      	ldr	r1, [pc, #148]	@ (8000f54 <MX_GPIO_Init+0xf4>)
 8000ec0:	23a0      	movs	r3, #160	@ 0xa0
 8000ec2:	05db      	lsls	r3, r3, #23
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f000 ff29 	bl	8001d1e <HAL_GPIO_WritePin>
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8000ecc:	4922      	ldr	r1, [pc, #136]	@ (8000f58 <MX_GPIO_Init+0xf8>)
 8000ece:	4b23      	ldr	r3, [pc, #140]	@ (8000f5c <MX_GPIO_Init+0xfc>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	f000 ff23 	bl	8001d1e <HAL_GPIO_WritePin>
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADC_Select_Pin Ethernet_CE_Pin Ethernet_SCK_Pin Ethernet_MOSI_Pin
                           Ethernet_RST_Pin E_PM0_Pin E_PM1_Pin E_PM2_Pin */
  GPIO_InitStruct.Pin = ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8000ed8:	193b      	adds	r3, r7, r4
 8000eda:	4a1e      	ldr	r2, [pc, #120]	@ (8000f54 <MX_GPIO_Init+0xf4>)
 8000edc:	601a      	str	r2, [r3, #0]
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	193b      	adds	r3, r7, r4
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	193b      	adds	r3, r7, r4
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eea:	193b      	adds	r3, r7, r4
 8000eec:	2200      	movs	r2, #0
 8000eee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef0:	193a      	adds	r2, r7, r4
 8000ef2:	23a0      	movs	r3, #160	@ 0xa0
 8000ef4:	05db      	lsls	r3, r3, #23
 8000ef6:	0011      	movs	r1, r2
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f000 fd75 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Ethernet_MISO_Pin Ethernet_INT_Pin */
  GPIO_InitStruct.Pin = Ethernet_MISO_Pin|Ethernet_INT_Pin;
 8000efe:	193b      	adds	r3, r7, r4
 8000f00:	22a0      	movs	r2, #160	@ 0xa0
 8000f02:	0052      	lsls	r2, r2, #1
 8000f04:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f06:	193b      	adds	r3, r7, r4
 8000f08:	2200      	movs	r2, #0
 8000f0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	193b      	adds	r3, r7, r4
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f12:	193a      	adds	r2, r7, r4
 8000f14:	23a0      	movs	r3, #160	@ 0xa0
 8000f16:	05db      	lsls	r3, r3, #23
 8000f18:	0011      	movs	r1, r2
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	f000 fd64 	bl	80019e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CCD_I1_Pin CCD_I2_Pin CCD_I3_Pin FLASH_WP_Pin
                           FLASH_CS_Pin CCD_R1_Pin CCD_R2_Pin CCD_R3_Pin
                           CCD_R_Pin LED_Pin */
  GPIO_InitStruct.Pin = CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8000f20:	0021      	movs	r1, r4
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	4a0c      	ldr	r2, [pc, #48]	@ (8000f58 <MX_GPIO_Init+0xf8>)
 8000f26:	601a      	str	r2, [r3, #0]
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	187b      	adds	r3, r7, r1
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f34:	187b      	adds	r3, r7, r1
 8000f36:	2200      	movs	r2, #0
 8000f38:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3a:	187b      	adds	r3, r7, r1
 8000f3c:	4a07      	ldr	r2, [pc, #28]	@ (8000f5c <MX_GPIO_Init+0xfc>)
 8000f3e:	0019      	movs	r1, r3
 8000f40:	0010      	movs	r0, r2
 8000f42:	f000 fd51 	bl	80019e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f46:	46c0      	nop			@ (mov r8, r8)
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	b009      	add	sp, #36	@ 0x24
 8000f4c:	bd90      	pop	{r4, r7, pc}
 8000f4e:	46c0      	nop			@ (mov r8, r8)
 8000f50:	40021000 	.word	0x40021000
 8000f54:	00001eb2 	.word	0x00001eb2
 8000f58:	000018ff 	.word	0x000018ff
 8000f5c:	50000400 	.word	0x50000400

08000f60 <bsp_RunPer1ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer1ms(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0


}
 8000f64:	46c0      	nop			@ (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <bsp_RunPer10ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer10ms(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	static uint8_t count;

	count++;
 8000f70:	4b07      	ldr	r3, [pc, #28]	@ (8000f90 <bsp_RunPer10ms+0x24>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	3301      	adds	r3, #1
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	4b05      	ldr	r3, [pc, #20]	@ (8000f90 <bsp_RunPer10ms+0x24>)
 8000f7a:	701a      	strb	r2, [r3, #0]
	if(count>=50)
 8000f7c:	4b04      	ldr	r3, [pc, #16]	@ (8000f90 <bsp_RunPer10ms+0x24>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b31      	cmp	r3, #49	@ 0x31
 8000f82:	d902      	bls.n	8000f8a <bsp_RunPer10ms+0x1e>
	{
		count=0;
 8000f84:	4b02      	ldr	r3, [pc, #8]	@ (8000f90 <bsp_RunPer10ms+0x24>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]

	}
}
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200001a8 	.word	0x200001a8

08000f94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f98:	b672      	cpsid	i
}
 8000f9a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f9c:	46c0      	nop			@ (mov r8, r8)
 8000f9e:	e7fd      	b.n	8000f9c <Error_Handler+0x8>

08000fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa4:	4b07      	ldr	r3, [pc, #28]	@ (8000fc4 <HAL_MspInit+0x24>)
 8000fa6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fa8:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <HAL_MspInit+0x24>)
 8000faa:	2101      	movs	r1, #1
 8000fac:	430a      	orrs	r2, r1
 8000fae:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb0:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <HAL_MspInit+0x24>)
 8000fb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000fb4:	4b03      	ldr	r3, [pc, #12]	@ (8000fc4 <HAL_MspInit+0x24>)
 8000fb6:	2180      	movs	r1, #128	@ 0x80
 8000fb8:	0549      	lsls	r1, r1, #21
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40021000 	.word	0x40021000

08000fc8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fc8:	b590      	push	{r4, r7, lr}
 8000fca:	b089      	sub	sp, #36	@ 0x24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	240c      	movs	r4, #12
 8000fd2:	193b      	adds	r3, r7, r4
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	2314      	movs	r3, #20
 8000fd8:	001a      	movs	r2, r3
 8000fda:	2100      	movs	r1, #0
 8000fdc:	f002 fcf8 	bl	80039d0 <memset>
  if(hadc->Instance==ADC1)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a14      	ldr	r2, [pc, #80]	@ (8001038 <HAL_ADC_MspInit+0x70>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d122      	bne.n	8001030 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fea:	4b14      	ldr	r3, [pc, #80]	@ (800103c <HAL_ADC_MspInit+0x74>)
 8000fec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <HAL_ADC_MspInit+0x74>)
 8000ff0:	2180      	movs	r1, #128	@ 0x80
 8000ff2:	0089      	lsls	r1, r1, #2
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff8:	4b10      	ldr	r3, [pc, #64]	@ (800103c <HAL_ADC_MspInit+0x74>)
 8000ffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800103c <HAL_ADC_MspInit+0x74>)
 8000ffe:	2101      	movs	r1, #1
 8001000:	430a      	orrs	r2, r1
 8001002:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001004:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <HAL_ADC_MspInit+0x74>)
 8001006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001008:	2201      	movs	r2, #1
 800100a:	4013      	ands	r3, r2
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = PreAmp_Out_Pin|Temp_1_Pin|Temp_2_Pin;
 8001010:	193b      	adds	r3, r7, r4
 8001012:	220d      	movs	r2, #13
 8001014:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001016:	193b      	adds	r3, r7, r4
 8001018:	2203      	movs	r2, #3
 800101a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	193b      	adds	r3, r7, r4
 800101e:	2200      	movs	r2, #0
 8001020:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001022:	193a      	adds	r2, r7, r4
 8001024:	23a0      	movs	r3, #160	@ 0xa0
 8001026:	05db      	lsls	r3, r3, #23
 8001028:	0011      	movs	r1, r2
 800102a:	0018      	movs	r0, r3
 800102c:	f000 fcdc 	bl	80019e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001030:	46c0      	nop			@ (mov r8, r8)
 8001032:	46bd      	mov	sp, r7
 8001034:	b009      	add	sp, #36	@ 0x24
 8001036:	bd90      	pop	{r4, r7, pc}
 8001038:	40012400 	.word	0x40012400
 800103c:	40021000 	.word	0x40021000

08001040 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001040:	b590      	push	{r4, r7, lr}
 8001042:	b089      	sub	sp, #36	@ 0x24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	240c      	movs	r4, #12
 800104a:	193b      	adds	r3, r7, r4
 800104c:	0018      	movs	r0, r3
 800104e:	2314      	movs	r3, #20
 8001050:	001a      	movs	r2, r3
 8001052:	2100      	movs	r1, #0
 8001054:	f002 fcbc 	bl	80039d0 <memset>
  if(hspi->Instance==SPI2)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a18      	ldr	r2, [pc, #96]	@ (80010c0 <HAL_SPI_MspInit+0x80>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d129      	bne.n	80010b6 <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001062:	4b18      	ldr	r3, [pc, #96]	@ (80010c4 <HAL_SPI_MspInit+0x84>)
 8001064:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001066:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <HAL_SPI_MspInit+0x84>)
 8001068:	2180      	movs	r1, #128	@ 0x80
 800106a:	01c9      	lsls	r1, r1, #7
 800106c:	430a      	orrs	r2, r1
 800106e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001070:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <HAL_SPI_MspInit+0x84>)
 8001072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <HAL_SPI_MspInit+0x84>)
 8001076:	2102      	movs	r1, #2
 8001078:	430a      	orrs	r2, r1
 800107a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <HAL_SPI_MspInit+0x84>)
 800107e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001080:	2202      	movs	r2, #2
 8001082:	4013      	ands	r3, r2
 8001084:	60bb      	str	r3, [r7, #8]
 8001086:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 8001088:	193b      	adds	r3, r7, r4
 800108a:	22e0      	movs	r2, #224	@ 0xe0
 800108c:	0212      	lsls	r2, r2, #8
 800108e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	0021      	movs	r1, r4
 8001092:	187b      	adds	r3, r7, r1
 8001094:	2202      	movs	r2, #2
 8001096:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	187b      	adds	r3, r7, r1
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109e:	187b      	adds	r3, r7, r1
 80010a0:	2203      	movs	r2, #3
 80010a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010aa:	187b      	adds	r3, r7, r1
 80010ac:	4a06      	ldr	r2, [pc, #24]	@ (80010c8 <HAL_SPI_MspInit+0x88>)
 80010ae:	0019      	movs	r1, r3
 80010b0:	0010      	movs	r0, r2
 80010b2:	f000 fc99 	bl	80019e8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80010b6:	46c0      	nop			@ (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b009      	add	sp, #36	@ 0x24
 80010bc:	bd90      	pop	{r4, r7, pc}
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	40003800 	.word	0x40003800
 80010c4:	40021000 	.word	0x40021000
 80010c8:	50000400 	.word	0x50000400

080010cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d0:	46c0      	nop			@ (mov r8, r8)
 80010d2:	e7fd      	b.n	80010d0 <NMI_Handler+0x4>

080010d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d8:	46c0      	nop			@ (mov r8, r8)
 80010da:	e7fd      	b.n	80010d8 <HardFault_Handler+0x4>

080010dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010e0:	46c0      	nop			@ (mov r8, r8)
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
 8001100:	e00a      	b.n	8001118 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001102:	e000      	b.n	8001106 <_read+0x16>
 8001104:	bf00      	nop
 8001106:	0001      	movs	r1, r0
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	1c5a      	adds	r2, r3, #1
 800110c:	60ba      	str	r2, [r7, #8]
 800110e:	b2ca      	uxtb	r2, r1
 8001110:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	3301      	adds	r3, #1
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	697a      	ldr	r2, [r7, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	429a      	cmp	r2, r3
 800111e:	dbf0      	blt.n	8001102 <_read+0x12>
  }

  return len;
 8001120:	687b      	ldr	r3, [r7, #4]
}
 8001122:	0018      	movs	r0, r3
 8001124:	46bd      	mov	sp, r7
 8001126:	b006      	add	sp, #24
 8001128:	bd80      	pop	{r7, pc}

0800112a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	60f8      	str	r0, [r7, #12]
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	e009      	b.n	8001150 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	1c5a      	adds	r2, r3, #1
 8001140:	60ba      	str	r2, [r7, #8]
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	0018      	movs	r0, r3
 8001146:	e000      	b.n	800114a <_write+0x20>
 8001148:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	3301      	adds	r3, #1
 800114e:	617b      	str	r3, [r7, #20]
 8001150:	697a      	ldr	r2, [r7, #20]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	429a      	cmp	r2, r3
 8001156:	dbf1      	blt.n	800113c <_write+0x12>
  }
  return len;
 8001158:	687b      	ldr	r3, [r7, #4]
}
 800115a:	0018      	movs	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	b006      	add	sp, #24
 8001160:	bd80      	pop	{r7, pc}

08001162 <_close>:

int _close(int file)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800116a:	2301      	movs	r3, #1
 800116c:	425b      	negs	r3, r3
}
 800116e:	0018      	movs	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	b002      	add	sp, #8
 8001174:	bd80      	pop	{r7, pc}

08001176 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
 800117e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	2280      	movs	r2, #128	@ 0x80
 8001184:	0192      	lsls	r2, r2, #6
 8001186:	605a      	str	r2, [r3, #4]
  return 0;
 8001188:	2300      	movs	r3, #0
}
 800118a:	0018      	movs	r0, r3
 800118c:	46bd      	mov	sp, r7
 800118e:	b002      	add	sp, #8
 8001190:	bd80      	pop	{r7, pc}

08001192 <_isatty>:

int _isatty(int file)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800119a:	2301      	movs	r3, #1
}
 800119c:	0018      	movs	r0, r3
 800119e:	46bd      	mov	sp, r7
 80011a0:	b002      	add	sp, #8
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	0018      	movs	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	b004      	add	sp, #16
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011c4:	4a14      	ldr	r2, [pc, #80]	@ (8001218 <_sbrk+0x5c>)
 80011c6:	4b15      	ldr	r3, [pc, #84]	@ (800121c <_sbrk+0x60>)
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011d0:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <_sbrk+0x64>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d102      	bne.n	80011de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011d8:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <_sbrk+0x64>)
 80011da:	4a12      	ldr	r2, [pc, #72]	@ (8001224 <_sbrk+0x68>)
 80011dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011de:	4b10      	ldr	r3, [pc, #64]	@ (8001220 <_sbrk+0x64>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	18d3      	adds	r3, r2, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d207      	bcs.n	80011fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011ec:	f002 fc46 	bl	8003a7c <__errno>
 80011f0:	0003      	movs	r3, r0
 80011f2:	220c      	movs	r2, #12
 80011f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	425b      	negs	r3, r3
 80011fa:	e009      	b.n	8001210 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011fc:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <_sbrk+0x64>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001202:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <_sbrk+0x64>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	18d2      	adds	r2, r2, r3
 800120a:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <_sbrk+0x64>)
 800120c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	0018      	movs	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	b006      	add	sp, #24
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20005000 	.word	0x20005000
 800121c:	00000400 	.word	0x00000400
 8001220:	200001ac 	.word	0x200001ac
 8001224:	20000300 	.word	0x20000300

08001228 <System_Init>:
#include "w5500.h"
#include "stm32l0xx_hal.h"
#include <string.h>
#include <stdio.h>

void System_Init(SystemController *ctrl) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
    // Init Ethernet
    ctrl->capture = placeholder_capture;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a07      	ldr	r2, [pc, #28]	@ (8001250 <System_Init+0x28>)
 8001234:	601a      	str	r2, [r3, #0]
    ctrl->transmit = placeholder_transmit;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a06      	ldr	r2, [pc, #24]	@ (8001254 <System_Init+0x2c>)
 800123a:	605a      	str	r2, [r3, #4]
    ctrl->reset_system = placeholder_reset;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4a06      	ldr	r2, [pc, #24]	@ (8001258 <System_Init+0x30>)
 8001240:	609a      	str	r2, [r3, #8]
    ctrl->set_idle = placeholder_set_idle;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a05      	ldr	r2, [pc, #20]	@ (800125c <System_Init+0x34>)
 8001246:	60da      	str	r2, [r3, #12]
}
 8001248:	46c0      	nop			@ (mov r8, r8)
 800124a:	46bd      	mov	sp, r7
 800124c:	b002      	add	sp, #8
 800124e:	bd80      	pop	{r7, pc}
 8001250:	08001261 	.word	0x08001261
 8001254:	08001279 	.word	0x08001279
 8001258:	08001291 	.word	0x08001291
 800125c:	080012a9 	.word	0x080012a9

08001260 <placeholder_capture>:

void placeholder_capture(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 8001264:	4b03      	ldr	r3, [pc, #12]	@ (8001274 <placeholder_capture+0x14>)
 8001266:	0018      	movs	r0, r3
 8001268:	f002 fabc 	bl	80037e4 <puts>
}
 800126c:	46c0      	nop			@ (mov r8, r8)
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	46c0      	nop			@ (mov r8, r8)
 8001274:	08004530 	.word	0x08004530

08001278 <placeholder_transmit>:

void placeholder_transmit(void) {
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 800127c:	4b03      	ldr	r3, [pc, #12]	@ (800128c <placeholder_transmit+0x14>)
 800127e:	0018      	movs	r0, r3
 8001280:	f002 fab0 	bl	80037e4 <puts>
}
 8001284:	46c0      	nop			@ (mov r8, r8)
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	08004530 	.word	0x08004530

08001290 <placeholder_reset>:

void placeholder_reset(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 8001294:	4b03      	ldr	r3, [pc, #12]	@ (80012a4 <placeholder_reset+0x14>)
 8001296:	0018      	movs	r0, r3
 8001298:	f002 faa4 	bl	80037e4 <puts>
}
 800129c:	46c0      	nop			@ (mov r8, r8)
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	46c0      	nop			@ (mov r8, r8)
 80012a4:	08004530 	.word	0x08004530

080012a8 <placeholder_set_idle>:

void placeholder_set_idle(void) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 80012ac:	4b03      	ldr	r3, [pc, #12]	@ (80012bc <placeholder_set_idle+0x14>)
 80012ae:	0018      	movs	r0, r3
 80012b0:	f002 fa98 	bl	80037e4 <puts>
}
 80012b4:	46c0      	nop			@ (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	08004530 	.word	0x08004530

080012c0 <System_Loop>:

void System_Loop(void) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	printf("Did is da Systemn loop; Cody is so hot!");
 80012c4:	4b03      	ldr	r3, [pc, #12]	@ (80012d4 <System_Loop+0x14>)
 80012c6:	0018      	movs	r0, r3
 80012c8:	f002 fa26 	bl	8003718 <iprintf>
}
 80012cc:	46c0      	nop			@ (mov r8, r8)
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			@ (mov r8, r8)
 80012d4:	08004548 	.word	0x08004548

080012d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012dc:	46c0      	nop			@ (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
	...

080012e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80012e4:	480d      	ldr	r0, [pc, #52]	@ (800131c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80012e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012e8:	f7ff fff6 	bl	80012d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012ec:	480c      	ldr	r0, [pc, #48]	@ (8001320 <LoopForever+0x6>)
  ldr r1, =_edata
 80012ee:	490d      	ldr	r1, [pc, #52]	@ (8001324 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001328 <LoopForever+0xe>)
  movs r3, #0
 80012f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012f4:	e002      	b.n	80012fc <LoopCopyDataInit>

080012f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012fa:	3304      	adds	r3, #4

080012fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001300:	d3f9      	bcc.n	80012f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001302:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001304:	4c0a      	ldr	r4, [pc, #40]	@ (8001330 <LoopForever+0x16>)
  movs r3, #0
 8001306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001308:	e001      	b.n	800130e <LoopFillZerobss>

0800130a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800130a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800130c:	3204      	adds	r2, #4

0800130e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800130e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001310:	d3fb      	bcc.n	800130a <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8001312:	f002 fbb9 	bl	8003a88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001316:	f7ff fc47 	bl	8000ba8 <main>

0800131a <LoopForever>:

LoopForever:
    b LoopForever
 800131a:	e7fe      	b.n	800131a <LoopForever>
   ldr   r0, =_estack
 800131c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001324:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001328:	080045c4 	.word	0x080045c4
  ldr r2, =_sbss
 800132c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001330:	20000300 	.word	0x20000300

08001334 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001334:	e7fe      	b.n	8001334 <ADC1_COMP_IRQHandler>
	...

08001338 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800133e:	1dfb      	adds	r3, r7, #7
 8001340:	2200      	movs	r2, #0
 8001342:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001344:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <HAL_Init+0x3c>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <HAL_Init+0x3c>)
 800134a:	2140      	movs	r1, #64	@ 0x40
 800134c:	430a      	orrs	r2, r1
 800134e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001350:	2003      	movs	r0, #3
 8001352:	f000 f811 	bl	8001378 <HAL_InitTick>
 8001356:	1e03      	subs	r3, r0, #0
 8001358:	d003      	beq.n	8001362 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	2201      	movs	r2, #1
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	e001      	b.n	8001366 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001362:	f7ff fe1d 	bl	8000fa0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001366:	1dfb      	adds	r3, r7, #7
 8001368:	781b      	ldrb	r3, [r3, #0]
}
 800136a:	0018      	movs	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	b002      	add	sp, #8
 8001370:	bd80      	pop	{r7, pc}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	40022000 	.word	0x40022000

08001378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001378:	b590      	push	{r4, r7, lr}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001380:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <HAL_InitTick+0x5c>)
 8001382:	681c      	ldr	r4, [r3, #0]
 8001384:	4b14      	ldr	r3, [pc, #80]	@ (80013d8 <HAL_InitTick+0x60>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	0019      	movs	r1, r3
 800138a:	23fa      	movs	r3, #250	@ 0xfa
 800138c:	0098      	lsls	r0, r3, #2
 800138e:	f7fe fec5 	bl	800011c <__udivsi3>
 8001392:	0003      	movs	r3, r0
 8001394:	0019      	movs	r1, r3
 8001396:	0020      	movs	r0, r4
 8001398:	f7fe fec0 	bl	800011c <__udivsi3>
 800139c:	0003      	movs	r3, r0
 800139e:	0018      	movs	r0, r3
 80013a0:	f000 fb15 	bl	80019ce <HAL_SYSTICK_Config>
 80013a4:	1e03      	subs	r3, r0, #0
 80013a6:	d001      	beq.n	80013ac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e00f      	b.n	80013cc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d80b      	bhi.n	80013ca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	2301      	movs	r3, #1
 80013b6:	425b      	negs	r3, r3
 80013b8:	2200      	movs	r2, #0
 80013ba:	0018      	movs	r0, r3
 80013bc:	f000 faf2 	bl	80019a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013c0:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <HAL_InitTick+0x64>)
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e000      	b.n	80013cc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
}
 80013cc:	0018      	movs	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b003      	add	sp, #12
 80013d2:	bd90      	pop	{r4, r7, pc}
 80013d4:	20000004 	.word	0x20000004
 80013d8:	2000000c 	.word	0x2000000c
 80013dc:	20000008 	.word	0x20000008

080013e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013e4:	4b05      	ldr	r3, [pc, #20]	@ (80013fc <HAL_IncTick+0x1c>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	001a      	movs	r2, r3
 80013ea:	4b05      	ldr	r3, [pc, #20]	@ (8001400 <HAL_IncTick+0x20>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	18d2      	adds	r2, r2, r3
 80013f0:	4b03      	ldr	r3, [pc, #12]	@ (8001400 <HAL_IncTick+0x20>)
 80013f2:	601a      	str	r2, [r3, #0]
}
 80013f4:	46c0      	nop			@ (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	2000000c 	.word	0x2000000c
 8001400:	200001b0 	.word	0x200001b0

08001404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  return uwTick;
 8001408:	4b02      	ldr	r3, [pc, #8]	@ (8001414 <HAL_GetTick+0x10>)
 800140a:	681b      	ldr	r3, [r3, #0]
}
 800140c:	0018      	movs	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			@ (mov r8, r8)
 8001414:	200001b0 	.word	0x200001b0

08001418 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e159      	b.n	80016de <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800142e:	2b00      	cmp	r3, #0
 8001430:	d10a      	bne.n	8001448 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2200      	movs	r2, #0
 8001436:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2250      	movs	r2, #80	@ 0x50
 800143c:	2100      	movs	r1, #0
 800143e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	0018      	movs	r0, r3
 8001444:	f7ff fdc0 	bl	8000fc8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800144c:	2210      	movs	r2, #16
 800144e:	4013      	ands	r3, r2
 8001450:	2b10      	cmp	r3, #16
 8001452:	d005      	beq.n	8001460 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	2204      	movs	r2, #4
 800145c:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800145e:	d00b      	beq.n	8001478 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001464:	2210      	movs	r2, #16
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2250      	movs	r2, #80	@ 0x50
 8001470:	2100      	movs	r1, #0
 8001472:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	e132      	b.n	80016de <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800147c:	4a9a      	ldr	r2, [pc, #616]	@ (80016e8 <HAL_ADC_Init+0x2d0>)
 800147e:	4013      	ands	r3, r2
 8001480:	2202      	movs	r2, #2
 8001482:	431a      	orrs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	2203      	movs	r2, #3
 8001490:	4013      	ands	r3, r2
 8001492:	2b01      	cmp	r3, #1
 8001494:	d108      	bne.n	80014a8 <HAL_ADC_Init+0x90>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2201      	movs	r2, #1
 800149e:	4013      	ands	r3, r2
 80014a0:	2b01      	cmp	r3, #1
 80014a2:	d101      	bne.n	80014a8 <HAL_ADC_Init+0x90>
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <HAL_ADC_Init+0x92>
 80014a8:	2300      	movs	r3, #0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d149      	bne.n	8001542 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	23c0      	movs	r3, #192	@ 0xc0
 80014b4:	061b      	lsls	r3, r3, #24
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d00b      	beq.n	80014d2 <HAL_ADC_Init+0xba>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	2380      	movs	r3, #128	@ 0x80
 80014c0:	05db      	lsls	r3, r3, #23
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d005      	beq.n	80014d2 <HAL_ADC_Init+0xba>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685a      	ldr	r2, [r3, #4]
 80014ca:	2380      	movs	r3, #128	@ 0x80
 80014cc:	061b      	lsls	r3, r3, #24
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d111      	bne.n	80014f6 <HAL_ADC_Init+0xde>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	691a      	ldr	r2, [r3, #16]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	0092      	lsls	r2, r2, #2
 80014de:	0892      	lsrs	r2, r2, #2
 80014e0:	611a      	str	r2, [r3, #16]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	6919      	ldr	r1, [r3, #16]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	430a      	orrs	r2, r1
 80014f2:	611a      	str	r2, [r3, #16]
 80014f4:	e014      	b.n	8001520 <HAL_ADC_Init+0x108>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	691a      	ldr	r2, [r3, #16]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	0092      	lsls	r2, r2, #2
 8001502:	0892      	lsrs	r2, r2, #2
 8001504:	611a      	str	r2, [r3, #16]
 8001506:	4b79      	ldr	r3, [pc, #484]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4b78      	ldr	r3, [pc, #480]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 800150c:	4978      	ldr	r1, [pc, #480]	@ (80016f0 <HAL_ADC_Init+0x2d8>)
 800150e:	400a      	ands	r2, r1
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	4b76      	ldr	r3, [pc, #472]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 8001514:	6819      	ldr	r1, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	4b74      	ldr	r3, [pc, #464]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 800151c:	430a      	orrs	r2, r1
 800151e:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	68da      	ldr	r2, [r3, #12]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2118      	movs	r1, #24
 800152c:	438a      	bics	r2, r1
 800152e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68d9      	ldr	r1, [r3, #12]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	430a      	orrs	r2, r1
 8001540:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001542:	4b6a      	ldr	r3, [pc, #424]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	4b69      	ldr	r3, [pc, #420]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 8001548:	496a      	ldr	r1, [pc, #424]	@ (80016f4 <HAL_ADC_Init+0x2dc>)
 800154a:	400a      	ands	r2, r1
 800154c:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 800154e:	4b67      	ldr	r3, [pc, #412]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 8001550:	6819      	ldr	r1, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001556:	065a      	lsls	r2, r3, #25
 8001558:	4b64      	ldr	r3, [pc, #400]	@ (80016ec <HAL_ADC_Init+0x2d4>)
 800155a:	430a      	orrs	r2, r1
 800155c:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	689a      	ldr	r2, [r3, #8]
 8001564:	2380      	movs	r3, #128	@ 0x80
 8001566:	055b      	lsls	r3, r3, #21
 8001568:	4013      	ands	r3, r2
 800156a:	d108      	bne.n	800157e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	689a      	ldr	r2, [r3, #8]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2180      	movs	r1, #128	@ 0x80
 8001578:	0549      	lsls	r1, r1, #21
 800157a:	430a      	orrs	r2, r1
 800157c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	68da      	ldr	r2, [r3, #12]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	495b      	ldr	r1, [pc, #364]	@ (80016f8 <HAL_ADC_Init+0x2e0>)
 800158a:	400a      	ands	r2, r1
 800158c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	68d9      	ldr	r1, [r3, #12]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	2b02      	cmp	r3, #2
 800159e:	d101      	bne.n	80015a4 <HAL_ADC_Init+0x18c>
 80015a0:	2304      	movs	r3, #4
 80015a2:	e000      	b.n	80015a6 <HAL_ADC_Init+0x18e>
 80015a4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80015a6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2020      	movs	r0, #32
 80015ac:	5c1b      	ldrb	r3, [r3, r0]
 80015ae:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80015b0:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	202c      	movs	r0, #44	@ 0x2c
 80015b6:	5c1b      	ldrb	r3, [r3, r0]
 80015b8:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80015ba:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80015c0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80015c8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80015d0:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	430a      	orrs	r2, r1
 80015d8:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015de:	23c2      	movs	r3, #194	@ 0xc2
 80015e0:	33ff      	adds	r3, #255	@ 0xff
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d00b      	beq.n	80015fe <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68d9      	ldr	r1, [r3, #12]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80015f4:	431a      	orrs	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2221      	movs	r2, #33	@ 0x21
 8001602:	5c9b      	ldrb	r3, [r3, r2]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d11a      	bne.n	800163e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2220      	movs	r2, #32
 800160c:	5c9b      	ldrb	r3, [r3, r2]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d109      	bne.n	8001626 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	68da      	ldr	r2, [r3, #12]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2180      	movs	r1, #128	@ 0x80
 800161e:	0249      	lsls	r1, r1, #9
 8001620:	430a      	orrs	r2, r1
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	e00b      	b.n	800163e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800162a:	2220      	movs	r2, #32
 800162c:	431a      	orrs	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001636:	2201      	movs	r2, #1
 8001638:	431a      	orrs	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001642:	2b01      	cmp	r3, #1
 8001644:	d11f      	bne.n	8001686 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	691a      	ldr	r2, [r3, #16]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	492a      	ldr	r1, [pc, #168]	@ (80016fc <HAL_ADC_Init+0x2e4>)
 8001652:	400a      	ands	r2, r1
 8001654:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6919      	ldr	r1, [r3, #16]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001664:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 800166a:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	430a      	orrs	r2, r1
 8001672:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	691a      	ldr	r2, [r3, #16]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2101      	movs	r1, #1
 8001680:	430a      	orrs	r2, r1
 8001682:	611a      	str	r2, [r3, #16]
 8001684:	e00e      	b.n	80016a4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	2201      	movs	r2, #1
 800168e:	4013      	ands	r3, r2
 8001690:	2b01      	cmp	r3, #1
 8001692:	d107      	bne.n	80016a4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	691a      	ldr	r2, [r3, #16]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2101      	movs	r1, #1
 80016a0:	438a      	bics	r2, r1
 80016a2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	695a      	ldr	r2, [r3, #20]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2107      	movs	r1, #7
 80016b0:	438a      	bics	r2, r1
 80016b2:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6959      	ldr	r1, [r3, #20]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	430a      	orrs	r2, r1
 80016c4:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016d0:	2203      	movs	r2, #3
 80016d2:	4393      	bics	r3, r2
 80016d4:	2201      	movs	r2, #1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80016dc:	2300      	movs	r3, #0
}
 80016de:	0018      	movs	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b002      	add	sp, #8
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	46c0      	nop			@ (mov r8, r8)
 80016e8:	fffffefd 	.word	0xfffffefd
 80016ec:	40012708 	.word	0x40012708
 80016f0:	ffc3ffff 	.word	0xffc3ffff
 80016f4:	fdffffff 	.word	0xfdffffff
 80016f8:	fffe0219 	.word	0xfffe0219
 80016fc:	fffffc03 	.word	0xfffffc03

08001700 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2250      	movs	r2, #80	@ 0x50
 800170e:	5c9b      	ldrb	r3, [r3, r2]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d101      	bne.n	8001718 <HAL_ADC_ConfigChannel+0x18>
 8001714:	2302      	movs	r3, #2
 8001716:	e085      	b.n	8001824 <HAL_ADC_ConfigChannel+0x124>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2250      	movs	r2, #80	@ 0x50
 800171c:	2101      	movs	r1, #1
 800171e:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	2204      	movs	r2, #4
 8001728:	4013      	ands	r3, r2
 800172a:	d00b      	beq.n	8001744 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001730:	2220      	movs	r2, #32
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2250      	movs	r2, #80	@ 0x50
 800173c:	2100      	movs	r1, #0
 800173e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e06f      	b.n	8001824 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	4a38      	ldr	r2, [pc, #224]	@ (800182c <HAL_ADC_ConfigChannel+0x12c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d035      	beq.n	80017ba <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	035b      	lsls	r3, r3, #13
 800175a:	0b5a      	lsrs	r2, r3, #13
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	430a      	orrs	r2, r1
 8001762:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	2380      	movs	r3, #128	@ 0x80
 800176a:	02db      	lsls	r3, r3, #11
 800176c:	4013      	ands	r3, r2
 800176e:	d009      	beq.n	8001784 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8001770:	4b2f      	ldr	r3, [pc, #188]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4b2e      	ldr	r3, [pc, #184]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 8001776:	2180      	movs	r1, #128	@ 0x80
 8001778:	0409      	lsls	r1, r1, #16
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800177e:	200a      	movs	r0, #10
 8001780:	f000 f85e 	bl	8001840 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	2380      	movs	r3, #128	@ 0x80
 800178a:	029b      	lsls	r3, r3, #10
 800178c:	4013      	ands	r3, r2
 800178e:	d006      	beq.n	800179e <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001790:	4b27      	ldr	r3, [pc, #156]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	4b26      	ldr	r3, [pc, #152]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 8001796:	2180      	movs	r1, #128	@ 0x80
 8001798:	03c9      	lsls	r1, r1, #15
 800179a:	430a      	orrs	r2, r1
 800179c:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	025b      	lsls	r3, r3, #9
 80017a6:	4013      	ands	r3, r2
 80017a8:	d037      	beq.n	800181a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 80017aa:	4b21      	ldr	r3, [pc, #132]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	4b20      	ldr	r3, [pc, #128]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 80017b0:	2180      	movs	r1, #128	@ 0x80
 80017b2:	0449      	lsls	r1, r1, #17
 80017b4:	430a      	orrs	r2, r1
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	e02f      	b.n	800181a <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	035b      	lsls	r3, r3, #13
 80017c6:	0b5b      	lsrs	r3, r3, #13
 80017c8:	43d9      	mvns	r1, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	400a      	ands	r2, r1
 80017d0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	2380      	movs	r3, #128	@ 0x80
 80017d8:	02db      	lsls	r3, r3, #11
 80017da:	4013      	ands	r3, r2
 80017dc:	d005      	beq.n	80017ea <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80017de:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	4b13      	ldr	r3, [pc, #76]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 80017e4:	4913      	ldr	r1, [pc, #76]	@ (8001834 <HAL_ADC_ConfigChannel+0x134>)
 80017e6:	400a      	ands	r2, r1
 80017e8:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	2380      	movs	r3, #128	@ 0x80
 80017f0:	029b      	lsls	r3, r3, #10
 80017f2:	4013      	ands	r3, r2
 80017f4:	d005      	beq.n	8001802 <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80017f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 80017fc:	490e      	ldr	r1, [pc, #56]	@ (8001838 <HAL_ADC_ConfigChannel+0x138>)
 80017fe:	400a      	ands	r2, r1
 8001800:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	2380      	movs	r3, #128	@ 0x80
 8001808:	025b      	lsls	r3, r3, #9
 800180a:	4013      	ands	r3, r2
 800180c:	d005      	beq.n	800181a <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 800180e:	4b08      	ldr	r3, [pc, #32]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <HAL_ADC_ConfigChannel+0x130>)
 8001814:	4909      	ldr	r1, [pc, #36]	@ (800183c <HAL_ADC_ConfigChannel+0x13c>)
 8001816:	400a      	ands	r2, r1
 8001818:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2250      	movs	r2, #80	@ 0x50
 800181e:	2100      	movs	r1, #0
 8001820:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001822:	2300      	movs	r3, #0
}
 8001824:	0018      	movs	r0, r3
 8001826:	46bd      	mov	sp, r7
 8001828:	b002      	add	sp, #8
 800182a:	bd80      	pop	{r7, pc}
 800182c:	00001001 	.word	0x00001001
 8001830:	40012708 	.word	0x40012708
 8001834:	ff7fffff 	.word	0xff7fffff
 8001838:	ffbfffff 	.word	0xffbfffff
 800183c:	feffffff 	.word	0xfeffffff

08001840 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001848:	4b0b      	ldr	r3, [pc, #44]	@ (8001878 <ADC_DelayMicroSecond+0x38>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	490b      	ldr	r1, [pc, #44]	@ (800187c <ADC_DelayMicroSecond+0x3c>)
 800184e:	0018      	movs	r0, r3
 8001850:	f7fe fc64 	bl	800011c <__udivsi3>
 8001854:	0003      	movs	r3, r0
 8001856:	001a      	movs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4353      	muls	r3, r2
 800185c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800185e:	e002      	b.n	8001866 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	3b01      	subs	r3, #1
 8001864:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d1f9      	bne.n	8001860 <ADC_DelayMicroSecond+0x20>
  }
}
 800186c:	46c0      	nop			@ (mov r8, r8)
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	46bd      	mov	sp, r7
 8001872:	b004      	add	sp, #16
 8001874:	bd80      	pop	{r7, pc}
 8001876:	46c0      	nop			@ (mov r8, r8)
 8001878:	20000004 	.word	0x20000004
 800187c:	000f4240 	.word	0x000f4240

08001880 <__NVIC_SetPriority>:
{
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	0002      	movs	r2, r0
 8001888:	6039      	str	r1, [r7, #0]
 800188a:	1dfb      	adds	r3, r7, #7
 800188c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800188e:	1dfb      	adds	r3, r7, #7
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b7f      	cmp	r3, #127	@ 0x7f
 8001894:	d828      	bhi.n	80018e8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001896:	4a2f      	ldr	r2, [pc, #188]	@ (8001954 <__NVIC_SetPriority+0xd4>)
 8001898:	1dfb      	adds	r3, r7, #7
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	b25b      	sxtb	r3, r3
 800189e:	089b      	lsrs	r3, r3, #2
 80018a0:	33c0      	adds	r3, #192	@ 0xc0
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	589b      	ldr	r3, [r3, r2]
 80018a6:	1dfa      	adds	r2, r7, #7
 80018a8:	7812      	ldrb	r2, [r2, #0]
 80018aa:	0011      	movs	r1, r2
 80018ac:	2203      	movs	r2, #3
 80018ae:	400a      	ands	r2, r1
 80018b0:	00d2      	lsls	r2, r2, #3
 80018b2:	21ff      	movs	r1, #255	@ 0xff
 80018b4:	4091      	lsls	r1, r2
 80018b6:	000a      	movs	r2, r1
 80018b8:	43d2      	mvns	r2, r2
 80018ba:	401a      	ands	r2, r3
 80018bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	019b      	lsls	r3, r3, #6
 80018c2:	22ff      	movs	r2, #255	@ 0xff
 80018c4:	401a      	ands	r2, r3
 80018c6:	1dfb      	adds	r3, r7, #7
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	0018      	movs	r0, r3
 80018cc:	2303      	movs	r3, #3
 80018ce:	4003      	ands	r3, r0
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018d4:	481f      	ldr	r0, [pc, #124]	@ (8001954 <__NVIC_SetPriority+0xd4>)
 80018d6:	1dfb      	adds	r3, r7, #7
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	b25b      	sxtb	r3, r3
 80018dc:	089b      	lsrs	r3, r3, #2
 80018de:	430a      	orrs	r2, r1
 80018e0:	33c0      	adds	r3, #192	@ 0xc0
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	501a      	str	r2, [r3, r0]
}
 80018e6:	e031      	b.n	800194c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <__NVIC_SetPriority+0xd8>)
 80018ea:	1dfb      	adds	r3, r7, #7
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	0019      	movs	r1, r3
 80018f0:	230f      	movs	r3, #15
 80018f2:	400b      	ands	r3, r1
 80018f4:	3b08      	subs	r3, #8
 80018f6:	089b      	lsrs	r3, r3, #2
 80018f8:	3306      	adds	r3, #6
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	18d3      	adds	r3, r2, r3
 80018fe:	3304      	adds	r3, #4
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	1dfa      	adds	r2, r7, #7
 8001904:	7812      	ldrb	r2, [r2, #0]
 8001906:	0011      	movs	r1, r2
 8001908:	2203      	movs	r2, #3
 800190a:	400a      	ands	r2, r1
 800190c:	00d2      	lsls	r2, r2, #3
 800190e:	21ff      	movs	r1, #255	@ 0xff
 8001910:	4091      	lsls	r1, r2
 8001912:	000a      	movs	r2, r1
 8001914:	43d2      	mvns	r2, r2
 8001916:	401a      	ands	r2, r3
 8001918:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	019b      	lsls	r3, r3, #6
 800191e:	22ff      	movs	r2, #255	@ 0xff
 8001920:	401a      	ands	r2, r3
 8001922:	1dfb      	adds	r3, r7, #7
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	0018      	movs	r0, r3
 8001928:	2303      	movs	r3, #3
 800192a:	4003      	ands	r3, r0
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001930:	4809      	ldr	r0, [pc, #36]	@ (8001958 <__NVIC_SetPriority+0xd8>)
 8001932:	1dfb      	adds	r3, r7, #7
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	001c      	movs	r4, r3
 8001938:	230f      	movs	r3, #15
 800193a:	4023      	ands	r3, r4
 800193c:	3b08      	subs	r3, #8
 800193e:	089b      	lsrs	r3, r3, #2
 8001940:	430a      	orrs	r2, r1
 8001942:	3306      	adds	r3, #6
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	18c3      	adds	r3, r0, r3
 8001948:	3304      	adds	r3, #4
 800194a:	601a      	str	r2, [r3, #0]
}
 800194c:	46c0      	nop			@ (mov r8, r8)
 800194e:	46bd      	mov	sp, r7
 8001950:	b003      	add	sp, #12
 8001952:	bd90      	pop	{r4, r7, pc}
 8001954:	e000e100 	.word	0xe000e100
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <SysTick_Config>:
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	1e5a      	subs	r2, r3, #1
 8001968:	2380      	movs	r3, #128	@ 0x80
 800196a:	045b      	lsls	r3, r3, #17
 800196c:	429a      	cmp	r2, r3
 800196e:	d301      	bcc.n	8001974 <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 8001970:	2301      	movs	r3, #1
 8001972:	e010      	b.n	8001996 <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001974:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <SysTick_Config+0x44>)
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	3a01      	subs	r2, #1
 800197a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800197c:	2301      	movs	r3, #1
 800197e:	425b      	negs	r3, r3
 8001980:	2103      	movs	r1, #3
 8001982:	0018      	movs	r0, r3
 8001984:	f7ff ff7c 	bl	8001880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001988:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <SysTick_Config+0x44>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800198e:	4b04      	ldr	r3, [pc, #16]	@ (80019a0 <SysTick_Config+0x44>)
 8001990:	2207      	movs	r2, #7
 8001992:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001994:	2300      	movs	r3, #0
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b002      	add	sp, #8
 800199c:	bd80      	pop	{r7, pc}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	e000e010 	.word	0xe000e010

080019a4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
 80019ae:	210f      	movs	r1, #15
 80019b0:	187b      	adds	r3, r7, r1
 80019b2:	1c02      	adds	r2, r0, #0
 80019b4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80019b6:	68ba      	ldr	r2, [r7, #8]
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	0011      	movs	r1, r2
 80019c0:	0018      	movs	r0, r3
 80019c2:	f7ff ff5d 	bl	8001880 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80019c6:	46c0      	nop			@ (mov r8, r8)
 80019c8:	46bd      	mov	sp, r7
 80019ca:	b004      	add	sp, #16
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	0018      	movs	r0, r3
 80019da:	f7ff ffbf 	bl	800195c <SysTick_Config>
 80019de:	0003      	movs	r3, r0
}
 80019e0:	0018      	movs	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	b002      	add	sp, #8
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80019fe:	e155      	b.n	8001cac <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2101      	movs	r1, #1
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	4091      	lsls	r1, r2
 8001a0a:	000a      	movs	r2, r1
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d100      	bne.n	8001a18 <HAL_GPIO_Init+0x30>
 8001a16:	e146      	b.n	8001ca6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2203      	movs	r2, #3
 8001a1e:	4013      	ands	r3, r2
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d005      	beq.n	8001a30 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	2203      	movs	r2, #3
 8001a2a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d130      	bne.n	8001a92 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	2203      	movs	r2, #3
 8001a3c:	409a      	lsls	r2, r3
 8001a3e:	0013      	movs	r3, r2
 8001a40:	43da      	mvns	r2, r3
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4013      	ands	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	68da      	ldr	r2, [r3, #12]
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	409a      	lsls	r2, r3
 8001a52:	0013      	movs	r3, r2
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a66:	2201      	movs	r2, #1
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	409a      	lsls	r2, r3
 8001a6c:	0013      	movs	r3, r2
 8001a6e:	43da      	mvns	r2, r3
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	4013      	ands	r3, r2
 8001a74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	091b      	lsrs	r3, r3, #4
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	401a      	ands	r2, r3
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	409a      	lsls	r2, r3
 8001a84:	0013      	movs	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2203      	movs	r2, #3
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2b03      	cmp	r3, #3
 8001a9c:	d017      	beq.n	8001ace <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	2203      	movs	r2, #3
 8001aaa:	409a      	lsls	r2, r3
 8001aac:	0013      	movs	r3, r2
 8001aae:	43da      	mvns	r2, r3
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	409a      	lsls	r2, r3
 8001ac0:	0013      	movs	r3, r2
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2203      	movs	r2, #3
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d123      	bne.n	8001b22 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	08da      	lsrs	r2, r3, #3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3208      	adds	r2, #8
 8001ae2:	0092      	lsls	r2, r2, #2
 8001ae4:	58d3      	ldr	r3, [r2, r3]
 8001ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	2207      	movs	r2, #7
 8001aec:	4013      	ands	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	220f      	movs	r2, #15
 8001af2:	409a      	lsls	r2, r3
 8001af4:	0013      	movs	r3, r2
 8001af6:	43da      	mvns	r2, r3
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	4013      	ands	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	691a      	ldr	r2, [r3, #16]
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	2107      	movs	r1, #7
 8001b06:	400b      	ands	r3, r1
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	0013      	movs	r3, r2
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	08da      	lsrs	r2, r3, #3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3208      	adds	r2, #8
 8001b1c:	0092      	lsls	r2, r2, #2
 8001b1e:	6939      	ldr	r1, [r7, #16]
 8001b20:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	2203      	movs	r2, #3
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	0013      	movs	r3, r2
 8001b32:	43da      	mvns	r2, r3
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4013      	ands	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2203      	movs	r2, #3
 8001b40:	401a      	ands	r2, r3
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	409a      	lsls	r2, r3
 8001b48:	0013      	movs	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685a      	ldr	r2, [r3, #4]
 8001b5a:	23c0      	movs	r3, #192	@ 0xc0
 8001b5c:	029b      	lsls	r3, r3, #10
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d100      	bne.n	8001b64 <HAL_GPIO_Init+0x17c>
 8001b62:	e0a0      	b.n	8001ca6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b64:	4b57      	ldr	r3, [pc, #348]	@ (8001cc4 <HAL_GPIO_Init+0x2dc>)
 8001b66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b68:	4b56      	ldr	r3, [pc, #344]	@ (8001cc4 <HAL_GPIO_Init+0x2dc>)
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b70:	4a55      	ldr	r2, [pc, #340]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	089b      	lsrs	r3, r3, #2
 8001b76:	3302      	adds	r3, #2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	589b      	ldr	r3, [r3, r2]
 8001b7c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	2203      	movs	r2, #3
 8001b82:	4013      	ands	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	220f      	movs	r2, #15
 8001b88:	409a      	lsls	r2, r3
 8001b8a:	0013      	movs	r3, r2
 8001b8c:	43da      	mvns	r2, r3
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	23a0      	movs	r3, #160	@ 0xa0
 8001b98:	05db      	lsls	r3, r3, #23
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d01f      	beq.n	8001bde <HAL_GPIO_Init+0x1f6>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a4a      	ldr	r2, [pc, #296]	@ (8001ccc <HAL_GPIO_Init+0x2e4>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d019      	beq.n	8001bda <HAL_GPIO_Init+0x1f2>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a49      	ldr	r2, [pc, #292]	@ (8001cd0 <HAL_GPIO_Init+0x2e8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_GPIO_Init+0x1ee>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a48      	ldr	r2, [pc, #288]	@ (8001cd4 <HAL_GPIO_Init+0x2ec>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d00d      	beq.n	8001bd2 <HAL_GPIO_Init+0x1ea>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a47      	ldr	r2, [pc, #284]	@ (8001cd8 <HAL_GPIO_Init+0x2f0>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d007      	beq.n	8001bce <HAL_GPIO_Init+0x1e6>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a46      	ldr	r2, [pc, #280]	@ (8001cdc <HAL_GPIO_Init+0x2f4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d101      	bne.n	8001bca <HAL_GPIO_Init+0x1e2>
 8001bc6:	2305      	movs	r3, #5
 8001bc8:	e00a      	b.n	8001be0 <HAL_GPIO_Init+0x1f8>
 8001bca:	2306      	movs	r3, #6
 8001bcc:	e008      	b.n	8001be0 <HAL_GPIO_Init+0x1f8>
 8001bce:	2304      	movs	r3, #4
 8001bd0:	e006      	b.n	8001be0 <HAL_GPIO_Init+0x1f8>
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e004      	b.n	8001be0 <HAL_GPIO_Init+0x1f8>
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	e002      	b.n	8001be0 <HAL_GPIO_Init+0x1f8>
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <HAL_GPIO_Init+0x1f8>
 8001bde:	2300      	movs	r3, #0
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	2103      	movs	r1, #3
 8001be4:	400a      	ands	r2, r1
 8001be6:	0092      	lsls	r2, r2, #2
 8001be8:	4093      	lsls	r3, r2
 8001bea:	693a      	ldr	r2, [r7, #16]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bf0:	4935      	ldr	r1, [pc, #212]	@ (8001cc8 <HAL_GPIO_Init+0x2e0>)
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	089b      	lsrs	r3, r3, #2
 8001bf6:	3302      	adds	r3, #2
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bfe:	4b38      	ldr	r3, [pc, #224]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	43da      	mvns	r2, r3
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	2380      	movs	r3, #128	@ 0x80
 8001c14:	035b      	lsls	r3, r3, #13
 8001c16:	4013      	ands	r3, r2
 8001c18:	d003      	beq.n	8001c22 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c22:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c28:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	43da      	mvns	r2, r3
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	4013      	ands	r3, r2
 8001c36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	2380      	movs	r3, #128	@ 0x80
 8001c3e:	039b      	lsls	r3, r3, #14
 8001c40:	4013      	ands	r3, r2
 8001c42:	d003      	beq.n	8001c4c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c4c:	4b24      	ldr	r3, [pc, #144]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001c4e:	693a      	ldr	r2, [r7, #16]
 8001c50:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001c52:	4b23      	ldr	r3, [pc, #140]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	43da      	mvns	r2, r3
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685a      	ldr	r2, [r3, #4]
 8001c66:	2380      	movs	r3, #128	@ 0x80
 8001c68:	029b      	lsls	r3, r3, #10
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d003      	beq.n	8001c76 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c76:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c7c:	4b18      	ldr	r3, [pc, #96]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	43da      	mvns	r2, r3
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	2380      	movs	r3, #128	@ 0x80
 8001c92:	025b      	lsls	r3, r3, #9
 8001c94:	4013      	ands	r3, r2
 8001c96:	d003      	beq.n	8001ca0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce0 <HAL_GPIO_Init+0x2f8>)
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	40da      	lsrs	r2, r3
 8001cb4:	1e13      	subs	r3, r2, #0
 8001cb6:	d000      	beq.n	8001cba <HAL_GPIO_Init+0x2d2>
 8001cb8:	e6a2      	b.n	8001a00 <HAL_GPIO_Init+0x18>
  }
}
 8001cba:	46c0      	nop			@ (mov r8, r8)
 8001cbc:	46c0      	nop			@ (mov r8, r8)
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	b006      	add	sp, #24
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40010000 	.word	0x40010000
 8001ccc:	50000400 	.word	0x50000400
 8001cd0:	50000800 	.word	0x50000800
 8001cd4:	50000c00 	.word	0x50000c00
 8001cd8:	50001000 	.word	0x50001000
 8001cdc:	50001c00 	.word	0x50001c00
 8001ce0:	40010400 	.word	0x40010400

08001ce4 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	000a      	movs	r2, r1
 8001cee:	1cbb      	adds	r3, r7, #2
 8001cf0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	1cba      	adds	r2, r7, #2
 8001cf8:	8812      	ldrh	r2, [r2, #0]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d004      	beq.n	8001d08 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001cfe:	230f      	movs	r3, #15
 8001d00:	18fb      	adds	r3, r7, r3
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
 8001d06:	e003      	b.n	8001d10 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d08:	230f      	movs	r3, #15
 8001d0a:	18fb      	adds	r3, r7, r3
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001d10:	230f      	movs	r3, #15
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	781b      	ldrb	r3, [r3, #0]
}
 8001d16:	0018      	movs	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	b004      	add	sp, #16
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
 8001d26:	0008      	movs	r0, r1
 8001d28:	0011      	movs	r1, r2
 8001d2a:	1cbb      	adds	r3, r7, #2
 8001d2c:	1c02      	adds	r2, r0, #0
 8001d2e:	801a      	strh	r2, [r3, #0]
 8001d30:	1c7b      	adds	r3, r7, #1
 8001d32:	1c0a      	adds	r2, r1, #0
 8001d34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d36:	1c7b      	adds	r3, r7, #1
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d004      	beq.n	8001d48 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d3e:	1cbb      	adds	r3, r7, #2
 8001d40:	881a      	ldrh	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001d46:	e003      	b.n	8001d50 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001d48:	1cbb      	adds	r3, r7, #2
 8001d4a:	881a      	ldrh	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d50:	46c0      	nop			@ (mov r8, r8)
 8001d52:	46bd      	mov	sp, r7
 8001d54:	b002      	add	sp, #8
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e03d      	b.n	8001de6 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a20      	ldr	r2, [pc, #128]	@ (8001df0 <HAL_IWDG_Init+0x98>)
 8001d70:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <HAL_IWDG_Init+0x9c>)
 8001d78:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6852      	ldr	r2, [r2, #4]
 8001d82:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	6892      	ldr	r2, [r2, #8]
 8001d8c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001d8e:	f7ff fb39 	bl	8001404 <HAL_GetTick>
 8001d92:	0003      	movs	r3, r0
 8001d94:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001d96:	e00e      	b.n	8001db6 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001d98:	f7ff fb34 	bl	8001404 <HAL_GetTick>
 8001d9c:	0002      	movs	r2, r0
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001da4:	d907      	bls.n	8001db6 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	2207      	movs	r2, #7
 8001dae:	4013      	ands	r3, r2
 8001db0:	d001      	beq.n	8001db6 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e017      	b.n	8001de6 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2207      	movs	r2, #7
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d1ea      	bne.n	8001d98 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	691a      	ldr	r2, [r3, #16]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d005      	beq.n	8001ddc <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	68d2      	ldr	r2, [r2, #12]
 8001dd8:	611a      	str	r2, [r3, #16]
 8001dda:	e003      	b.n	8001de4 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a05      	ldr	r2, [pc, #20]	@ (8001df8 <HAL_IWDG_Init+0xa0>)
 8001de2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	0018      	movs	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b004      	add	sp, #16
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	46c0      	nop			@ (mov r8, r8)
 8001df0:	0000cccc 	.word	0x0000cccc
 8001df4:	00005555 	.word	0x00005555
 8001df8:	0000aaaa 	.word	0x0000aaaa

08001dfc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a03      	ldr	r2, [pc, #12]	@ (8001e18 <HAL_IWDG_Refresh+0x1c>)
 8001e0a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	0018      	movs	r0, r3
 8001e10:	46bd      	mov	sp, r7
 8001e12:	b002      	add	sp, #8
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	0000aaaa 	.word	0x0000aaaa

08001e1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e1c:	b5b0      	push	{r4, r5, r7, lr}
 8001e1e:	b08a      	sub	sp, #40	@ 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d102      	bne.n	8001e30 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	f000 fbbf 	bl	80025ae <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e30:	4bc9      	ldr	r3, [pc, #804]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	220c      	movs	r2, #12
 8001e36:	4013      	ands	r3, r2
 8001e38:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e3a:	4bc7      	ldr	r3, [pc, #796]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001e3c:	68da      	ldr	r2, [r3, #12]
 8001e3e:	2380      	movs	r3, #128	@ 0x80
 8001e40:	025b      	lsls	r3, r3, #9
 8001e42:	4013      	ands	r3, r2
 8001e44:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d100      	bne.n	8001e52 <HAL_RCC_OscConfig+0x36>
 8001e50:	e07e      	b.n	8001f50 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	2b08      	cmp	r3, #8
 8001e56:	d007      	beq.n	8001e68 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	2b0c      	cmp	r3, #12
 8001e5c:	d112      	bne.n	8001e84 <HAL_RCC_OscConfig+0x68>
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	2380      	movs	r3, #128	@ 0x80
 8001e62:	025b      	lsls	r3, r3, #9
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d10d      	bne.n	8001e84 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e68:	4bbb      	ldr	r3, [pc, #748]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	2380      	movs	r3, #128	@ 0x80
 8001e6e:	029b      	lsls	r3, r3, #10
 8001e70:	4013      	ands	r3, r2
 8001e72:	d100      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5a>
 8001e74:	e06b      	b.n	8001f4e <HAL_RCC_OscConfig+0x132>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d167      	bne.n	8001f4e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	f000 fb95 	bl	80025ae <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	685a      	ldr	r2, [r3, #4]
 8001e88:	2380      	movs	r3, #128	@ 0x80
 8001e8a:	025b      	lsls	r3, r3, #9
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d107      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x84>
 8001e90:	4bb1      	ldr	r3, [pc, #708]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4bb0      	ldr	r3, [pc, #704]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001e96:	2180      	movs	r1, #128	@ 0x80
 8001e98:	0249      	lsls	r1, r1, #9
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	e027      	b.n	8001ef0 <HAL_RCC_OscConfig+0xd4>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685a      	ldr	r2, [r3, #4]
 8001ea4:	23a0      	movs	r3, #160	@ 0xa0
 8001ea6:	02db      	lsls	r3, r3, #11
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d10e      	bne.n	8001eca <HAL_RCC_OscConfig+0xae>
 8001eac:	4baa      	ldr	r3, [pc, #680]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4ba9      	ldr	r3, [pc, #676]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001eb2:	2180      	movs	r1, #128	@ 0x80
 8001eb4:	02c9      	lsls	r1, r1, #11
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	4ba7      	ldr	r3, [pc, #668]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	4ba6      	ldr	r3, [pc, #664]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001ec0:	2180      	movs	r1, #128	@ 0x80
 8001ec2:	0249      	lsls	r1, r1, #9
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e012      	b.n	8001ef0 <HAL_RCC_OscConfig+0xd4>
 8001eca:	4ba3      	ldr	r3, [pc, #652]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	4ba2      	ldr	r3, [pc, #648]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001ed0:	49a2      	ldr	r1, [pc, #648]	@ (800215c <HAL_RCC_OscConfig+0x340>)
 8001ed2:	400a      	ands	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]
 8001ed6:	4ba0      	ldr	r3, [pc, #640]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	2380      	movs	r3, #128	@ 0x80
 8001edc:	025b      	lsls	r3, r3, #9
 8001ede:	4013      	ands	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	4b9c      	ldr	r3, [pc, #624]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4b9b      	ldr	r3, [pc, #620]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001eea:	499d      	ldr	r1, [pc, #628]	@ (8002160 <HAL_RCC_OscConfig+0x344>)
 8001eec:	400a      	ands	r2, r1
 8001eee:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d015      	beq.n	8001f24 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef8:	f7ff fa84 	bl	8001404 <HAL_GetTick>
 8001efc:	0003      	movs	r3, r0
 8001efe:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f00:	e009      	b.n	8001f16 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f02:	f7ff fa7f 	bl	8001404 <HAL_GetTick>
 8001f06:	0002      	movs	r2, r0
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b64      	cmp	r3, #100	@ 0x64
 8001f0e:	d902      	bls.n	8001f16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	f000 fb4c 	bl	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f16:	4b90      	ldr	r3, [pc, #576]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	2380      	movs	r3, #128	@ 0x80
 8001f1c:	029b      	lsls	r3, r3, #10
 8001f1e:	4013      	ands	r3, r2
 8001f20:	d0ef      	beq.n	8001f02 <HAL_RCC_OscConfig+0xe6>
 8001f22:	e015      	b.n	8001f50 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f24:	f7ff fa6e 	bl	8001404 <HAL_GetTick>
 8001f28:	0003      	movs	r3, r0
 8001f2a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f2e:	f7ff fa69 	bl	8001404 <HAL_GetTick>
 8001f32:	0002      	movs	r2, r0
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b64      	cmp	r3, #100	@ 0x64
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e336      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f40:	4b85      	ldr	r3, [pc, #532]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	2380      	movs	r3, #128	@ 0x80
 8001f46:	029b      	lsls	r3, r3, #10
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d1f0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x112>
 8001f4c:	e000      	b.n	8001f50 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2202      	movs	r2, #2
 8001f56:	4013      	ands	r3, r2
 8001f58:	d100      	bne.n	8001f5c <HAL_RCC_OscConfig+0x140>
 8001f5a:	e099      	b.n	8002090 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	2220      	movs	r2, #32
 8001f66:	4013      	ands	r3, r2
 8001f68:	d009      	beq.n	8001f7e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001f6a:	4b7b      	ldr	r3, [pc, #492]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	4b7a      	ldr	r3, [pc, #488]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001f70:	2120      	movs	r1, #32
 8001f72:	430a      	orrs	r2, r1
 8001f74:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f78:	2220      	movs	r2, #32
 8001f7a:	4393      	bics	r3, r2
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	2b04      	cmp	r3, #4
 8001f82:	d005      	beq.n	8001f90 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	2b0c      	cmp	r3, #12
 8001f88:	d13e      	bne.n	8002008 <HAL_RCC_OscConfig+0x1ec>
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d13b      	bne.n	8002008 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001f90:	4b71      	ldr	r3, [pc, #452]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2204      	movs	r2, #4
 8001f96:	4013      	ands	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x188>
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d101      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	e304      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa4:	4b6c      	ldr	r3, [pc, #432]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	4a6e      	ldr	r2, [pc, #440]	@ (8002164 <HAL_RCC_OscConfig+0x348>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	0019      	movs	r1, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	021a      	lsls	r2, r3, #8
 8001fb4:	4b68      	ldr	r3, [pc, #416]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001fba:	4b67      	ldr	r3, [pc, #412]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2209      	movs	r2, #9
 8001fc0:	4393      	bics	r3, r2
 8001fc2:	0019      	movs	r1, r3
 8001fc4:	4b64      	ldr	r3, [pc, #400]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fcc:	f000 fc42 	bl	8002854 <HAL_RCC_GetSysClockFreq>
 8001fd0:	0001      	movs	r1, r0
 8001fd2:	4b61      	ldr	r3, [pc, #388]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	091b      	lsrs	r3, r3, #4
 8001fd8:	220f      	movs	r2, #15
 8001fda:	4013      	ands	r3, r2
 8001fdc:	4a62      	ldr	r2, [pc, #392]	@ (8002168 <HAL_RCC_OscConfig+0x34c>)
 8001fde:	5cd3      	ldrb	r3, [r2, r3]
 8001fe0:	000a      	movs	r2, r1
 8001fe2:	40da      	lsrs	r2, r3
 8001fe4:	4b61      	ldr	r3, [pc, #388]	@ (800216c <HAL_RCC_OscConfig+0x350>)
 8001fe6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001fe8:	4b61      	ldr	r3, [pc, #388]	@ (8002170 <HAL_RCC_OscConfig+0x354>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2513      	movs	r5, #19
 8001fee:	197c      	adds	r4, r7, r5
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	f7ff f9c1 	bl	8001378 <HAL_InitTick>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001ffa:	197b      	adds	r3, r7, r5
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d046      	beq.n	8002090 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8002002:	197b      	adds	r3, r7, r5
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	e2d2      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200a:	2b00      	cmp	r3, #0
 800200c:	d027      	beq.n	800205e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800200e:	4b52      	ldr	r3, [pc, #328]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2209      	movs	r2, #9
 8002014:	4393      	bics	r3, r2
 8002016:	0019      	movs	r1, r3
 8002018:	4b4f      	ldr	r3, [pc, #316]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 800201a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800201c:	430a      	orrs	r2, r1
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002020:	f7ff f9f0 	bl	8001404 <HAL_GetTick>
 8002024:	0003      	movs	r3, r0
 8002026:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002028:	e008      	b.n	800203c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800202a:	f7ff f9eb 	bl	8001404 <HAL_GetTick>
 800202e:	0002      	movs	r2, r0
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e2b8      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800203c:	4b46      	ldr	r3, [pc, #280]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2204      	movs	r2, #4
 8002042:	4013      	ands	r3, r2
 8002044:	d0f1      	beq.n	800202a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002046:	4b44      	ldr	r3, [pc, #272]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	4a46      	ldr	r2, [pc, #280]	@ (8002164 <HAL_RCC_OscConfig+0x348>)
 800204c:	4013      	ands	r3, r2
 800204e:	0019      	movs	r1, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	021a      	lsls	r2, r3, #8
 8002056:	4b40      	ldr	r3, [pc, #256]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8002058:	430a      	orrs	r2, r1
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	e018      	b.n	8002090 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800205e:	4b3e      	ldr	r3, [pc, #248]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4b3d      	ldr	r3, [pc, #244]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8002064:	2101      	movs	r1, #1
 8002066:	438a      	bics	r2, r1
 8002068:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206a:	f7ff f9cb 	bl	8001404 <HAL_GetTick>
 800206e:	0003      	movs	r3, r0
 8002070:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002074:	f7ff f9c6 	bl	8001404 <HAL_GetTick>
 8002078:	0002      	movs	r2, r0
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e293      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002086:	4b34      	ldr	r3, [pc, #208]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2204      	movs	r2, #4
 800208c:	4013      	ands	r3, r2
 800208e:	d1f1      	bne.n	8002074 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2210      	movs	r2, #16
 8002096:	4013      	ands	r3, r2
 8002098:	d100      	bne.n	800209c <HAL_RCC_OscConfig+0x280>
 800209a:	e0a2      	b.n	80021e2 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d140      	bne.n	8002124 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	2380      	movs	r3, #128	@ 0x80
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	4013      	ands	r3, r2
 80020ac:	d005      	beq.n	80020ba <HAL_RCC_OscConfig+0x29e>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e279      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020ba:	4b27      	ldr	r3, [pc, #156]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	4a2d      	ldr	r2, [pc, #180]	@ (8002174 <HAL_RCC_OscConfig+0x358>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	0019      	movs	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020c8:	4b23      	ldr	r3, [pc, #140]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 80020ca:	430a      	orrs	r2, r1
 80020cc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020ce:	4b22      	ldr	r3, [pc, #136]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	0a19      	lsrs	r1, r3, #8
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a1b      	ldr	r3, [r3, #32]
 80020da:	061a      	lsls	r2, r3, #24
 80020dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 80020de:	430a      	orrs	r2, r1
 80020e0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e6:	0b5b      	lsrs	r3, r3, #13
 80020e8:	3301      	adds	r3, #1
 80020ea:	2280      	movs	r2, #128	@ 0x80
 80020ec:	0212      	lsls	r2, r2, #8
 80020ee:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80020f0:	4b19      	ldr	r3, [pc, #100]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	091b      	lsrs	r3, r3, #4
 80020f6:	210f      	movs	r1, #15
 80020f8:	400b      	ands	r3, r1
 80020fa:	491b      	ldr	r1, [pc, #108]	@ (8002168 <HAL_RCC_OscConfig+0x34c>)
 80020fc:	5ccb      	ldrb	r3, [r1, r3]
 80020fe:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002100:	4b1a      	ldr	r3, [pc, #104]	@ (800216c <HAL_RCC_OscConfig+0x350>)
 8002102:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002104:	4b1a      	ldr	r3, [pc, #104]	@ (8002170 <HAL_RCC_OscConfig+0x354>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2513      	movs	r5, #19
 800210a:	197c      	adds	r4, r7, r5
 800210c:	0018      	movs	r0, r3
 800210e:	f7ff f933 	bl	8001378 <HAL_InitTick>
 8002112:	0003      	movs	r3, r0
 8002114:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002116:	197b      	adds	r3, r7, r5
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d061      	beq.n	80021e2 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800211e:	197b      	adds	r3, r7, r5
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	e244      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69db      	ldr	r3, [r3, #28]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d040      	beq.n	80021ae <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800212c:	4b0a      	ldr	r3, [pc, #40]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	4b09      	ldr	r3, [pc, #36]	@ (8002158 <HAL_RCC_OscConfig+0x33c>)
 8002132:	2180      	movs	r1, #128	@ 0x80
 8002134:	0049      	lsls	r1, r1, #1
 8002136:	430a      	orrs	r2, r1
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7ff f963 	bl	8001404 <HAL_GetTick>
 800213e:	0003      	movs	r3, r0
 8002140:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002142:	e019      	b.n	8002178 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002144:	f7ff f95e 	bl	8001404 <HAL_GetTick>
 8002148:	0002      	movs	r2, r0
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b02      	cmp	r3, #2
 8002150:	d912      	bls.n	8002178 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e22b      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
 8002156:	46c0      	nop			@ (mov r8, r8)
 8002158:	40021000 	.word	0x40021000
 800215c:	fffeffff 	.word	0xfffeffff
 8002160:	fffbffff 	.word	0xfffbffff
 8002164:	ffffe0ff 	.word	0xffffe0ff
 8002168:	08004570 	.word	0x08004570
 800216c:	20000004 	.word	0x20000004
 8002170:	20000008 	.word	0x20000008
 8002174:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002178:	4bca      	ldr	r3, [pc, #808]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2380      	movs	r3, #128	@ 0x80
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4013      	ands	r3, r2
 8002182:	d0df      	beq.n	8002144 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002184:	4bc7      	ldr	r3, [pc, #796]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	4ac7      	ldr	r2, [pc, #796]	@ (80024a8 <HAL_RCC_OscConfig+0x68c>)
 800218a:	4013      	ands	r3, r2
 800218c:	0019      	movs	r1, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002192:	4bc4      	ldr	r3, [pc, #784]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002194:	430a      	orrs	r2, r1
 8002196:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002198:	4bc2      	ldr	r3, [pc, #776]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	0a19      	lsrs	r1, r3, #8
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6a1b      	ldr	r3, [r3, #32]
 80021a4:	061a      	lsls	r2, r3, #24
 80021a6:	4bbf      	ldr	r3, [pc, #764]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80021a8:	430a      	orrs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	e019      	b.n	80021e2 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021ae:	4bbd      	ldr	r3, [pc, #756]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	4bbc      	ldr	r3, [pc, #752]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80021b4:	49bd      	ldr	r1, [pc, #756]	@ (80024ac <HAL_RCC_OscConfig+0x690>)
 80021b6:	400a      	ands	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ba:	f7ff f923 	bl	8001404 <HAL_GetTick>
 80021be:	0003      	movs	r3, r0
 80021c0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021c4:	f7ff f91e 	bl	8001404 <HAL_GetTick>
 80021c8:	0002      	movs	r2, r0
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e1eb      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021d6:	4bb3      	ldr	r3, [pc, #716]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	2380      	movs	r3, #128	@ 0x80
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4013      	ands	r3, r2
 80021e0:	d1f0      	bne.n	80021c4 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2208      	movs	r2, #8
 80021e8:	4013      	ands	r3, r2
 80021ea:	d036      	beq.n	800225a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d019      	beq.n	8002228 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f4:	4bab      	ldr	r3, [pc, #684]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80021f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021f8:	4baa      	ldr	r3, [pc, #680]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80021fa:	2101      	movs	r1, #1
 80021fc:	430a      	orrs	r2, r1
 80021fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002200:	f7ff f900 	bl	8001404 <HAL_GetTick>
 8002204:	0003      	movs	r3, r0
 8002206:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800220a:	f7ff f8fb 	bl	8001404 <HAL_GetTick>
 800220e:	0002      	movs	r2, r0
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e1c8      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800221c:	4ba1      	ldr	r3, [pc, #644]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800221e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002220:	2202      	movs	r2, #2
 8002222:	4013      	ands	r3, r2
 8002224:	d0f1      	beq.n	800220a <HAL_RCC_OscConfig+0x3ee>
 8002226:	e018      	b.n	800225a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002228:	4b9e      	ldr	r3, [pc, #632]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800222a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800222c:	4b9d      	ldr	r3, [pc, #628]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800222e:	2101      	movs	r1, #1
 8002230:	438a      	bics	r2, r1
 8002232:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002234:	f7ff f8e6 	bl	8001404 <HAL_GetTick>
 8002238:	0003      	movs	r3, r0
 800223a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800223c:	e008      	b.n	8002250 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800223e:	f7ff f8e1 	bl	8001404 <HAL_GetTick>
 8002242:	0002      	movs	r2, r0
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e1ae      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002250:	4b94      	ldr	r3, [pc, #592]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002254:	2202      	movs	r2, #2
 8002256:	4013      	ands	r3, r2
 8002258:	d1f1      	bne.n	800223e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2204      	movs	r2, #4
 8002260:	4013      	ands	r3, r2
 8002262:	d100      	bne.n	8002266 <HAL_RCC_OscConfig+0x44a>
 8002264:	e0ae      	b.n	80023c4 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002266:	2023      	movs	r0, #35	@ 0x23
 8002268:	183b      	adds	r3, r7, r0
 800226a:	2200      	movs	r2, #0
 800226c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226e:	4b8d      	ldr	r3, [pc, #564]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002270:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002272:	2380      	movs	r3, #128	@ 0x80
 8002274:	055b      	lsls	r3, r3, #21
 8002276:	4013      	ands	r3, r2
 8002278:	d109      	bne.n	800228e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800227a:	4b8a      	ldr	r3, [pc, #552]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800227c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800227e:	4b89      	ldr	r3, [pc, #548]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002280:	2180      	movs	r1, #128	@ 0x80
 8002282:	0549      	lsls	r1, r1, #21
 8002284:	430a      	orrs	r2, r1
 8002286:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002288:	183b      	adds	r3, r7, r0
 800228a:	2201      	movs	r2, #1
 800228c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800228e:	4b88      	ldr	r3, [pc, #544]	@ (80024b0 <HAL_RCC_OscConfig+0x694>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	2380      	movs	r3, #128	@ 0x80
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	4013      	ands	r3, r2
 8002298:	d11a      	bne.n	80022d0 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800229a:	4b85      	ldr	r3, [pc, #532]	@ (80024b0 <HAL_RCC_OscConfig+0x694>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	4b84      	ldr	r3, [pc, #528]	@ (80024b0 <HAL_RCC_OscConfig+0x694>)
 80022a0:	2180      	movs	r1, #128	@ 0x80
 80022a2:	0049      	lsls	r1, r1, #1
 80022a4:	430a      	orrs	r2, r1
 80022a6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022a8:	f7ff f8ac 	bl	8001404 <HAL_GetTick>
 80022ac:	0003      	movs	r3, r0
 80022ae:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b2:	f7ff f8a7 	bl	8001404 <HAL_GetTick>
 80022b6:	0002      	movs	r2, r0
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b64      	cmp	r3, #100	@ 0x64
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e174      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c4:	4b7a      	ldr	r3, [pc, #488]	@ (80024b0 <HAL_RCC_OscConfig+0x694>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4013      	ands	r3, r2
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	2380      	movs	r3, #128	@ 0x80
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	429a      	cmp	r2, r3
 80022da:	d107      	bne.n	80022ec <HAL_RCC_OscConfig+0x4d0>
 80022dc:	4b71      	ldr	r3, [pc, #452]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80022de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80022e0:	4b70      	ldr	r3, [pc, #448]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80022e2:	2180      	movs	r1, #128	@ 0x80
 80022e4:	0049      	lsls	r1, r1, #1
 80022e6:	430a      	orrs	r2, r1
 80022e8:	651a      	str	r2, [r3, #80]	@ 0x50
 80022ea:	e031      	b.n	8002350 <HAL_RCC_OscConfig+0x534>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10c      	bne.n	800230e <HAL_RCC_OscConfig+0x4f2>
 80022f4:	4b6b      	ldr	r3, [pc, #428]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80022f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80022f8:	4b6a      	ldr	r3, [pc, #424]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80022fa:	496c      	ldr	r1, [pc, #432]	@ (80024ac <HAL_RCC_OscConfig+0x690>)
 80022fc:	400a      	ands	r2, r1
 80022fe:	651a      	str	r2, [r3, #80]	@ 0x50
 8002300:	4b68      	ldr	r3, [pc, #416]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002302:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002304:	4b67      	ldr	r3, [pc, #412]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002306:	496b      	ldr	r1, [pc, #428]	@ (80024b4 <HAL_RCC_OscConfig+0x698>)
 8002308:	400a      	ands	r2, r1
 800230a:	651a      	str	r2, [r3, #80]	@ 0x50
 800230c:	e020      	b.n	8002350 <HAL_RCC_OscConfig+0x534>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	689a      	ldr	r2, [r3, #8]
 8002312:	23a0      	movs	r3, #160	@ 0xa0
 8002314:	00db      	lsls	r3, r3, #3
 8002316:	429a      	cmp	r2, r3
 8002318:	d10e      	bne.n	8002338 <HAL_RCC_OscConfig+0x51c>
 800231a:	4b62      	ldr	r3, [pc, #392]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800231c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800231e:	4b61      	ldr	r3, [pc, #388]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002320:	2180      	movs	r1, #128	@ 0x80
 8002322:	00c9      	lsls	r1, r1, #3
 8002324:	430a      	orrs	r2, r1
 8002326:	651a      	str	r2, [r3, #80]	@ 0x50
 8002328:	4b5e      	ldr	r3, [pc, #376]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800232a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800232c:	4b5d      	ldr	r3, [pc, #372]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800232e:	2180      	movs	r1, #128	@ 0x80
 8002330:	0049      	lsls	r1, r1, #1
 8002332:	430a      	orrs	r2, r1
 8002334:	651a      	str	r2, [r3, #80]	@ 0x50
 8002336:	e00b      	b.n	8002350 <HAL_RCC_OscConfig+0x534>
 8002338:	4b5a      	ldr	r3, [pc, #360]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800233a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800233c:	4b59      	ldr	r3, [pc, #356]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800233e:	495b      	ldr	r1, [pc, #364]	@ (80024ac <HAL_RCC_OscConfig+0x690>)
 8002340:	400a      	ands	r2, r1
 8002342:	651a      	str	r2, [r3, #80]	@ 0x50
 8002344:	4b57      	ldr	r3, [pc, #348]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002346:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002348:	4b56      	ldr	r3, [pc, #344]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800234a:	495a      	ldr	r1, [pc, #360]	@ (80024b4 <HAL_RCC_OscConfig+0x698>)
 800234c:	400a      	ands	r2, r1
 800234e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d015      	beq.n	8002384 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002358:	f7ff f854 	bl	8001404 <HAL_GetTick>
 800235c:	0003      	movs	r3, r0
 800235e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002360:	e009      	b.n	8002376 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002362:	f7ff f84f 	bl	8001404 <HAL_GetTick>
 8002366:	0002      	movs	r2, r0
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	1ad3      	subs	r3, r2, r3
 800236c:	4a52      	ldr	r2, [pc, #328]	@ (80024b8 <HAL_RCC_OscConfig+0x69c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e11b      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002376:	4b4b      	ldr	r3, [pc, #300]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002378:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800237a:	2380      	movs	r3, #128	@ 0x80
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4013      	ands	r3, r2
 8002380:	d0ef      	beq.n	8002362 <HAL_RCC_OscConfig+0x546>
 8002382:	e014      	b.n	80023ae <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002384:	f7ff f83e 	bl	8001404 <HAL_GetTick>
 8002388:	0003      	movs	r3, r0
 800238a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800238c:	e009      	b.n	80023a2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800238e:	f7ff f839 	bl	8001404 <HAL_GetTick>
 8002392:	0002      	movs	r2, r0
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	4a47      	ldr	r2, [pc, #284]	@ (80024b8 <HAL_RCC_OscConfig+0x69c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e105      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023a2:	4b40      	ldr	r3, [pc, #256]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80023a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80023a6:	2380      	movs	r3, #128	@ 0x80
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	4013      	ands	r3, r2
 80023ac:	d1ef      	bne.n	800238e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023ae:	2323      	movs	r3, #35	@ 0x23
 80023b0:	18fb      	adds	r3, r7, r3
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d105      	bne.n	80023c4 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023b8:	4b3a      	ldr	r3, [pc, #232]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80023ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80023bc:	4b39      	ldr	r3, [pc, #228]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80023be:	493f      	ldr	r1, [pc, #252]	@ (80024bc <HAL_RCC_OscConfig+0x6a0>)
 80023c0:	400a      	ands	r2, r1
 80023c2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2220      	movs	r2, #32
 80023ca:	4013      	ands	r3, r2
 80023cc:	d049      	beq.n	8002462 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	699b      	ldr	r3, [r3, #24]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d026      	beq.n	8002424 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80023d6:	4b33      	ldr	r3, [pc, #204]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	4b32      	ldr	r3, [pc, #200]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80023dc:	2101      	movs	r1, #1
 80023de:	430a      	orrs	r2, r1
 80023e0:	609a      	str	r2, [r3, #8]
 80023e2:	4b30      	ldr	r3, [pc, #192]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80023e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80023e6:	4b2f      	ldr	r3, [pc, #188]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 80023e8:	2101      	movs	r1, #1
 80023ea:	430a      	orrs	r2, r1
 80023ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80023ee:	4b34      	ldr	r3, [pc, #208]	@ (80024c0 <HAL_RCC_OscConfig+0x6a4>)
 80023f0:	6a1a      	ldr	r2, [r3, #32]
 80023f2:	4b33      	ldr	r3, [pc, #204]	@ (80024c0 <HAL_RCC_OscConfig+0x6a4>)
 80023f4:	2180      	movs	r1, #128	@ 0x80
 80023f6:	0189      	lsls	r1, r1, #6
 80023f8:	430a      	orrs	r2, r1
 80023fa:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fc:	f7ff f802 	bl	8001404 <HAL_GetTick>
 8002400:	0003      	movs	r3, r0
 8002402:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002406:	f7fe fffd 	bl	8001404 <HAL_GetTick>
 800240a:	0002      	movs	r2, r0
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e0ca      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002418:	4b22      	ldr	r3, [pc, #136]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	2202      	movs	r2, #2
 800241e:	4013      	ands	r3, r2
 8002420:	d0f1      	beq.n	8002406 <HAL_RCC_OscConfig+0x5ea>
 8002422:	e01e      	b.n	8002462 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002424:	4b1f      	ldr	r3, [pc, #124]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	4b1e      	ldr	r3, [pc, #120]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800242a:	2101      	movs	r1, #1
 800242c:	438a      	bics	r2, r1
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	4b23      	ldr	r3, [pc, #140]	@ (80024c0 <HAL_RCC_OscConfig+0x6a4>)
 8002432:	6a1a      	ldr	r2, [r3, #32]
 8002434:	4b22      	ldr	r3, [pc, #136]	@ (80024c0 <HAL_RCC_OscConfig+0x6a4>)
 8002436:	4923      	ldr	r1, [pc, #140]	@ (80024c4 <HAL_RCC_OscConfig+0x6a8>)
 8002438:	400a      	ands	r2, r1
 800243a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243c:	f7fe ffe2 	bl	8001404 <HAL_GetTick>
 8002440:	0003      	movs	r3, r0
 8002442:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002444:	e008      	b.n	8002458 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002446:	f7fe ffdd 	bl	8001404 <HAL_GetTick>
 800244a:	0002      	movs	r2, r0
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b02      	cmp	r3, #2
 8002452:	d901      	bls.n	8002458 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e0aa      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002458:	4b12      	ldr	r3, [pc, #72]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	2202      	movs	r2, #2
 800245e:	4013      	ands	r3, r2
 8002460:	d1f1      	bne.n	8002446 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002466:	2b00      	cmp	r3, #0
 8002468:	d100      	bne.n	800246c <HAL_RCC_OscConfig+0x650>
 800246a:	e09f      	b.n	80025ac <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	2b0c      	cmp	r3, #12
 8002470:	d100      	bne.n	8002474 <HAL_RCC_OscConfig+0x658>
 8002472:	e078      	b.n	8002566 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002478:	2b02      	cmp	r3, #2
 800247a:	d159      	bne.n	8002530 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800247c:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <HAL_RCC_OscConfig+0x688>)
 8002482:	4911      	ldr	r1, [pc, #68]	@ (80024c8 <HAL_RCC_OscConfig+0x6ac>)
 8002484:	400a      	ands	r2, r1
 8002486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002488:	f7fe ffbc 	bl	8001404 <HAL_GetTick>
 800248c:	0003      	movs	r3, r0
 800248e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002490:	e01c      	b.n	80024cc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002492:	f7fe ffb7 	bl	8001404 <HAL_GetTick>
 8002496:	0002      	movs	r2, r0
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d915      	bls.n	80024cc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e084      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
 80024a4:	40021000 	.word	0x40021000
 80024a8:	ffff1fff 	.word	0xffff1fff
 80024ac:	fffffeff 	.word	0xfffffeff
 80024b0:	40007000 	.word	0x40007000
 80024b4:	fffffbff 	.word	0xfffffbff
 80024b8:	00001388 	.word	0x00001388
 80024bc:	efffffff 	.word	0xefffffff
 80024c0:	40010000 	.word	0x40010000
 80024c4:	ffffdfff 	.word	0xffffdfff
 80024c8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80024cc:	4b3a      	ldr	r3, [pc, #232]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	2380      	movs	r3, #128	@ 0x80
 80024d2:	049b      	lsls	r3, r3, #18
 80024d4:	4013      	ands	r3, r2
 80024d6:	d1dc      	bne.n	8002492 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024d8:	4b37      	ldr	r3, [pc, #220]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	4a37      	ldr	r2, [pc, #220]	@ (80025bc <HAL_RCC_OscConfig+0x7a0>)
 80024de:	4013      	ands	r3, r2
 80024e0:	0019      	movs	r1, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024f0:	431a      	orrs	r2, r3
 80024f2:	4b31      	ldr	r3, [pc, #196]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 80024f4:	430a      	orrs	r2, r1
 80024f6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024f8:	4b2f      	ldr	r3, [pc, #188]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b2e      	ldr	r3, [pc, #184]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 80024fe:	2180      	movs	r1, #128	@ 0x80
 8002500:	0449      	lsls	r1, r1, #17
 8002502:	430a      	orrs	r2, r1
 8002504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002506:	f7fe ff7d 	bl	8001404 <HAL_GetTick>
 800250a:	0003      	movs	r3, r0
 800250c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002510:	f7fe ff78 	bl	8001404 <HAL_GetTick>
 8002514:	0002      	movs	r2, r0
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e045      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002522:	4b25      	ldr	r3, [pc, #148]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	2380      	movs	r3, #128	@ 0x80
 8002528:	049b      	lsls	r3, r3, #18
 800252a:	4013      	ands	r3, r2
 800252c:	d0f0      	beq.n	8002510 <HAL_RCC_OscConfig+0x6f4>
 800252e:	e03d      	b.n	80025ac <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002530:	4b21      	ldr	r3, [pc, #132]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	4b20      	ldr	r3, [pc, #128]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 8002536:	4922      	ldr	r1, [pc, #136]	@ (80025c0 <HAL_RCC_OscConfig+0x7a4>)
 8002538:	400a      	ands	r2, r1
 800253a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253c:	f7fe ff62 	bl	8001404 <HAL_GetTick>
 8002540:	0003      	movs	r3, r0
 8002542:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002546:	f7fe ff5d 	bl	8001404 <HAL_GetTick>
 800254a:	0002      	movs	r2, r0
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e02a      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002558:	4b17      	ldr	r3, [pc, #92]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	2380      	movs	r3, #128	@ 0x80
 800255e:	049b      	lsls	r3, r3, #18
 8002560:	4013      	ands	r3, r2
 8002562:	d1f0      	bne.n	8002546 <HAL_RCC_OscConfig+0x72a>
 8002564:	e022      	b.n	80025ac <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256a:	2b01      	cmp	r3, #1
 800256c:	d101      	bne.n	8002572 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e01d      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002572:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <HAL_RCC_OscConfig+0x79c>)
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	2380      	movs	r3, #128	@ 0x80
 800257c:	025b      	lsls	r3, r3, #9
 800257e:	401a      	ands	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002584:	429a      	cmp	r2, r3
 8002586:	d10f      	bne.n	80025a8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002588:	69ba      	ldr	r2, [r7, #24]
 800258a:	23f0      	movs	r3, #240	@ 0xf0
 800258c:	039b      	lsls	r3, r3, #14
 800258e:	401a      	ands	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002594:	429a      	cmp	r2, r3
 8002596:	d107      	bne.n	80025a8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	23c0      	movs	r3, #192	@ 0xc0
 800259c:	041b      	lsls	r3, r3, #16
 800259e:	401a      	ands	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d001      	beq.n	80025ac <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e000      	b.n	80025ae <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	0018      	movs	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	b00a      	add	sp, #40	@ 0x28
 80025b4:	bdb0      	pop	{r4, r5, r7, pc}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	40021000 	.word	0x40021000
 80025bc:	ff02ffff 	.word	0xff02ffff
 80025c0:	feffffff 	.word	0xfeffffff

080025c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c4:	b5b0      	push	{r4, r5, r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e128      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025d8:	4b96      	ldr	r3, [pc, #600]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2201      	movs	r2, #1
 80025de:	4013      	ands	r3, r2
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d91e      	bls.n	8002624 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e6:	4b93      	ldr	r3, [pc, #588]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2201      	movs	r2, #1
 80025ec:	4393      	bics	r3, r2
 80025ee:	0019      	movs	r1, r3
 80025f0:	4b90      	ldr	r3, [pc, #576]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80025f8:	f7fe ff04 	bl	8001404 <HAL_GetTick>
 80025fc:	0003      	movs	r3, r0
 80025fe:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002600:	e009      	b.n	8002616 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002602:	f7fe feff 	bl	8001404 <HAL_GetTick>
 8002606:	0002      	movs	r2, r0
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	4a8a      	ldr	r2, [pc, #552]	@ (8002838 <HAL_RCC_ClockConfig+0x274>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e109      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002616:	4b87      	ldr	r3, [pc, #540]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2201      	movs	r2, #1
 800261c:	4013      	ands	r3, r2
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d1ee      	bne.n	8002602 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2202      	movs	r2, #2
 800262a:	4013      	ands	r3, r2
 800262c:	d009      	beq.n	8002642 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800262e:	4b83      	ldr	r3, [pc, #524]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	22f0      	movs	r2, #240	@ 0xf0
 8002634:	4393      	bics	r3, r2
 8002636:	0019      	movs	r1, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689a      	ldr	r2, [r3, #8]
 800263c:	4b7f      	ldr	r3, [pc, #508]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 800263e:	430a      	orrs	r2, r1
 8002640:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2201      	movs	r2, #1
 8002648:	4013      	ands	r3, r2
 800264a:	d100      	bne.n	800264e <HAL_RCC_ClockConfig+0x8a>
 800264c:	e089      	b.n	8002762 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b02      	cmp	r3, #2
 8002654:	d107      	bne.n	8002666 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002656:	4b79      	ldr	r3, [pc, #484]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	2380      	movs	r3, #128	@ 0x80
 800265c:	029b      	lsls	r3, r3, #10
 800265e:	4013      	ands	r3, r2
 8002660:	d120      	bne.n	80026a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e0e1      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	2b03      	cmp	r3, #3
 800266c:	d107      	bne.n	800267e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800266e:	4b73      	ldr	r3, [pc, #460]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	2380      	movs	r3, #128	@ 0x80
 8002674:	049b      	lsls	r3, r3, #18
 8002676:	4013      	ands	r3, r2
 8002678:	d114      	bne.n	80026a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e0d5      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d106      	bne.n	8002694 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002686:	4b6d      	ldr	r3, [pc, #436]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2204      	movs	r2, #4
 800268c:	4013      	ands	r3, r2
 800268e:	d109      	bne.n	80026a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e0ca      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002694:	4b69      	ldr	r3, [pc, #420]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	2380      	movs	r3, #128	@ 0x80
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4013      	ands	r3, r2
 800269e:	d101      	bne.n	80026a4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e0c2      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026a4:	4b65      	ldr	r3, [pc, #404]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	2203      	movs	r2, #3
 80026aa:	4393      	bics	r3, r2
 80026ac:	0019      	movs	r1, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685a      	ldr	r2, [r3, #4]
 80026b2:	4b62      	ldr	r3, [pc, #392]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80026b4:	430a      	orrs	r2, r1
 80026b6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b8:	f7fe fea4 	bl	8001404 <HAL_GetTick>
 80026bc:	0003      	movs	r3, r0
 80026be:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d111      	bne.n	80026ec <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026c8:	e009      	b.n	80026de <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ca:	f7fe fe9b 	bl	8001404 <HAL_GetTick>
 80026ce:	0002      	movs	r2, r0
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	4a58      	ldr	r2, [pc, #352]	@ (8002838 <HAL_RCC_ClockConfig+0x274>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e0a5      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80026de:	4b57      	ldr	r3, [pc, #348]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	220c      	movs	r2, #12
 80026e4:	4013      	ands	r3, r2
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d1ef      	bne.n	80026ca <HAL_RCC_ClockConfig+0x106>
 80026ea:	e03a      	b.n	8002762 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	2b03      	cmp	r3, #3
 80026f2:	d111      	bne.n	8002718 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026f4:	e009      	b.n	800270a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026f6:	f7fe fe85 	bl	8001404 <HAL_GetTick>
 80026fa:	0002      	movs	r2, r0
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	4a4d      	ldr	r2, [pc, #308]	@ (8002838 <HAL_RCC_ClockConfig+0x274>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d901      	bls.n	800270a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e08f      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800270a:	4b4c      	ldr	r3, [pc, #304]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	220c      	movs	r2, #12
 8002710:	4013      	ands	r3, r2
 8002712:	2b0c      	cmp	r3, #12
 8002714:	d1ef      	bne.n	80026f6 <HAL_RCC_ClockConfig+0x132>
 8002716:	e024      	b.n	8002762 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d11b      	bne.n	8002758 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002720:	e009      	b.n	8002736 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002722:	f7fe fe6f 	bl	8001404 <HAL_GetTick>
 8002726:	0002      	movs	r2, r0
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	4a42      	ldr	r2, [pc, #264]	@ (8002838 <HAL_RCC_ClockConfig+0x274>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e079      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002736:	4b41      	ldr	r3, [pc, #260]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	220c      	movs	r2, #12
 800273c:	4013      	ands	r3, r2
 800273e:	2b04      	cmp	r3, #4
 8002740:	d1ef      	bne.n	8002722 <HAL_RCC_ClockConfig+0x15e>
 8002742:	e00e      	b.n	8002762 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002744:	f7fe fe5e 	bl	8001404 <HAL_GetTick>
 8002748:	0002      	movs	r2, r0
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	4a3a      	ldr	r2, [pc, #232]	@ (8002838 <HAL_RCC_ClockConfig+0x274>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d901      	bls.n	8002758 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e068      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002758:	4b38      	ldr	r3, [pc, #224]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	220c      	movs	r2, #12
 800275e:	4013      	ands	r3, r2
 8002760:	d1f0      	bne.n	8002744 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002762:	4b34      	ldr	r3, [pc, #208]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2201      	movs	r2, #1
 8002768:	4013      	ands	r3, r2
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d21e      	bcs.n	80027ae <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002770:	4b30      	ldr	r3, [pc, #192]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2201      	movs	r2, #1
 8002776:	4393      	bics	r3, r2
 8002778:	0019      	movs	r1, r3
 800277a:	4b2e      	ldr	r3, [pc, #184]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002782:	f7fe fe3f 	bl	8001404 <HAL_GetTick>
 8002786:	0003      	movs	r3, r0
 8002788:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800278a:	e009      	b.n	80027a0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800278c:	f7fe fe3a 	bl	8001404 <HAL_GetTick>
 8002790:	0002      	movs	r2, r0
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	4a28      	ldr	r2, [pc, #160]	@ (8002838 <HAL_RCC_ClockConfig+0x274>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e044      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a0:	4b24      	ldr	r3, [pc, #144]	@ (8002834 <HAL_RCC_ClockConfig+0x270>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2201      	movs	r2, #1
 80027a6:	4013      	ands	r3, r2
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d1ee      	bne.n	800278c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2204      	movs	r2, #4
 80027b4:	4013      	ands	r3, r2
 80027b6:	d009      	beq.n	80027cc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b8:	4b20      	ldr	r3, [pc, #128]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	4a20      	ldr	r2, [pc, #128]	@ (8002840 <HAL_RCC_ClockConfig+0x27c>)
 80027be:	4013      	ands	r3, r2
 80027c0:	0019      	movs	r1, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	4b1d      	ldr	r3, [pc, #116]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80027c8:	430a      	orrs	r2, r1
 80027ca:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2208      	movs	r2, #8
 80027d2:	4013      	ands	r3, r2
 80027d4:	d00a      	beq.n	80027ec <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027d6:	4b19      	ldr	r3, [pc, #100]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	4a1a      	ldr	r2, [pc, #104]	@ (8002844 <HAL_RCC_ClockConfig+0x280>)
 80027dc:	4013      	ands	r3, r2
 80027de:	0019      	movs	r1, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	00da      	lsls	r2, r3, #3
 80027e6:	4b15      	ldr	r3, [pc, #84]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80027e8:	430a      	orrs	r2, r1
 80027ea:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027ec:	f000 f832 	bl	8002854 <HAL_RCC_GetSysClockFreq>
 80027f0:	0001      	movs	r1, r0
 80027f2:	4b12      	ldr	r3, [pc, #72]	@ (800283c <HAL_RCC_ClockConfig+0x278>)
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	091b      	lsrs	r3, r3, #4
 80027f8:	220f      	movs	r2, #15
 80027fa:	4013      	ands	r3, r2
 80027fc:	4a12      	ldr	r2, [pc, #72]	@ (8002848 <HAL_RCC_ClockConfig+0x284>)
 80027fe:	5cd3      	ldrb	r3, [r2, r3]
 8002800:	000a      	movs	r2, r1
 8002802:	40da      	lsrs	r2, r3
 8002804:	4b11      	ldr	r3, [pc, #68]	@ (800284c <HAL_RCC_ClockConfig+0x288>)
 8002806:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002808:	4b11      	ldr	r3, [pc, #68]	@ (8002850 <HAL_RCC_ClockConfig+0x28c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	250b      	movs	r5, #11
 800280e:	197c      	adds	r4, r7, r5
 8002810:	0018      	movs	r0, r3
 8002812:	f7fe fdb1 	bl	8001378 <HAL_InitTick>
 8002816:	0003      	movs	r3, r0
 8002818:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800281a:	197b      	adds	r3, r7, r5
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002822:	197b      	adds	r3, r7, r5
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	e000      	b.n	800282a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	0018      	movs	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	b004      	add	sp, #16
 8002830:	bdb0      	pop	{r4, r5, r7, pc}
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	40022000 	.word	0x40022000
 8002838:	00001388 	.word	0x00001388
 800283c:	40021000 	.word	0x40021000
 8002840:	fffff8ff 	.word	0xfffff8ff
 8002844:	ffffc7ff 	.word	0xffffc7ff
 8002848:	08004570 	.word	0x08004570
 800284c:	20000004 	.word	0x20000004
 8002850:	20000008 	.word	0x20000008

08002854 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800285a:	4b3c      	ldr	r3, [pc, #240]	@ (800294c <HAL_RCC_GetSysClockFreq+0xf8>)
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	220c      	movs	r2, #12
 8002864:	4013      	ands	r3, r2
 8002866:	2b0c      	cmp	r3, #12
 8002868:	d013      	beq.n	8002892 <HAL_RCC_GetSysClockFreq+0x3e>
 800286a:	d85c      	bhi.n	8002926 <HAL_RCC_GetSysClockFreq+0xd2>
 800286c:	2b04      	cmp	r3, #4
 800286e:	d002      	beq.n	8002876 <HAL_RCC_GetSysClockFreq+0x22>
 8002870:	2b08      	cmp	r3, #8
 8002872:	d00b      	beq.n	800288c <HAL_RCC_GetSysClockFreq+0x38>
 8002874:	e057      	b.n	8002926 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002876:	4b35      	ldr	r3, [pc, #212]	@ (800294c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2210      	movs	r2, #16
 800287c:	4013      	ands	r3, r2
 800287e:	d002      	beq.n	8002886 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002880:	4b33      	ldr	r3, [pc, #204]	@ (8002950 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002882:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002884:	e05d      	b.n	8002942 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002886:	4b33      	ldr	r3, [pc, #204]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x100>)
 8002888:	613b      	str	r3, [r7, #16]
      break;
 800288a:	e05a      	b.n	8002942 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800288c:	4b32      	ldr	r3, [pc, #200]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x104>)
 800288e:	613b      	str	r3, [r7, #16]
      break;
 8002890:	e057      	b.n	8002942 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	0c9b      	lsrs	r3, r3, #18
 8002896:	220f      	movs	r2, #15
 8002898:	4013      	ands	r3, r2
 800289a:	4a30      	ldr	r2, [pc, #192]	@ (800295c <HAL_RCC_GetSysClockFreq+0x108>)
 800289c:	5cd3      	ldrb	r3, [r2, r3]
 800289e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	0d9b      	lsrs	r3, r3, #22
 80028a4:	2203      	movs	r2, #3
 80028a6:	4013      	ands	r3, r2
 80028a8:	3301      	adds	r3, #1
 80028aa:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028ac:	4b27      	ldr	r3, [pc, #156]	@ (800294c <HAL_RCC_GetSysClockFreq+0xf8>)
 80028ae:	68da      	ldr	r2, [r3, #12]
 80028b0:	2380      	movs	r3, #128	@ 0x80
 80028b2:	025b      	lsls	r3, r3, #9
 80028b4:	4013      	ands	r3, r2
 80028b6:	d00f      	beq.n	80028d8 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	000a      	movs	r2, r1
 80028bc:	0152      	lsls	r2, r2, #5
 80028be:	1a52      	subs	r2, r2, r1
 80028c0:	0193      	lsls	r3, r2, #6
 80028c2:	1a9b      	subs	r3, r3, r2
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	185b      	adds	r3, r3, r1
 80028c8:	025b      	lsls	r3, r3, #9
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7fd fc25 	bl	800011c <__udivsi3>
 80028d2:	0003      	movs	r3, r0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	e023      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80028d8:	4b1c      	ldr	r3, [pc, #112]	@ (800294c <HAL_RCC_GetSysClockFreq+0xf8>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2210      	movs	r2, #16
 80028de:	4013      	ands	r3, r2
 80028e0:	d00f      	beq.n	8002902 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80028e2:	68b9      	ldr	r1, [r7, #8]
 80028e4:	000a      	movs	r2, r1
 80028e6:	0152      	lsls	r2, r2, #5
 80028e8:	1a52      	subs	r2, r2, r1
 80028ea:	0193      	lsls	r3, r2, #6
 80028ec:	1a9b      	subs	r3, r3, r2
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	185b      	adds	r3, r3, r1
 80028f2:	021b      	lsls	r3, r3, #8
 80028f4:	6879      	ldr	r1, [r7, #4]
 80028f6:	0018      	movs	r0, r3
 80028f8:	f7fd fc10 	bl	800011c <__udivsi3>
 80028fc:	0003      	movs	r3, r0
 80028fe:	617b      	str	r3, [r7, #20]
 8002900:	e00e      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8002902:	68b9      	ldr	r1, [r7, #8]
 8002904:	000a      	movs	r2, r1
 8002906:	0152      	lsls	r2, r2, #5
 8002908:	1a52      	subs	r2, r2, r1
 800290a:	0193      	lsls	r3, r2, #6
 800290c:	1a9b      	subs	r3, r3, r2
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	185b      	adds	r3, r3, r1
 8002912:	029b      	lsls	r3, r3, #10
 8002914:	6879      	ldr	r1, [r7, #4]
 8002916:	0018      	movs	r0, r3
 8002918:	f7fd fc00 	bl	800011c <__udivsi3>
 800291c:	0003      	movs	r3, r0
 800291e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	613b      	str	r3, [r7, #16]
      break;
 8002924:	e00d      	b.n	8002942 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002926:	4b09      	ldr	r3, [pc, #36]	@ (800294c <HAL_RCC_GetSysClockFreq+0xf8>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	0b5b      	lsrs	r3, r3, #13
 800292c:	2207      	movs	r2, #7
 800292e:	4013      	ands	r3, r2
 8002930:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	3301      	adds	r3, #1
 8002936:	2280      	movs	r2, #128	@ 0x80
 8002938:	0212      	lsls	r2, r2, #8
 800293a:	409a      	lsls	r2, r3
 800293c:	0013      	movs	r3, r2
 800293e:	613b      	str	r3, [r7, #16]
      break;
 8002940:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002942:	693b      	ldr	r3, [r7, #16]
}
 8002944:	0018      	movs	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	b006      	add	sp, #24
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40021000 	.word	0x40021000
 8002950:	003d0900 	.word	0x003d0900
 8002954:	00f42400 	.word	0x00f42400
 8002958:	007a1200 	.word	0x007a1200
 800295c:	08004580 	.word	0x08004580

08002960 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d101      	bne.n	8002972 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e083      	b.n	8002a7a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002976:	2b00      	cmp	r3, #0
 8002978:	d109      	bne.n	800298e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	2382      	movs	r3, #130	@ 0x82
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	429a      	cmp	r2, r3
 8002984:	d009      	beq.n	800299a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	61da      	str	r2, [r3, #28]
 800298c:	e005      	b.n	800299a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2251      	movs	r2, #81	@ 0x51
 80029a4:	5c9b      	ldrb	r3, [r3, r2]
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d107      	bne.n	80029bc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2250      	movs	r2, #80	@ 0x50
 80029b0:	2100      	movs	r1, #0
 80029b2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	0018      	movs	r0, r3
 80029b8:	f7fe fb42 	bl	8001040 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2251      	movs	r2, #81	@ 0x51
 80029c0:	2102      	movs	r1, #2
 80029c2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2140      	movs	r1, #64	@ 0x40
 80029d0:	438a      	bics	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	2382      	movs	r3, #130	@ 0x82
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	401a      	ands	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6899      	ldr	r1, [r3, #8]
 80029e2:	2384      	movs	r3, #132	@ 0x84
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	400b      	ands	r3, r1
 80029e8:	431a      	orrs	r2, r3
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68d9      	ldr	r1, [r3, #12]
 80029ee:	2380      	movs	r3, #128	@ 0x80
 80029f0:	011b      	lsls	r3, r3, #4
 80029f2:	400b      	ands	r3, r1
 80029f4:	431a      	orrs	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	2102      	movs	r1, #2
 80029fc:	400b      	ands	r3, r1
 80029fe:	431a      	orrs	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	2101      	movs	r1, #1
 8002a06:	400b      	ands	r3, r1
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6999      	ldr	r1, [r3, #24]
 8002a0e:	2380      	movs	r3, #128	@ 0x80
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	400b      	ands	r3, r1
 8002a14:	431a      	orrs	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69db      	ldr	r3, [r3, #28]
 8002a1a:	2138      	movs	r1, #56	@ 0x38
 8002a1c:	400b      	ands	r3, r1
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a1b      	ldr	r3, [r3, #32]
 8002a24:	2180      	movs	r1, #128	@ 0x80
 8002a26:	400b      	ands	r3, r1
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	0011      	movs	r1, r2
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a30:	2380      	movs	r3, #128	@ 0x80
 8002a32:	019b      	lsls	r3, r3, #6
 8002a34:	401a      	ands	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	0c1b      	lsrs	r3, r3, #16
 8002a44:	2204      	movs	r2, #4
 8002a46:	4013      	ands	r3, r2
 8002a48:	0019      	movs	r1, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4e:	2210      	movs	r2, #16
 8002a50:	401a      	ands	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	69da      	ldr	r2, [r3, #28]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4907      	ldr	r1, [pc, #28]	@ (8002a84 <HAL_SPI_Init+0x124>)
 8002a66:	400a      	ands	r2, r1
 8002a68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2251      	movs	r2, #81	@ 0x51
 8002a74:	2101      	movs	r1, #1
 8002a76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	b002      	add	sp, #8
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	46c0      	nop			@ (mov r8, r8)
 8002a84:	fffff7ff 	.word	0xfffff7ff

08002a88 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b088      	sub	sp, #32
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	603b      	str	r3, [r7, #0]
 8002a94:	1dbb      	adds	r3, r7, #6
 8002a96:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a98:	f7fe fcb4 	bl	8001404 <HAL_GetTick>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002aa0:	231a      	movs	r3, #26
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	1dba      	adds	r2, r7, #6
 8002aa6:	8812      	ldrh	r2, [r2, #0]
 8002aa8:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2251      	movs	r2, #81	@ 0x51
 8002aae:	5c9b      	ldrb	r3, [r3, r2]
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d001      	beq.n	8002aba <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e132      	b.n	8002d20 <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <HAL_SPI_Transmit+0x40>
 8002ac0:	1dbb      	adds	r3, r7, #6
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e129      	b.n	8002d20 <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2250      	movs	r2, #80	@ 0x50
 8002ad0:	5c9b      	ldrb	r3, [r3, r2]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <HAL_SPI_Transmit+0x52>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e122      	b.n	8002d20 <HAL_SPI_Transmit+0x298>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2250      	movs	r2, #80	@ 0x50
 8002ade:	2101      	movs	r1, #1
 8002ae0:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2251      	movs	r2, #81	@ 0x51
 8002ae6:	2103      	movs	r1, #3
 8002ae8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	1dba      	adds	r2, r7, #6
 8002afa:	8812      	ldrh	r2, [r2, #0]
 8002afc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1dba      	adds	r2, r7, #6
 8002b02:	8812      	ldrh	r2, [r2, #0]
 8002b04:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2200      	movs	r2, #0
 8002b16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	2380      	movs	r3, #128	@ 0x80
 8002b2a:	021b      	lsls	r3, r3, #8
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d110      	bne.n	8002b52 <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2140      	movs	r1, #64	@ 0x40
 8002b3c:	438a      	bics	r2, r1
 8002b3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2180      	movs	r1, #128	@ 0x80
 8002b4c:	01c9      	lsls	r1, r1, #7
 8002b4e:	430a      	orrs	r2, r1
 8002b50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2240      	movs	r2, #64	@ 0x40
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	2b40      	cmp	r3, #64	@ 0x40
 8002b5e:	d007      	beq.n	8002b70 <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2140      	movs	r1, #64	@ 0x40
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	68da      	ldr	r2, [r3, #12]
 8002b74:	2380      	movs	r3, #128	@ 0x80
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d153      	bne.n	8002c24 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d004      	beq.n	8002b8e <HAL_SPI_Transmit+0x106>
 8002b84:	231a      	movs	r3, #26
 8002b86:	18fb      	adds	r3, r7, r3
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d144      	bne.n	8002c18 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	881a      	ldrh	r2, [r3, #0]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	1c9a      	adds	r2, r3, #2
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	3b01      	subs	r3, #1
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002bb2:	e031      	b.n	8002c18 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	2202      	movs	r2, #2
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d112      	bne.n	8002be8 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	881a      	ldrh	r2, [r3, #0]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	1c9a      	adds	r2, r3, #2
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	3b01      	subs	r3, #1
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002be6:	e017      	b.n	8002c18 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002be8:	f7fe fc0c 	bl	8001404 <HAL_GetTick>
 8002bec:	0002      	movs	r2, r0
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d802      	bhi.n	8002bfe <HAL_SPI_Transmit+0x176>
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	d102      	bne.n	8002c04 <HAL_SPI_Transmit+0x17c>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d109      	bne.n	8002c18 <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2251      	movs	r2, #81	@ 0x51
 8002c08:	2101      	movs	r1, #1
 8002c0a:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2250      	movs	r2, #80	@ 0x50
 8002c10:	2100      	movs	r1, #0
 8002c12:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e083      	b.n	8002d20 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1c8      	bne.n	8002bb4 <HAL_SPI_Transmit+0x12c>
 8002c22:	e054      	b.n	8002cce <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d004      	beq.n	8002c36 <HAL_SPI_Transmit+0x1ae>
 8002c2c:	231a      	movs	r3, #26
 8002c2e:	18fb      	adds	r3, r7, r3
 8002c30:	881b      	ldrh	r3, [r3, #0]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d146      	bne.n	8002cc4 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	330c      	adds	r3, #12
 8002c40:	7812      	ldrb	r2, [r2, #0]
 8002c42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c48:	1c5a      	adds	r2, r3, #1
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002c5c:	e032      	b.n	8002cc4 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2202      	movs	r2, #2
 8002c66:	4013      	ands	r3, r2
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d113      	bne.n	8002c94 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	330c      	adds	r3, #12
 8002c76:	7812      	ldrb	r2, [r2, #0]
 8002c78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	1c5a      	adds	r2, r3, #1
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c88:	b29b      	uxth	r3, r3
 8002c8a:	3b01      	subs	r3, #1
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c92:	e017      	b.n	8002cc4 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c94:	f7fe fbb6 	bl	8001404 <HAL_GetTick>
 8002c98:	0002      	movs	r2, r0
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d802      	bhi.n	8002caa <HAL_SPI_Transmit+0x222>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	d102      	bne.n	8002cb0 <HAL_SPI_Transmit+0x228>
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d109      	bne.n	8002cc4 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2251      	movs	r2, #81	@ 0x51
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2250      	movs	r2, #80	@ 0x50
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e02d      	b.n	8002d20 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1c7      	bne.n	8002c5e <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002cce:	69fa      	ldr	r2, [r7, #28]
 8002cd0:	6839      	ldr	r1, [r7, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f000 fc01 	bl	80034dc <SPI_EndRxTxTransaction>
 8002cda:	1e03      	subs	r3, r0, #0
 8002cdc:	d002      	beq.n	8002ce4 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2220      	movs	r2, #32
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10a      	bne.n	8002d02 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002cec:	2300      	movs	r3, #0
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	617b      	str	r3, [r7, #20]
 8002d00:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2251      	movs	r2, #81	@ 0x51
 8002d06:	2101      	movs	r1, #1
 8002d08:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2250      	movs	r2, #80	@ 0x50
 8002d0e:	2100      	movs	r1, #0
 8002d10:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
  }
}
 8002d20:	0018      	movs	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	b008      	add	sp, #32
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b089      	sub	sp, #36	@ 0x24
 8002d2c:	af02      	add	r7, sp, #8
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	603b      	str	r3, [r7, #0]
 8002d34:	1dbb      	adds	r3, r7, #6
 8002d36:	801a      	strh	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2251      	movs	r2, #81	@ 0x51
 8002d3c:	5c9b      	ldrb	r3, [r3, r2]
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d001      	beq.n	8002d48 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002d44:	2302      	movs	r3, #2
 8002d46:	e10a      	b.n	8002f5e <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_SPI_Receive+0x2e>
 8002d4e:	1dbb      	adds	r3, r7, #6
 8002d50:	881b      	ldrh	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_SPI_Receive+0x32>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e101      	b.n	8002f5e <HAL_SPI_Receive+0x236>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	2382      	movs	r3, #130	@ 0x82
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d113      	bne.n	8002d8e <HAL_SPI_Receive+0x66>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d10f      	bne.n	8002d8e <HAL_SPI_Receive+0x66>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2251      	movs	r2, #81	@ 0x51
 8002d72:	2104      	movs	r1, #4
 8002d74:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002d76:	1dbb      	adds	r3, r7, #6
 8002d78:	881c      	ldrh	r4, [r3, #0]
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	68b9      	ldr	r1, [r7, #8]
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	9300      	str	r3, [sp, #0]
 8002d84:	0023      	movs	r3, r4
 8002d86:	f000 f8f1 	bl	8002f6c <HAL_SPI_TransmitReceive>
 8002d8a:	0003      	movs	r3, r0
 8002d8c:	e0e7      	b.n	8002f5e <HAL_SPI_Receive+0x236>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d8e:	f7fe fb39 	bl	8001404 <HAL_GetTick>
 8002d92:	0003      	movs	r3, r0
 8002d94:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2250      	movs	r2, #80	@ 0x50
 8002d9a:	5c9b      	ldrb	r3, [r3, r2]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d101      	bne.n	8002da4 <HAL_SPI_Receive+0x7c>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e0dc      	b.n	8002f5e <HAL_SPI_Receive+0x236>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2250      	movs	r2, #80	@ 0x50
 8002da8:	2101      	movs	r1, #1
 8002daa:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2251      	movs	r2, #81	@ 0x51
 8002db0:	2104      	movs	r1, #4
 8002db2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	68ba      	ldr	r2, [r7, #8]
 8002dbe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	1dba      	adds	r2, r7, #6
 8002dc4:	8812      	ldrh	r2, [r2, #0]
 8002dc6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	1dba      	adds	r2, r7, #6
 8002dcc:	8812      	ldrh	r2, [r2, #0]
 8002dce:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	2380      	movs	r3, #128	@ 0x80
 8002df4:	021b      	lsls	r3, r3, #8
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d10f      	bne.n	8002e1a <HAL_SPI_Receive+0xf2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2140      	movs	r1, #64	@ 0x40
 8002e06:	438a      	bics	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4954      	ldr	r1, [pc, #336]	@ (8002f68 <HAL_SPI_Receive+0x240>)
 8002e16:	400a      	ands	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2240      	movs	r2, #64	@ 0x40
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b40      	cmp	r3, #64	@ 0x40
 8002e26:	d007      	beq.n	8002e38 <HAL_SPI_Receive+0x110>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	2140      	movs	r1, #64	@ 0x40
 8002e34:	430a      	orrs	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d000      	beq.n	8002e42 <HAL_SPI_Receive+0x11a>
 8002e40:	e06e      	b.n	8002f20 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002e42:	e034      	b.n	8002eae <HAL_SPI_Receive+0x186>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d115      	bne.n	8002e7e <HAL_SPI_Receive+0x156>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	330c      	adds	r3, #12
 8002e58:	001a      	movs	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5e:	7812      	ldrb	r2, [r2, #0]
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e68:	1c5a      	adds	r2, r3, #1
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002e7c:	e017      	b.n	8002eae <HAL_SPI_Receive+0x186>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e7e:	f7fe fac1 	bl	8001404 <HAL_GetTick>
 8002e82:	0002      	movs	r2, r0
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d802      	bhi.n	8002e94 <HAL_SPI_Receive+0x16c>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	3301      	adds	r3, #1
 8002e92:	d102      	bne.n	8002e9a <HAL_SPI_Receive+0x172>
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d109      	bne.n	8002eae <HAL_SPI_Receive+0x186>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2251      	movs	r2, #81	@ 0x51
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2250      	movs	r2, #80	@ 0x50
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e057      	b.n	8002f5e <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1c5      	bne.n	8002e44 <HAL_SPI_Receive+0x11c>
 8002eb8:	e037      	b.n	8002f2a <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d113      	bne.n	8002ef0 <HAL_SPI_Receive+0x1c8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed2:	b292      	uxth	r2, r2
 8002ed4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eda:	1c9a      	adds	r2, r3, #2
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002eee:	e017      	b.n	8002f20 <HAL_SPI_Receive+0x1f8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ef0:	f7fe fa88 	bl	8001404 <HAL_GetTick>
 8002ef4:	0002      	movs	r2, r0
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d802      	bhi.n	8002f06 <HAL_SPI_Receive+0x1de>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	3301      	adds	r3, #1
 8002f04:	d102      	bne.n	8002f0c <HAL_SPI_Receive+0x1e4>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d109      	bne.n	8002f20 <HAL_SPI_Receive+0x1f8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2251      	movs	r2, #81	@ 0x51
 8002f10:	2101      	movs	r1, #1
 8002f12:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2250      	movs	r2, #80	@ 0x50
 8002f18:	2100      	movs	r1, #0
 8002f1a:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e01e      	b.n	8002f5e <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1c7      	bne.n	8002eba <HAL_SPI_Receive+0x192>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	6839      	ldr	r1, [r7, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	0018      	movs	r0, r3
 8002f32:	f000 fa69 	bl	8003408 <SPI_EndRxTransaction>
 8002f36:	1e03      	subs	r3, r0, #0
 8002f38:	d002      	beq.n	8002f40 <HAL_SPI_Receive+0x218>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2251      	movs	r2, #81	@ 0x51
 8002f44:	2101      	movs	r1, #1
 8002f46:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2250      	movs	r2, #80	@ 0x50
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <HAL_SPI_Receive+0x234>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <HAL_SPI_Receive+0x236>
  }
  else
  {
    return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
  }
}
 8002f5e:	0018      	movs	r0, r3
 8002f60:	46bd      	mov	sp, r7
 8002f62:	b007      	add	sp, #28
 8002f64:	bd90      	pop	{r4, r7, pc}
 8002f66:	46c0      	nop			@ (mov r8, r8)
 8002f68:	ffffbfff 	.word	0xffffbfff

08002f6c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08a      	sub	sp, #40	@ 0x28
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
 8002f78:	001a      	movs	r2, r3
 8002f7a:	1cbb      	adds	r3, r7, #2
 8002f7c:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f82:	f7fe fa3f 	bl	8001404 <HAL_GetTick>
 8002f86:	0003      	movs	r3, r0
 8002f88:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f8a:	201f      	movs	r0, #31
 8002f8c:	183b      	adds	r3, r7, r0
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	2151      	movs	r1, #81	@ 0x51
 8002f92:	5c52      	ldrb	r2, [r2, r1]
 8002f94:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002f9c:	2316      	movs	r3, #22
 8002f9e:	18fb      	adds	r3, r7, r3
 8002fa0:	1cba      	adds	r2, r7, #2
 8002fa2:	8812      	ldrh	r2, [r2, #0]
 8002fa4:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002fa6:	183b      	adds	r3, r7, r0
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d00e      	beq.n	8002fcc <HAL_SPI_TransmitReceive+0x60>
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	2382      	movs	r3, #130	@ 0x82
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d107      	bne.n	8002fc8 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d103      	bne.n	8002fc8 <HAL_SPI_TransmitReceive+0x5c>
 8002fc0:	183b      	adds	r3, r7, r0
 8002fc2:	781b      	ldrb	r3, [r3, #0]
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d001      	beq.n	8002fcc <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e18a      	b.n	80032e2 <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d006      	beq.n	8002fe0 <HAL_SPI_TransmitReceive+0x74>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d003      	beq.n	8002fe0 <HAL_SPI_TransmitReceive+0x74>
 8002fd8:	1cbb      	adds	r3, r7, #2
 8002fda:	881b      	ldrh	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e17e      	b.n	80032e2 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2250      	movs	r2, #80	@ 0x50
 8002fe8:	5c9b      	ldrb	r3, [r3, r2]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d101      	bne.n	8002ff2 <HAL_SPI_TransmitReceive+0x86>
 8002fee:	2302      	movs	r3, #2
 8002ff0:	e177      	b.n	80032e2 <HAL_SPI_TransmitReceive+0x376>
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2250      	movs	r2, #80	@ 0x50
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2251      	movs	r2, #81	@ 0x51
 8002ffe:	5c9b      	ldrb	r3, [r3, r2]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b04      	cmp	r3, #4
 8003004:	d003      	beq.n	800300e <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2251      	movs	r2, #81	@ 0x51
 800300a:	2105      	movs	r1, #5
 800300c:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2200      	movs	r2, #0
 8003012:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	1cba      	adds	r2, r7, #2
 800301e:	8812      	ldrh	r2, [r2, #0]
 8003020:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	1cba      	adds	r2, r7, #2
 8003026:	8812      	ldrh	r2, [r2, #0]
 8003028:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	68ba      	ldr	r2, [r7, #8]
 800302e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1cba      	adds	r2, r7, #2
 8003034:	8812      	ldrh	r2, [r2, #0]
 8003036:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	1cba      	adds	r2, r7, #2
 800303c:	8812      	ldrh	r2, [r2, #0]
 800303e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2240      	movs	r2, #64	@ 0x40
 8003054:	4013      	ands	r3, r2
 8003056:	2b40      	cmp	r3, #64	@ 0x40
 8003058:	d007      	beq.n	800306a <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2140      	movs	r1, #64	@ 0x40
 8003066:	430a      	orrs	r2, r1
 8003068:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	2380      	movs	r3, #128	@ 0x80
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	429a      	cmp	r2, r3
 8003074:	d000      	beq.n	8003078 <HAL_SPI_TransmitReceive+0x10c>
 8003076:	e080      	b.n	800317a <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <HAL_SPI_TransmitReceive+0x120>
 8003080:	2316      	movs	r3, #22
 8003082:	18fb      	adds	r3, r7, r3
 8003084:	881b      	ldrh	r3, [r3, #0]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d000      	beq.n	800308c <HAL_SPI_TransmitReceive+0x120>
 800308a:	e06b      	b.n	8003164 <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003090:	881a      	ldrh	r2, [r3, #0]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309c:	1c9a      	adds	r2, r3, #2
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	3b01      	subs	r3, #1
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030b0:	e058      	b.n	8003164 <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2202      	movs	r2, #2
 80030ba:	4013      	ands	r3, r2
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d11b      	bne.n	80030f8 <HAL_SPI_TransmitReceive+0x18c>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d016      	beq.n	80030f8 <HAL_SPI_TransmitReceive+0x18c>
 80030ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d113      	bne.n	80030f8 <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d4:	881a      	ldrh	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e0:	1c9a      	adds	r2, r3, #2
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80030f4:	2300      	movs	r3, #0
 80030f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2201      	movs	r2, #1
 8003100:	4013      	ands	r3, r2
 8003102:	2b01      	cmp	r3, #1
 8003104:	d119      	bne.n	800313a <HAL_SPI_TransmitReceive+0x1ce>
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800310a:	b29b      	uxth	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	d014      	beq.n	800313a <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311a:	b292      	uxth	r2, r2
 800311c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003122:	1c9a      	adds	r2, r3, #2
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800312c:	b29b      	uxth	r3, r3
 800312e:	3b01      	subs	r3, #1
 8003130:	b29a      	uxth	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003136:	2301      	movs	r3, #1
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800313a:	f7fe f963 	bl	8001404 <HAL_GetTick>
 800313e:	0002      	movs	r2, r0
 8003140:	6a3b      	ldr	r3, [r7, #32]
 8003142:	1ad3      	subs	r3, r2, r3
 8003144:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003146:	429a      	cmp	r2, r3
 8003148:	d80c      	bhi.n	8003164 <HAL_SPI_TransmitReceive+0x1f8>
 800314a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314c:	3301      	adds	r3, #1
 800314e:	d009      	beq.n	8003164 <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2251      	movs	r2, #81	@ 0x51
 8003154:	2101      	movs	r1, #1
 8003156:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2250      	movs	r2, #80	@ 0x50
 800315c:	2100      	movs	r1, #0
 800315e:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e0be      	b.n	80032e2 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003168:	b29b      	uxth	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1a1      	bne.n	80030b2 <HAL_SPI_TransmitReceive+0x146>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003172:	b29b      	uxth	r3, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	d19c      	bne.n	80030b2 <HAL_SPI_TransmitReceive+0x146>
 8003178:	e084      	b.n	8003284 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d005      	beq.n	800318e <HAL_SPI_TransmitReceive+0x222>
 8003182:	2316      	movs	r3, #22
 8003184:	18fb      	adds	r3, r7, r3
 8003186:	881b      	ldrh	r3, [r3, #0]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d000      	beq.n	800318e <HAL_SPI_TransmitReceive+0x222>
 800318c:	e070      	b.n	8003270 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	330c      	adds	r3, #12
 8003198:	7812      	ldrb	r2, [r2, #0]
 800319a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a0:	1c5a      	adds	r2, r3, #1
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	3b01      	subs	r3, #1
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031b4:	e05c      	b.n	8003270 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	2202      	movs	r2, #2
 80031be:	4013      	ands	r3, r2
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d11c      	bne.n	80031fe <HAL_SPI_TransmitReceive+0x292>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d017      	beq.n	80031fe <HAL_SPI_TransmitReceive+0x292>
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d114      	bne.n	80031fe <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	330c      	adds	r3, #12
 80031de:	7812      	ldrb	r2, [r2, #0]
 80031e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e6:	1c5a      	adds	r2, r3, #1
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	3b01      	subs	r3, #1
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	2201      	movs	r2, #1
 8003206:	4013      	ands	r3, r2
 8003208:	2b01      	cmp	r3, #1
 800320a:	d119      	bne.n	8003240 <HAL_SPI_TransmitReceive+0x2d4>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003210:	b29b      	uxth	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d014      	beq.n	8003240 <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003220:	b2d2      	uxtb	r2, r2
 8003222:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003228:	1c5a      	adds	r2, r3, #1
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003232:	b29b      	uxth	r3, r3
 8003234:	3b01      	subs	r3, #1
 8003236:	b29a      	uxth	r2, r3
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800323c:	2301      	movs	r3, #1
 800323e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003240:	f7fe f8e0 	bl	8001404 <HAL_GetTick>
 8003244:	0002      	movs	r2, r0
 8003246:	6a3b      	ldr	r3, [r7, #32]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800324c:	429a      	cmp	r2, r3
 800324e:	d802      	bhi.n	8003256 <HAL_SPI_TransmitReceive+0x2ea>
 8003250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003252:	3301      	adds	r3, #1
 8003254:	d102      	bne.n	800325c <HAL_SPI_TransmitReceive+0x2f0>
 8003256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003258:	2b00      	cmp	r3, #0
 800325a:	d109      	bne.n	8003270 <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2251      	movs	r2, #81	@ 0x51
 8003260:	2101      	movs	r1, #1
 8003262:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2250      	movs	r2, #80	@ 0x50
 8003268:	2100      	movs	r1, #0
 800326a:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e038      	b.n	80032e2 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003274:	b29b      	uxth	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d19d      	bne.n	80031b6 <HAL_SPI_TransmitReceive+0x24a>
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800327e:	b29b      	uxth	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	d198      	bne.n	80031b6 <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003284:	6a3a      	ldr	r2, [r7, #32]
 8003286:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	0018      	movs	r0, r3
 800328c:	f000 f926 	bl	80034dc <SPI_EndRxTxTransaction>
 8003290:	1e03      	subs	r3, r0, #0
 8003292:	d008      	beq.n	80032a6 <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2220      	movs	r2, #32
 8003298:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2250      	movs	r2, #80	@ 0x50
 800329e:	2100      	movs	r1, #0
 80032a0:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e01d      	b.n	80032e2 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10a      	bne.n	80032c4 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032ae:	2300      	movs	r3, #0
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	613b      	str	r3, [r7, #16]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2251      	movs	r2, #81	@ 0x51
 80032c8:	2101      	movs	r1, #1
 80032ca:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2250      	movs	r2, #80	@ 0x50
 80032d0:	2100      	movs	r1, #0
 80032d2:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d001      	beq.n	80032e0 <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e000      	b.n	80032e2 <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 80032e0:	2300      	movs	r3, #0
  }
}
 80032e2:	0018      	movs	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	b00a      	add	sp, #40	@ 0x28
 80032e8:	bd80      	pop	{r7, pc}
	...

080032ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b088      	sub	sp, #32
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	603b      	str	r3, [r7, #0]
 80032f8:	1dfb      	adds	r3, r7, #7
 80032fa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032fc:	f7fe f882 	bl	8001404 <HAL_GetTick>
 8003300:	0002      	movs	r2, r0
 8003302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003304:	1a9b      	subs	r3, r3, r2
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	18d3      	adds	r3, r2, r3
 800330a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800330c:	f7fe f87a 	bl	8001404 <HAL_GetTick>
 8003310:	0003      	movs	r3, r0
 8003312:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003314:	4b3a      	ldr	r3, [pc, #232]	@ (8003400 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	015b      	lsls	r3, r3, #5
 800331a:	0d1b      	lsrs	r3, r3, #20
 800331c:	69fa      	ldr	r2, [r7, #28]
 800331e:	4353      	muls	r3, r2
 8003320:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003322:	e059      	b.n	80033d8 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	3301      	adds	r3, #1
 8003328:	d056      	beq.n	80033d8 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800332a:	f7fe f86b 	bl	8001404 <HAL_GetTick>
 800332e:	0002      	movs	r2, r0
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	429a      	cmp	r2, r3
 8003338:	d902      	bls.n	8003340 <SPI_WaitFlagStateUntilTimeout+0x54>
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d142      	bne.n	80033c6 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685a      	ldr	r2, [r3, #4]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	21e0      	movs	r1, #224	@ 0xe0
 800334c:	438a      	bics	r2, r1
 800334e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	2382      	movs	r3, #130	@ 0x82
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	429a      	cmp	r2, r3
 800335a:	d113      	bne.n	8003384 <SPI_WaitFlagStateUntilTimeout+0x98>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	689a      	ldr	r2, [r3, #8]
 8003360:	2380      	movs	r3, #128	@ 0x80
 8003362:	021b      	lsls	r3, r3, #8
 8003364:	429a      	cmp	r2, r3
 8003366:	d005      	beq.n	8003374 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	2380      	movs	r3, #128	@ 0x80
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	429a      	cmp	r2, r3
 8003372:	d107      	bne.n	8003384 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2140      	movs	r1, #64	@ 0x40
 8003380:	438a      	bics	r2, r1
 8003382:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003388:	2380      	movs	r3, #128	@ 0x80
 800338a:	019b      	lsls	r3, r3, #6
 800338c:	429a      	cmp	r2, r3
 800338e:	d110      	bne.n	80033b2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	491a      	ldr	r1, [pc, #104]	@ (8003404 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800339c:	400a      	ands	r2, r1
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2180      	movs	r1, #128	@ 0x80
 80033ac:	0189      	lsls	r1, r1, #6
 80033ae:	430a      	orrs	r2, r1
 80033b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2251      	movs	r2, #81	@ 0x51
 80033b6:	2101      	movs	r1, #1
 80033b8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2250      	movs	r2, #80	@ 0x50
 80033be:	2100      	movs	r1, #0
 80033c0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e018      	b.n	80033f8 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d102      	bne.n	80033d2 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	61fb      	str	r3, [r7, #28]
 80033d0:	e002      	b.n	80033d8 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	3b01      	subs	r3, #1
 80033d6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	68ba      	ldr	r2, [r7, #8]
 80033e0:	4013      	ands	r3, r2
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	425a      	negs	r2, r3
 80033e8:	4153      	adcs	r3, r2
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	001a      	movs	r2, r3
 80033ee:	1dfb      	adds	r3, r7, #7
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d196      	bne.n	8003324 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	0018      	movs	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	b008      	add	sp, #32
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	20000004 	.word	0x20000004
 8003404:	ffffdfff 	.word	0xffffdfff

08003408 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af02      	add	r7, sp, #8
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	2382      	movs	r3, #130	@ 0x82
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	429a      	cmp	r2, r3
 800341e:	d113      	bne.n	8003448 <SPI_EndRxTransaction+0x40>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	2380      	movs	r3, #128	@ 0x80
 8003426:	021b      	lsls	r3, r3, #8
 8003428:	429a      	cmp	r2, r3
 800342a:	d005      	beq.n	8003438 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	2380      	movs	r3, #128	@ 0x80
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	429a      	cmp	r2, r3
 8003436:	d107      	bne.n	8003448 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2140      	movs	r1, #64	@ 0x40
 8003444:	438a      	bics	r2, r1
 8003446:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	2382      	movs	r3, #130	@ 0x82
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	429a      	cmp	r2, r3
 8003452:	d12b      	bne.n	80034ac <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	689a      	ldr	r2, [r3, #8]
 8003458:	2380      	movs	r3, #128	@ 0x80
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	429a      	cmp	r2, r3
 800345e:	d012      	beq.n	8003486 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	0013      	movs	r3, r2
 800346a:	2200      	movs	r2, #0
 800346c:	2180      	movs	r1, #128	@ 0x80
 800346e:	f7ff ff3d 	bl	80032ec <SPI_WaitFlagStateUntilTimeout>
 8003472:	1e03      	subs	r3, r0, #0
 8003474:	d02d      	beq.n	80034d2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800347a:	2220      	movs	r2, #32
 800347c:	431a      	orrs	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e026      	b.n	80034d4 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	0013      	movs	r3, r2
 8003490:	2200      	movs	r2, #0
 8003492:	2101      	movs	r1, #1
 8003494:	f7ff ff2a 	bl	80032ec <SPI_WaitFlagStateUntilTimeout>
 8003498:	1e03      	subs	r3, r0, #0
 800349a:	d01a      	beq.n	80034d2 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a0:	2220      	movs	r2, #32
 80034a2:	431a      	orrs	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e013      	b.n	80034d4 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034ac:	68ba      	ldr	r2, [r7, #8]
 80034ae:	68f8      	ldr	r0, [r7, #12]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	9300      	str	r3, [sp, #0]
 80034b4:	0013      	movs	r3, r2
 80034b6:	2200      	movs	r2, #0
 80034b8:	2101      	movs	r1, #1
 80034ba:	f7ff ff17 	bl	80032ec <SPI_WaitFlagStateUntilTimeout>
 80034be:	1e03      	subs	r3, r0, #0
 80034c0:	d007      	beq.n	80034d2 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c6:	2220      	movs	r2, #32
 80034c8:	431a      	orrs	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e000      	b.n	80034d4 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	0018      	movs	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b004      	add	sp, #16
 80034da:	bd80      	pop	{r7, pc}

080034dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af02      	add	r7, sp, #8
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80034e8:	68ba      	ldr	r2, [r7, #8]
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	0013      	movs	r3, r2
 80034f2:	2201      	movs	r2, #1
 80034f4:	2102      	movs	r1, #2
 80034f6:	f7ff fef9 	bl	80032ec <SPI_WaitFlagStateUntilTimeout>
 80034fa:	1e03      	subs	r3, r0, #0
 80034fc:	d007      	beq.n	800350e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003502:	2220      	movs	r2, #32
 8003504:	431a      	orrs	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e037      	b.n	800357e <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800350e:	4b1e      	ldr	r3, [pc, #120]	@ (8003588 <SPI_EndRxTxTransaction+0xac>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	491e      	ldr	r1, [pc, #120]	@ (800358c <SPI_EndRxTxTransaction+0xb0>)
 8003514:	0018      	movs	r0, r3
 8003516:	f7fc fe01 	bl	800011c <__udivsi3>
 800351a:	0003      	movs	r3, r0
 800351c:	001a      	movs	r2, r3
 800351e:	0013      	movs	r3, r2
 8003520:	015b      	lsls	r3, r3, #5
 8003522:	1a9b      	subs	r3, r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	189b      	adds	r3, r3, r2
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	2382      	movs	r3, #130	@ 0x82
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	429a      	cmp	r2, r3
 8003536:	d112      	bne.n	800355e <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	0013      	movs	r3, r2
 8003542:	2200      	movs	r2, #0
 8003544:	2180      	movs	r1, #128	@ 0x80
 8003546:	f7ff fed1 	bl	80032ec <SPI_WaitFlagStateUntilTimeout>
 800354a:	1e03      	subs	r3, r0, #0
 800354c:	d016      	beq.n	800357c <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003552:	2220      	movs	r2, #32
 8003554:	431a      	orrs	r2, r3
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e00f      	b.n	800357e <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00a      	beq.n	800357a <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	3b01      	subs	r3, #1
 8003568:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	2280      	movs	r2, #128	@ 0x80
 8003572:	4013      	ands	r3, r2
 8003574:	2b80      	cmp	r3, #128	@ 0x80
 8003576:	d0f2      	beq.n	800355e <SPI_EndRxTxTransaction+0x82>
 8003578:	e000      	b.n	800357c <SPI_EndRxTxTransaction+0xa0>
        break;
 800357a:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	0018      	movs	r0, r3
 8003580:	46bd      	mov	sp, r7
 8003582:	b006      	add	sp, #24
 8003584:	bd80      	pop	{r7, pc}
 8003586:	46c0      	nop			@ (mov r8, r8)
 8003588:	20000004 	.word	0x20000004
 800358c:	016e3600 	.word	0x016e3600

08003590 <std>:
 8003590:	2300      	movs	r3, #0
 8003592:	b510      	push	{r4, lr}
 8003594:	0004      	movs	r4, r0
 8003596:	6003      	str	r3, [r0, #0]
 8003598:	6043      	str	r3, [r0, #4]
 800359a:	6083      	str	r3, [r0, #8]
 800359c:	8181      	strh	r1, [r0, #12]
 800359e:	6643      	str	r3, [r0, #100]	@ 0x64
 80035a0:	81c2      	strh	r2, [r0, #14]
 80035a2:	6103      	str	r3, [r0, #16]
 80035a4:	6143      	str	r3, [r0, #20]
 80035a6:	6183      	str	r3, [r0, #24]
 80035a8:	0019      	movs	r1, r3
 80035aa:	2208      	movs	r2, #8
 80035ac:	305c      	adds	r0, #92	@ 0x5c
 80035ae:	f000 fa0f 	bl	80039d0 <memset>
 80035b2:	4b0b      	ldr	r3, [pc, #44]	@ (80035e0 <std+0x50>)
 80035b4:	6224      	str	r4, [r4, #32]
 80035b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80035b8:	4b0a      	ldr	r3, [pc, #40]	@ (80035e4 <std+0x54>)
 80035ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80035bc:	4b0a      	ldr	r3, [pc, #40]	@ (80035e8 <std+0x58>)
 80035be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80035c0:	4b0a      	ldr	r3, [pc, #40]	@ (80035ec <std+0x5c>)
 80035c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80035c4:	4b0a      	ldr	r3, [pc, #40]	@ (80035f0 <std+0x60>)
 80035c6:	429c      	cmp	r4, r3
 80035c8:	d005      	beq.n	80035d6 <std+0x46>
 80035ca:	4b0a      	ldr	r3, [pc, #40]	@ (80035f4 <std+0x64>)
 80035cc:	429c      	cmp	r4, r3
 80035ce:	d002      	beq.n	80035d6 <std+0x46>
 80035d0:	4b09      	ldr	r3, [pc, #36]	@ (80035f8 <std+0x68>)
 80035d2:	429c      	cmp	r4, r3
 80035d4:	d103      	bne.n	80035de <std+0x4e>
 80035d6:	0020      	movs	r0, r4
 80035d8:	3058      	adds	r0, #88	@ 0x58
 80035da:	f000 fa79 	bl	8003ad0 <__retarget_lock_init_recursive>
 80035de:	bd10      	pop	{r4, pc}
 80035e0:	080037f9 	.word	0x080037f9
 80035e4:	08003821 	.word	0x08003821
 80035e8:	08003859 	.word	0x08003859
 80035ec:	08003885 	.word	0x08003885
 80035f0:	200001b4 	.word	0x200001b4
 80035f4:	2000021c 	.word	0x2000021c
 80035f8:	20000284 	.word	0x20000284

080035fc <stdio_exit_handler>:
 80035fc:	b510      	push	{r4, lr}
 80035fe:	4a03      	ldr	r2, [pc, #12]	@ (800360c <stdio_exit_handler+0x10>)
 8003600:	4903      	ldr	r1, [pc, #12]	@ (8003610 <stdio_exit_handler+0x14>)
 8003602:	4804      	ldr	r0, [pc, #16]	@ (8003614 <stdio_exit_handler+0x18>)
 8003604:	f000 f86c 	bl	80036e0 <_fwalk_sglue>
 8003608:	bd10      	pop	{r4, pc}
 800360a:	46c0      	nop			@ (mov r8, r8)
 800360c:	20000010 	.word	0x20000010
 8003610:	0800435d 	.word	0x0800435d
 8003614:	20000020 	.word	0x20000020

08003618 <cleanup_stdio>:
 8003618:	6841      	ldr	r1, [r0, #4]
 800361a:	4b0b      	ldr	r3, [pc, #44]	@ (8003648 <cleanup_stdio+0x30>)
 800361c:	b510      	push	{r4, lr}
 800361e:	0004      	movs	r4, r0
 8003620:	4299      	cmp	r1, r3
 8003622:	d001      	beq.n	8003628 <cleanup_stdio+0x10>
 8003624:	f000 fe9a 	bl	800435c <_fflush_r>
 8003628:	68a1      	ldr	r1, [r4, #8]
 800362a:	4b08      	ldr	r3, [pc, #32]	@ (800364c <cleanup_stdio+0x34>)
 800362c:	4299      	cmp	r1, r3
 800362e:	d002      	beq.n	8003636 <cleanup_stdio+0x1e>
 8003630:	0020      	movs	r0, r4
 8003632:	f000 fe93 	bl	800435c <_fflush_r>
 8003636:	68e1      	ldr	r1, [r4, #12]
 8003638:	4b05      	ldr	r3, [pc, #20]	@ (8003650 <cleanup_stdio+0x38>)
 800363a:	4299      	cmp	r1, r3
 800363c:	d002      	beq.n	8003644 <cleanup_stdio+0x2c>
 800363e:	0020      	movs	r0, r4
 8003640:	f000 fe8c 	bl	800435c <_fflush_r>
 8003644:	bd10      	pop	{r4, pc}
 8003646:	46c0      	nop			@ (mov r8, r8)
 8003648:	200001b4 	.word	0x200001b4
 800364c:	2000021c 	.word	0x2000021c
 8003650:	20000284 	.word	0x20000284

08003654 <global_stdio_init.part.0>:
 8003654:	b510      	push	{r4, lr}
 8003656:	4b09      	ldr	r3, [pc, #36]	@ (800367c <global_stdio_init.part.0+0x28>)
 8003658:	4a09      	ldr	r2, [pc, #36]	@ (8003680 <global_stdio_init.part.0+0x2c>)
 800365a:	2104      	movs	r1, #4
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	4809      	ldr	r0, [pc, #36]	@ (8003684 <global_stdio_init.part.0+0x30>)
 8003660:	2200      	movs	r2, #0
 8003662:	f7ff ff95 	bl	8003590 <std>
 8003666:	2201      	movs	r2, #1
 8003668:	2109      	movs	r1, #9
 800366a:	4807      	ldr	r0, [pc, #28]	@ (8003688 <global_stdio_init.part.0+0x34>)
 800366c:	f7ff ff90 	bl	8003590 <std>
 8003670:	2202      	movs	r2, #2
 8003672:	2112      	movs	r1, #18
 8003674:	4805      	ldr	r0, [pc, #20]	@ (800368c <global_stdio_init.part.0+0x38>)
 8003676:	f7ff ff8b 	bl	8003590 <std>
 800367a:	bd10      	pop	{r4, pc}
 800367c:	200002ec 	.word	0x200002ec
 8003680:	080035fd 	.word	0x080035fd
 8003684:	200001b4 	.word	0x200001b4
 8003688:	2000021c 	.word	0x2000021c
 800368c:	20000284 	.word	0x20000284

08003690 <__sfp_lock_acquire>:
 8003690:	b510      	push	{r4, lr}
 8003692:	4802      	ldr	r0, [pc, #8]	@ (800369c <__sfp_lock_acquire+0xc>)
 8003694:	f000 fa1d 	bl	8003ad2 <__retarget_lock_acquire_recursive>
 8003698:	bd10      	pop	{r4, pc}
 800369a:	46c0      	nop			@ (mov r8, r8)
 800369c:	200002f5 	.word	0x200002f5

080036a0 <__sfp_lock_release>:
 80036a0:	b510      	push	{r4, lr}
 80036a2:	4802      	ldr	r0, [pc, #8]	@ (80036ac <__sfp_lock_release+0xc>)
 80036a4:	f000 fa16 	bl	8003ad4 <__retarget_lock_release_recursive>
 80036a8:	bd10      	pop	{r4, pc}
 80036aa:	46c0      	nop			@ (mov r8, r8)
 80036ac:	200002f5 	.word	0x200002f5

080036b0 <__sinit>:
 80036b0:	b510      	push	{r4, lr}
 80036b2:	0004      	movs	r4, r0
 80036b4:	f7ff ffec 	bl	8003690 <__sfp_lock_acquire>
 80036b8:	6a23      	ldr	r3, [r4, #32]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <__sinit+0x14>
 80036be:	f7ff ffef 	bl	80036a0 <__sfp_lock_release>
 80036c2:	bd10      	pop	{r4, pc}
 80036c4:	4b04      	ldr	r3, [pc, #16]	@ (80036d8 <__sinit+0x28>)
 80036c6:	6223      	str	r3, [r4, #32]
 80036c8:	4b04      	ldr	r3, [pc, #16]	@ (80036dc <__sinit+0x2c>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1f6      	bne.n	80036be <__sinit+0xe>
 80036d0:	f7ff ffc0 	bl	8003654 <global_stdio_init.part.0>
 80036d4:	e7f3      	b.n	80036be <__sinit+0xe>
 80036d6:	46c0      	nop			@ (mov r8, r8)
 80036d8:	08003619 	.word	0x08003619
 80036dc:	200002ec 	.word	0x200002ec

080036e0 <_fwalk_sglue>:
 80036e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036e2:	0014      	movs	r4, r2
 80036e4:	2600      	movs	r6, #0
 80036e6:	9000      	str	r0, [sp, #0]
 80036e8:	9101      	str	r1, [sp, #4]
 80036ea:	68a5      	ldr	r5, [r4, #8]
 80036ec:	6867      	ldr	r7, [r4, #4]
 80036ee:	3f01      	subs	r7, #1
 80036f0:	d504      	bpl.n	80036fc <_fwalk_sglue+0x1c>
 80036f2:	6824      	ldr	r4, [r4, #0]
 80036f4:	2c00      	cmp	r4, #0
 80036f6:	d1f8      	bne.n	80036ea <_fwalk_sglue+0xa>
 80036f8:	0030      	movs	r0, r6
 80036fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80036fc:	89ab      	ldrh	r3, [r5, #12]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d908      	bls.n	8003714 <_fwalk_sglue+0x34>
 8003702:	220e      	movs	r2, #14
 8003704:	5eab      	ldrsh	r3, [r5, r2]
 8003706:	3301      	adds	r3, #1
 8003708:	d004      	beq.n	8003714 <_fwalk_sglue+0x34>
 800370a:	0029      	movs	r1, r5
 800370c:	9800      	ldr	r0, [sp, #0]
 800370e:	9b01      	ldr	r3, [sp, #4]
 8003710:	4798      	blx	r3
 8003712:	4306      	orrs	r6, r0
 8003714:	3568      	adds	r5, #104	@ 0x68
 8003716:	e7ea      	b.n	80036ee <_fwalk_sglue+0xe>

08003718 <iprintf>:
 8003718:	b40f      	push	{r0, r1, r2, r3}
 800371a:	b507      	push	{r0, r1, r2, lr}
 800371c:	4905      	ldr	r1, [pc, #20]	@ (8003734 <iprintf+0x1c>)
 800371e:	ab04      	add	r3, sp, #16
 8003720:	6808      	ldr	r0, [r1, #0]
 8003722:	cb04      	ldmia	r3!, {r2}
 8003724:	6881      	ldr	r1, [r0, #8]
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	f000 fafa 	bl	8003d20 <_vfiprintf_r>
 800372c:	b003      	add	sp, #12
 800372e:	bc08      	pop	{r3}
 8003730:	b004      	add	sp, #16
 8003732:	4718      	bx	r3
 8003734:	2000001c 	.word	0x2000001c

08003738 <_puts_r>:
 8003738:	6a03      	ldr	r3, [r0, #32]
 800373a:	b570      	push	{r4, r5, r6, lr}
 800373c:	0005      	movs	r5, r0
 800373e:	000e      	movs	r6, r1
 8003740:	6884      	ldr	r4, [r0, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <_puts_r+0x12>
 8003746:	f7ff ffb3 	bl	80036b0 <__sinit>
 800374a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800374c:	07db      	lsls	r3, r3, #31
 800374e:	d405      	bmi.n	800375c <_puts_r+0x24>
 8003750:	89a3      	ldrh	r3, [r4, #12]
 8003752:	059b      	lsls	r3, r3, #22
 8003754:	d402      	bmi.n	800375c <_puts_r+0x24>
 8003756:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003758:	f000 f9bb 	bl	8003ad2 <__retarget_lock_acquire_recursive>
 800375c:	89a3      	ldrh	r3, [r4, #12]
 800375e:	071b      	lsls	r3, r3, #28
 8003760:	d502      	bpl.n	8003768 <_puts_r+0x30>
 8003762:	6923      	ldr	r3, [r4, #16]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d11f      	bne.n	80037a8 <_puts_r+0x70>
 8003768:	0021      	movs	r1, r4
 800376a:	0028      	movs	r0, r5
 800376c:	f000 f8d2 	bl	8003914 <__swsetup_r>
 8003770:	2800      	cmp	r0, #0
 8003772:	d019      	beq.n	80037a8 <_puts_r+0x70>
 8003774:	2501      	movs	r5, #1
 8003776:	426d      	negs	r5, r5
 8003778:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800377a:	07db      	lsls	r3, r3, #31
 800377c:	d405      	bmi.n	800378a <_puts_r+0x52>
 800377e:	89a3      	ldrh	r3, [r4, #12]
 8003780:	059b      	lsls	r3, r3, #22
 8003782:	d402      	bmi.n	800378a <_puts_r+0x52>
 8003784:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003786:	f000 f9a5 	bl	8003ad4 <__retarget_lock_release_recursive>
 800378a:	0028      	movs	r0, r5
 800378c:	bd70      	pop	{r4, r5, r6, pc}
 800378e:	3601      	adds	r6, #1
 8003790:	60a3      	str	r3, [r4, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	da04      	bge.n	80037a0 <_puts_r+0x68>
 8003796:	69a2      	ldr	r2, [r4, #24]
 8003798:	429a      	cmp	r2, r3
 800379a:	dc16      	bgt.n	80037ca <_puts_r+0x92>
 800379c:	290a      	cmp	r1, #10
 800379e:	d014      	beq.n	80037ca <_puts_r+0x92>
 80037a0:	6823      	ldr	r3, [r4, #0]
 80037a2:	1c5a      	adds	r2, r3, #1
 80037a4:	6022      	str	r2, [r4, #0]
 80037a6:	7019      	strb	r1, [r3, #0]
 80037a8:	68a3      	ldr	r3, [r4, #8]
 80037aa:	7831      	ldrb	r1, [r6, #0]
 80037ac:	3b01      	subs	r3, #1
 80037ae:	2900      	cmp	r1, #0
 80037b0:	d1ed      	bne.n	800378e <_puts_r+0x56>
 80037b2:	60a3      	str	r3, [r4, #8]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	da0f      	bge.n	80037d8 <_puts_r+0xa0>
 80037b8:	0022      	movs	r2, r4
 80037ba:	0028      	movs	r0, r5
 80037bc:	310a      	adds	r1, #10
 80037be:	f000 f867 	bl	8003890 <__swbuf_r>
 80037c2:	3001      	adds	r0, #1
 80037c4:	d0d6      	beq.n	8003774 <_puts_r+0x3c>
 80037c6:	250a      	movs	r5, #10
 80037c8:	e7d6      	b.n	8003778 <_puts_r+0x40>
 80037ca:	0022      	movs	r2, r4
 80037cc:	0028      	movs	r0, r5
 80037ce:	f000 f85f 	bl	8003890 <__swbuf_r>
 80037d2:	3001      	adds	r0, #1
 80037d4:	d1e8      	bne.n	80037a8 <_puts_r+0x70>
 80037d6:	e7cd      	b.n	8003774 <_puts_r+0x3c>
 80037d8:	6823      	ldr	r3, [r4, #0]
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	6022      	str	r2, [r4, #0]
 80037de:	220a      	movs	r2, #10
 80037e0:	701a      	strb	r2, [r3, #0]
 80037e2:	e7f0      	b.n	80037c6 <_puts_r+0x8e>

080037e4 <puts>:
 80037e4:	b510      	push	{r4, lr}
 80037e6:	4b03      	ldr	r3, [pc, #12]	@ (80037f4 <puts+0x10>)
 80037e8:	0001      	movs	r1, r0
 80037ea:	6818      	ldr	r0, [r3, #0]
 80037ec:	f7ff ffa4 	bl	8003738 <_puts_r>
 80037f0:	bd10      	pop	{r4, pc}
 80037f2:	46c0      	nop			@ (mov r8, r8)
 80037f4:	2000001c 	.word	0x2000001c

080037f8 <__sread>:
 80037f8:	b570      	push	{r4, r5, r6, lr}
 80037fa:	000c      	movs	r4, r1
 80037fc:	250e      	movs	r5, #14
 80037fe:	5f49      	ldrsh	r1, [r1, r5]
 8003800:	f000 f914 	bl	8003a2c <_read_r>
 8003804:	2800      	cmp	r0, #0
 8003806:	db03      	blt.n	8003810 <__sread+0x18>
 8003808:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800380a:	181b      	adds	r3, r3, r0
 800380c:	6563      	str	r3, [r4, #84]	@ 0x54
 800380e:	bd70      	pop	{r4, r5, r6, pc}
 8003810:	89a3      	ldrh	r3, [r4, #12]
 8003812:	4a02      	ldr	r2, [pc, #8]	@ (800381c <__sread+0x24>)
 8003814:	4013      	ands	r3, r2
 8003816:	81a3      	strh	r3, [r4, #12]
 8003818:	e7f9      	b.n	800380e <__sread+0x16>
 800381a:	46c0      	nop			@ (mov r8, r8)
 800381c:	ffffefff 	.word	0xffffefff

08003820 <__swrite>:
 8003820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003822:	001f      	movs	r7, r3
 8003824:	898b      	ldrh	r3, [r1, #12]
 8003826:	0005      	movs	r5, r0
 8003828:	000c      	movs	r4, r1
 800382a:	0016      	movs	r6, r2
 800382c:	05db      	lsls	r3, r3, #23
 800382e:	d505      	bpl.n	800383c <__swrite+0x1c>
 8003830:	230e      	movs	r3, #14
 8003832:	5ec9      	ldrsh	r1, [r1, r3]
 8003834:	2200      	movs	r2, #0
 8003836:	2302      	movs	r3, #2
 8003838:	f000 f8e4 	bl	8003a04 <_lseek_r>
 800383c:	89a3      	ldrh	r3, [r4, #12]
 800383e:	4a05      	ldr	r2, [pc, #20]	@ (8003854 <__swrite+0x34>)
 8003840:	0028      	movs	r0, r5
 8003842:	4013      	ands	r3, r2
 8003844:	81a3      	strh	r3, [r4, #12]
 8003846:	0032      	movs	r2, r6
 8003848:	230e      	movs	r3, #14
 800384a:	5ee1      	ldrsh	r1, [r4, r3]
 800384c:	003b      	movs	r3, r7
 800384e:	f000 f901 	bl	8003a54 <_write_r>
 8003852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003854:	ffffefff 	.word	0xffffefff

08003858 <__sseek>:
 8003858:	b570      	push	{r4, r5, r6, lr}
 800385a:	000c      	movs	r4, r1
 800385c:	250e      	movs	r5, #14
 800385e:	5f49      	ldrsh	r1, [r1, r5]
 8003860:	f000 f8d0 	bl	8003a04 <_lseek_r>
 8003864:	89a3      	ldrh	r3, [r4, #12]
 8003866:	1c42      	adds	r2, r0, #1
 8003868:	d103      	bne.n	8003872 <__sseek+0x1a>
 800386a:	4a05      	ldr	r2, [pc, #20]	@ (8003880 <__sseek+0x28>)
 800386c:	4013      	ands	r3, r2
 800386e:	81a3      	strh	r3, [r4, #12]
 8003870:	bd70      	pop	{r4, r5, r6, pc}
 8003872:	2280      	movs	r2, #128	@ 0x80
 8003874:	0152      	lsls	r2, r2, #5
 8003876:	4313      	orrs	r3, r2
 8003878:	81a3      	strh	r3, [r4, #12]
 800387a:	6560      	str	r0, [r4, #84]	@ 0x54
 800387c:	e7f8      	b.n	8003870 <__sseek+0x18>
 800387e:	46c0      	nop			@ (mov r8, r8)
 8003880:	ffffefff 	.word	0xffffefff

08003884 <__sclose>:
 8003884:	b510      	push	{r4, lr}
 8003886:	230e      	movs	r3, #14
 8003888:	5ec9      	ldrsh	r1, [r1, r3]
 800388a:	f000 f8a9 	bl	80039e0 <_close_r>
 800388e:	bd10      	pop	{r4, pc}

08003890 <__swbuf_r>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	0006      	movs	r6, r0
 8003894:	000d      	movs	r5, r1
 8003896:	0014      	movs	r4, r2
 8003898:	2800      	cmp	r0, #0
 800389a:	d004      	beq.n	80038a6 <__swbuf_r+0x16>
 800389c:	6a03      	ldr	r3, [r0, #32]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <__swbuf_r+0x16>
 80038a2:	f7ff ff05 	bl	80036b0 <__sinit>
 80038a6:	69a3      	ldr	r3, [r4, #24]
 80038a8:	60a3      	str	r3, [r4, #8]
 80038aa:	89a3      	ldrh	r3, [r4, #12]
 80038ac:	071b      	lsls	r3, r3, #28
 80038ae:	d502      	bpl.n	80038b6 <__swbuf_r+0x26>
 80038b0:	6923      	ldr	r3, [r4, #16]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <__swbuf_r+0x3a>
 80038b6:	0021      	movs	r1, r4
 80038b8:	0030      	movs	r0, r6
 80038ba:	f000 f82b 	bl	8003914 <__swsetup_r>
 80038be:	2800      	cmp	r0, #0
 80038c0:	d003      	beq.n	80038ca <__swbuf_r+0x3a>
 80038c2:	2501      	movs	r5, #1
 80038c4:	426d      	negs	r5, r5
 80038c6:	0028      	movs	r0, r5
 80038c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038ca:	6923      	ldr	r3, [r4, #16]
 80038cc:	6820      	ldr	r0, [r4, #0]
 80038ce:	b2ef      	uxtb	r7, r5
 80038d0:	1ac0      	subs	r0, r0, r3
 80038d2:	6963      	ldr	r3, [r4, #20]
 80038d4:	b2ed      	uxtb	r5, r5
 80038d6:	4283      	cmp	r3, r0
 80038d8:	dc05      	bgt.n	80038e6 <__swbuf_r+0x56>
 80038da:	0021      	movs	r1, r4
 80038dc:	0030      	movs	r0, r6
 80038de:	f000 fd3d 	bl	800435c <_fflush_r>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d1ed      	bne.n	80038c2 <__swbuf_r+0x32>
 80038e6:	68a3      	ldr	r3, [r4, #8]
 80038e8:	3001      	adds	r0, #1
 80038ea:	3b01      	subs	r3, #1
 80038ec:	60a3      	str	r3, [r4, #8]
 80038ee:	6823      	ldr	r3, [r4, #0]
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	6022      	str	r2, [r4, #0]
 80038f4:	701f      	strb	r7, [r3, #0]
 80038f6:	6963      	ldr	r3, [r4, #20]
 80038f8:	4283      	cmp	r3, r0
 80038fa:	d004      	beq.n	8003906 <__swbuf_r+0x76>
 80038fc:	89a3      	ldrh	r3, [r4, #12]
 80038fe:	07db      	lsls	r3, r3, #31
 8003900:	d5e1      	bpl.n	80038c6 <__swbuf_r+0x36>
 8003902:	2d0a      	cmp	r5, #10
 8003904:	d1df      	bne.n	80038c6 <__swbuf_r+0x36>
 8003906:	0021      	movs	r1, r4
 8003908:	0030      	movs	r0, r6
 800390a:	f000 fd27 	bl	800435c <_fflush_r>
 800390e:	2800      	cmp	r0, #0
 8003910:	d0d9      	beq.n	80038c6 <__swbuf_r+0x36>
 8003912:	e7d6      	b.n	80038c2 <__swbuf_r+0x32>

08003914 <__swsetup_r>:
 8003914:	4b2d      	ldr	r3, [pc, #180]	@ (80039cc <__swsetup_r+0xb8>)
 8003916:	b570      	push	{r4, r5, r6, lr}
 8003918:	0005      	movs	r5, r0
 800391a:	6818      	ldr	r0, [r3, #0]
 800391c:	000c      	movs	r4, r1
 800391e:	2800      	cmp	r0, #0
 8003920:	d004      	beq.n	800392c <__swsetup_r+0x18>
 8003922:	6a03      	ldr	r3, [r0, #32]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <__swsetup_r+0x18>
 8003928:	f7ff fec2 	bl	80036b0 <__sinit>
 800392c:	220c      	movs	r2, #12
 800392e:	5ea3      	ldrsh	r3, [r4, r2]
 8003930:	071a      	lsls	r2, r3, #28
 8003932:	d423      	bmi.n	800397c <__swsetup_r+0x68>
 8003934:	06da      	lsls	r2, r3, #27
 8003936:	d407      	bmi.n	8003948 <__swsetup_r+0x34>
 8003938:	2209      	movs	r2, #9
 800393a:	602a      	str	r2, [r5, #0]
 800393c:	2240      	movs	r2, #64	@ 0x40
 800393e:	2001      	movs	r0, #1
 8003940:	4313      	orrs	r3, r2
 8003942:	81a3      	strh	r3, [r4, #12]
 8003944:	4240      	negs	r0, r0
 8003946:	e03a      	b.n	80039be <__swsetup_r+0xaa>
 8003948:	075b      	lsls	r3, r3, #29
 800394a:	d513      	bpl.n	8003974 <__swsetup_r+0x60>
 800394c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800394e:	2900      	cmp	r1, #0
 8003950:	d008      	beq.n	8003964 <__swsetup_r+0x50>
 8003952:	0023      	movs	r3, r4
 8003954:	3344      	adds	r3, #68	@ 0x44
 8003956:	4299      	cmp	r1, r3
 8003958:	d002      	beq.n	8003960 <__swsetup_r+0x4c>
 800395a:	0028      	movs	r0, r5
 800395c:	f000 f8bc 	bl	8003ad8 <_free_r>
 8003960:	2300      	movs	r3, #0
 8003962:	6363      	str	r3, [r4, #52]	@ 0x34
 8003964:	2224      	movs	r2, #36	@ 0x24
 8003966:	89a3      	ldrh	r3, [r4, #12]
 8003968:	4393      	bics	r3, r2
 800396a:	81a3      	strh	r3, [r4, #12]
 800396c:	2300      	movs	r3, #0
 800396e:	6063      	str	r3, [r4, #4]
 8003970:	6923      	ldr	r3, [r4, #16]
 8003972:	6023      	str	r3, [r4, #0]
 8003974:	2308      	movs	r3, #8
 8003976:	89a2      	ldrh	r2, [r4, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	81a3      	strh	r3, [r4, #12]
 800397c:	6923      	ldr	r3, [r4, #16]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10b      	bne.n	800399a <__swsetup_r+0x86>
 8003982:	21a0      	movs	r1, #160	@ 0xa0
 8003984:	2280      	movs	r2, #128	@ 0x80
 8003986:	89a3      	ldrh	r3, [r4, #12]
 8003988:	0089      	lsls	r1, r1, #2
 800398a:	0092      	lsls	r2, r2, #2
 800398c:	400b      	ands	r3, r1
 800398e:	4293      	cmp	r3, r2
 8003990:	d003      	beq.n	800399a <__swsetup_r+0x86>
 8003992:	0021      	movs	r1, r4
 8003994:	0028      	movs	r0, r5
 8003996:	f000 fd37 	bl	8004408 <__smakebuf_r>
 800399a:	220c      	movs	r2, #12
 800399c:	5ea3      	ldrsh	r3, [r4, r2]
 800399e:	2101      	movs	r1, #1
 80039a0:	001a      	movs	r2, r3
 80039a2:	400a      	ands	r2, r1
 80039a4:	420b      	tst	r3, r1
 80039a6:	d00b      	beq.n	80039c0 <__swsetup_r+0xac>
 80039a8:	2200      	movs	r2, #0
 80039aa:	60a2      	str	r2, [r4, #8]
 80039ac:	6962      	ldr	r2, [r4, #20]
 80039ae:	4252      	negs	r2, r2
 80039b0:	61a2      	str	r2, [r4, #24]
 80039b2:	2000      	movs	r0, #0
 80039b4:	6922      	ldr	r2, [r4, #16]
 80039b6:	4282      	cmp	r2, r0
 80039b8:	d101      	bne.n	80039be <__swsetup_r+0xaa>
 80039ba:	061a      	lsls	r2, r3, #24
 80039bc:	d4be      	bmi.n	800393c <__swsetup_r+0x28>
 80039be:	bd70      	pop	{r4, r5, r6, pc}
 80039c0:	0799      	lsls	r1, r3, #30
 80039c2:	d400      	bmi.n	80039c6 <__swsetup_r+0xb2>
 80039c4:	6962      	ldr	r2, [r4, #20]
 80039c6:	60a2      	str	r2, [r4, #8]
 80039c8:	e7f3      	b.n	80039b2 <__swsetup_r+0x9e>
 80039ca:	46c0      	nop			@ (mov r8, r8)
 80039cc:	2000001c 	.word	0x2000001c

080039d0 <memset>:
 80039d0:	0003      	movs	r3, r0
 80039d2:	1882      	adds	r2, r0, r2
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d100      	bne.n	80039da <memset+0xa>
 80039d8:	4770      	bx	lr
 80039da:	7019      	strb	r1, [r3, #0]
 80039dc:	3301      	adds	r3, #1
 80039de:	e7f9      	b.n	80039d4 <memset+0x4>

080039e0 <_close_r>:
 80039e0:	2300      	movs	r3, #0
 80039e2:	b570      	push	{r4, r5, r6, lr}
 80039e4:	4d06      	ldr	r5, [pc, #24]	@ (8003a00 <_close_r+0x20>)
 80039e6:	0004      	movs	r4, r0
 80039e8:	0008      	movs	r0, r1
 80039ea:	602b      	str	r3, [r5, #0]
 80039ec:	f7fd fbb9 	bl	8001162 <_close>
 80039f0:	1c43      	adds	r3, r0, #1
 80039f2:	d103      	bne.n	80039fc <_close_r+0x1c>
 80039f4:	682b      	ldr	r3, [r5, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d000      	beq.n	80039fc <_close_r+0x1c>
 80039fa:	6023      	str	r3, [r4, #0]
 80039fc:	bd70      	pop	{r4, r5, r6, pc}
 80039fe:	46c0      	nop			@ (mov r8, r8)
 8003a00:	200002f0 	.word	0x200002f0

08003a04 <_lseek_r>:
 8003a04:	b570      	push	{r4, r5, r6, lr}
 8003a06:	0004      	movs	r4, r0
 8003a08:	0008      	movs	r0, r1
 8003a0a:	0011      	movs	r1, r2
 8003a0c:	001a      	movs	r2, r3
 8003a0e:	2300      	movs	r3, #0
 8003a10:	4d05      	ldr	r5, [pc, #20]	@ (8003a28 <_lseek_r+0x24>)
 8003a12:	602b      	str	r3, [r5, #0]
 8003a14:	f7fd fbc6 	bl	80011a4 <_lseek>
 8003a18:	1c43      	adds	r3, r0, #1
 8003a1a:	d103      	bne.n	8003a24 <_lseek_r+0x20>
 8003a1c:	682b      	ldr	r3, [r5, #0]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d000      	beq.n	8003a24 <_lseek_r+0x20>
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	bd70      	pop	{r4, r5, r6, pc}
 8003a26:	46c0      	nop			@ (mov r8, r8)
 8003a28:	200002f0 	.word	0x200002f0

08003a2c <_read_r>:
 8003a2c:	b570      	push	{r4, r5, r6, lr}
 8003a2e:	0004      	movs	r4, r0
 8003a30:	0008      	movs	r0, r1
 8003a32:	0011      	movs	r1, r2
 8003a34:	001a      	movs	r2, r3
 8003a36:	2300      	movs	r3, #0
 8003a38:	4d05      	ldr	r5, [pc, #20]	@ (8003a50 <_read_r+0x24>)
 8003a3a:	602b      	str	r3, [r5, #0]
 8003a3c:	f7fd fb58 	bl	80010f0 <_read>
 8003a40:	1c43      	adds	r3, r0, #1
 8003a42:	d103      	bne.n	8003a4c <_read_r+0x20>
 8003a44:	682b      	ldr	r3, [r5, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d000      	beq.n	8003a4c <_read_r+0x20>
 8003a4a:	6023      	str	r3, [r4, #0]
 8003a4c:	bd70      	pop	{r4, r5, r6, pc}
 8003a4e:	46c0      	nop			@ (mov r8, r8)
 8003a50:	200002f0 	.word	0x200002f0

08003a54 <_write_r>:
 8003a54:	b570      	push	{r4, r5, r6, lr}
 8003a56:	0004      	movs	r4, r0
 8003a58:	0008      	movs	r0, r1
 8003a5a:	0011      	movs	r1, r2
 8003a5c:	001a      	movs	r2, r3
 8003a5e:	2300      	movs	r3, #0
 8003a60:	4d05      	ldr	r5, [pc, #20]	@ (8003a78 <_write_r+0x24>)
 8003a62:	602b      	str	r3, [r5, #0]
 8003a64:	f7fd fb61 	bl	800112a <_write>
 8003a68:	1c43      	adds	r3, r0, #1
 8003a6a:	d103      	bne.n	8003a74 <_write_r+0x20>
 8003a6c:	682b      	ldr	r3, [r5, #0]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d000      	beq.n	8003a74 <_write_r+0x20>
 8003a72:	6023      	str	r3, [r4, #0]
 8003a74:	bd70      	pop	{r4, r5, r6, pc}
 8003a76:	46c0      	nop			@ (mov r8, r8)
 8003a78:	200002f0 	.word	0x200002f0

08003a7c <__errno>:
 8003a7c:	4b01      	ldr	r3, [pc, #4]	@ (8003a84 <__errno+0x8>)
 8003a7e:	6818      	ldr	r0, [r3, #0]
 8003a80:	4770      	bx	lr
 8003a82:	46c0      	nop			@ (mov r8, r8)
 8003a84:	2000001c 	.word	0x2000001c

08003a88 <__libc_init_array>:
 8003a88:	b570      	push	{r4, r5, r6, lr}
 8003a8a:	2600      	movs	r6, #0
 8003a8c:	4c0c      	ldr	r4, [pc, #48]	@ (8003ac0 <__libc_init_array+0x38>)
 8003a8e:	4d0d      	ldr	r5, [pc, #52]	@ (8003ac4 <__libc_init_array+0x3c>)
 8003a90:	1b64      	subs	r4, r4, r5
 8003a92:	10a4      	asrs	r4, r4, #2
 8003a94:	42a6      	cmp	r6, r4
 8003a96:	d109      	bne.n	8003aac <__libc_init_array+0x24>
 8003a98:	2600      	movs	r6, #0
 8003a9a:	f000 fd39 	bl	8004510 <_init>
 8003a9e:	4c0a      	ldr	r4, [pc, #40]	@ (8003ac8 <__libc_init_array+0x40>)
 8003aa0:	4d0a      	ldr	r5, [pc, #40]	@ (8003acc <__libc_init_array+0x44>)
 8003aa2:	1b64      	subs	r4, r4, r5
 8003aa4:	10a4      	asrs	r4, r4, #2
 8003aa6:	42a6      	cmp	r6, r4
 8003aa8:	d105      	bne.n	8003ab6 <__libc_init_array+0x2e>
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}
 8003aac:	00b3      	lsls	r3, r6, #2
 8003aae:	58eb      	ldr	r3, [r5, r3]
 8003ab0:	4798      	blx	r3
 8003ab2:	3601      	adds	r6, #1
 8003ab4:	e7ee      	b.n	8003a94 <__libc_init_array+0xc>
 8003ab6:	00b3      	lsls	r3, r6, #2
 8003ab8:	58eb      	ldr	r3, [r5, r3]
 8003aba:	4798      	blx	r3
 8003abc:	3601      	adds	r6, #1
 8003abe:	e7f2      	b.n	8003aa6 <__libc_init_array+0x1e>
 8003ac0:	080045bc 	.word	0x080045bc
 8003ac4:	080045bc 	.word	0x080045bc
 8003ac8:	080045c0 	.word	0x080045c0
 8003acc:	080045bc 	.word	0x080045bc

08003ad0 <__retarget_lock_init_recursive>:
 8003ad0:	4770      	bx	lr

08003ad2 <__retarget_lock_acquire_recursive>:
 8003ad2:	4770      	bx	lr

08003ad4 <__retarget_lock_release_recursive>:
 8003ad4:	4770      	bx	lr
	...

08003ad8 <_free_r>:
 8003ad8:	b570      	push	{r4, r5, r6, lr}
 8003ada:	0005      	movs	r5, r0
 8003adc:	1e0c      	subs	r4, r1, #0
 8003ade:	d010      	beq.n	8003b02 <_free_r+0x2a>
 8003ae0:	3c04      	subs	r4, #4
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	da00      	bge.n	8003aea <_free_r+0x12>
 8003ae8:	18e4      	adds	r4, r4, r3
 8003aea:	0028      	movs	r0, r5
 8003aec:	f000 f8e0 	bl	8003cb0 <__malloc_lock>
 8003af0:	4a1d      	ldr	r2, [pc, #116]	@ (8003b68 <_free_r+0x90>)
 8003af2:	6813      	ldr	r3, [r2, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d105      	bne.n	8003b04 <_free_r+0x2c>
 8003af8:	6063      	str	r3, [r4, #4]
 8003afa:	6014      	str	r4, [r2, #0]
 8003afc:	0028      	movs	r0, r5
 8003afe:	f000 f8df 	bl	8003cc0 <__malloc_unlock>
 8003b02:	bd70      	pop	{r4, r5, r6, pc}
 8003b04:	42a3      	cmp	r3, r4
 8003b06:	d908      	bls.n	8003b1a <_free_r+0x42>
 8003b08:	6820      	ldr	r0, [r4, #0]
 8003b0a:	1821      	adds	r1, r4, r0
 8003b0c:	428b      	cmp	r3, r1
 8003b0e:	d1f3      	bne.n	8003af8 <_free_r+0x20>
 8003b10:	6819      	ldr	r1, [r3, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	1809      	adds	r1, r1, r0
 8003b16:	6021      	str	r1, [r4, #0]
 8003b18:	e7ee      	b.n	8003af8 <_free_r+0x20>
 8003b1a:	001a      	movs	r2, r3
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <_free_r+0x4e>
 8003b22:	42a3      	cmp	r3, r4
 8003b24:	d9f9      	bls.n	8003b1a <_free_r+0x42>
 8003b26:	6811      	ldr	r1, [r2, #0]
 8003b28:	1850      	adds	r0, r2, r1
 8003b2a:	42a0      	cmp	r0, r4
 8003b2c:	d10b      	bne.n	8003b46 <_free_r+0x6e>
 8003b2e:	6820      	ldr	r0, [r4, #0]
 8003b30:	1809      	adds	r1, r1, r0
 8003b32:	1850      	adds	r0, r2, r1
 8003b34:	6011      	str	r1, [r2, #0]
 8003b36:	4283      	cmp	r3, r0
 8003b38:	d1e0      	bne.n	8003afc <_free_r+0x24>
 8003b3a:	6818      	ldr	r0, [r3, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	1841      	adds	r1, r0, r1
 8003b40:	6011      	str	r1, [r2, #0]
 8003b42:	6053      	str	r3, [r2, #4]
 8003b44:	e7da      	b.n	8003afc <_free_r+0x24>
 8003b46:	42a0      	cmp	r0, r4
 8003b48:	d902      	bls.n	8003b50 <_free_r+0x78>
 8003b4a:	230c      	movs	r3, #12
 8003b4c:	602b      	str	r3, [r5, #0]
 8003b4e:	e7d5      	b.n	8003afc <_free_r+0x24>
 8003b50:	6820      	ldr	r0, [r4, #0]
 8003b52:	1821      	adds	r1, r4, r0
 8003b54:	428b      	cmp	r3, r1
 8003b56:	d103      	bne.n	8003b60 <_free_r+0x88>
 8003b58:	6819      	ldr	r1, [r3, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	1809      	adds	r1, r1, r0
 8003b5e:	6021      	str	r1, [r4, #0]
 8003b60:	6063      	str	r3, [r4, #4]
 8003b62:	6054      	str	r4, [r2, #4]
 8003b64:	e7ca      	b.n	8003afc <_free_r+0x24>
 8003b66:	46c0      	nop			@ (mov r8, r8)
 8003b68:	200002fc 	.word	0x200002fc

08003b6c <sbrk_aligned>:
 8003b6c:	b570      	push	{r4, r5, r6, lr}
 8003b6e:	4e0f      	ldr	r6, [pc, #60]	@ (8003bac <sbrk_aligned+0x40>)
 8003b70:	000d      	movs	r5, r1
 8003b72:	6831      	ldr	r1, [r6, #0]
 8003b74:	0004      	movs	r4, r0
 8003b76:	2900      	cmp	r1, #0
 8003b78:	d102      	bne.n	8003b80 <sbrk_aligned+0x14>
 8003b7a:	f000 fcab 	bl	80044d4 <_sbrk_r>
 8003b7e:	6030      	str	r0, [r6, #0]
 8003b80:	0029      	movs	r1, r5
 8003b82:	0020      	movs	r0, r4
 8003b84:	f000 fca6 	bl	80044d4 <_sbrk_r>
 8003b88:	1c43      	adds	r3, r0, #1
 8003b8a:	d103      	bne.n	8003b94 <sbrk_aligned+0x28>
 8003b8c:	2501      	movs	r5, #1
 8003b8e:	426d      	negs	r5, r5
 8003b90:	0028      	movs	r0, r5
 8003b92:	bd70      	pop	{r4, r5, r6, pc}
 8003b94:	2303      	movs	r3, #3
 8003b96:	1cc5      	adds	r5, r0, #3
 8003b98:	439d      	bics	r5, r3
 8003b9a:	42a8      	cmp	r0, r5
 8003b9c:	d0f8      	beq.n	8003b90 <sbrk_aligned+0x24>
 8003b9e:	1a29      	subs	r1, r5, r0
 8003ba0:	0020      	movs	r0, r4
 8003ba2:	f000 fc97 	bl	80044d4 <_sbrk_r>
 8003ba6:	3001      	adds	r0, #1
 8003ba8:	d1f2      	bne.n	8003b90 <sbrk_aligned+0x24>
 8003baa:	e7ef      	b.n	8003b8c <sbrk_aligned+0x20>
 8003bac:	200002f8 	.word	0x200002f8

08003bb0 <_malloc_r>:
 8003bb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003bb2:	2203      	movs	r2, #3
 8003bb4:	1ccb      	adds	r3, r1, #3
 8003bb6:	4393      	bics	r3, r2
 8003bb8:	3308      	adds	r3, #8
 8003bba:	0005      	movs	r5, r0
 8003bbc:	001f      	movs	r7, r3
 8003bbe:	2b0c      	cmp	r3, #12
 8003bc0:	d234      	bcs.n	8003c2c <_malloc_r+0x7c>
 8003bc2:	270c      	movs	r7, #12
 8003bc4:	42b9      	cmp	r1, r7
 8003bc6:	d833      	bhi.n	8003c30 <_malloc_r+0x80>
 8003bc8:	0028      	movs	r0, r5
 8003bca:	f000 f871 	bl	8003cb0 <__malloc_lock>
 8003bce:	4e37      	ldr	r6, [pc, #220]	@ (8003cac <_malloc_r+0xfc>)
 8003bd0:	6833      	ldr	r3, [r6, #0]
 8003bd2:	001c      	movs	r4, r3
 8003bd4:	2c00      	cmp	r4, #0
 8003bd6:	d12f      	bne.n	8003c38 <_malloc_r+0x88>
 8003bd8:	0039      	movs	r1, r7
 8003bda:	0028      	movs	r0, r5
 8003bdc:	f7ff ffc6 	bl	8003b6c <sbrk_aligned>
 8003be0:	0004      	movs	r4, r0
 8003be2:	1c43      	adds	r3, r0, #1
 8003be4:	d15f      	bne.n	8003ca6 <_malloc_r+0xf6>
 8003be6:	6834      	ldr	r4, [r6, #0]
 8003be8:	9400      	str	r4, [sp, #0]
 8003bea:	9b00      	ldr	r3, [sp, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d14a      	bne.n	8003c86 <_malloc_r+0xd6>
 8003bf0:	2c00      	cmp	r4, #0
 8003bf2:	d052      	beq.n	8003c9a <_malloc_r+0xea>
 8003bf4:	6823      	ldr	r3, [r4, #0]
 8003bf6:	0028      	movs	r0, r5
 8003bf8:	18e3      	adds	r3, r4, r3
 8003bfa:	9900      	ldr	r1, [sp, #0]
 8003bfc:	9301      	str	r3, [sp, #4]
 8003bfe:	f000 fc69 	bl	80044d4 <_sbrk_r>
 8003c02:	9b01      	ldr	r3, [sp, #4]
 8003c04:	4283      	cmp	r3, r0
 8003c06:	d148      	bne.n	8003c9a <_malloc_r+0xea>
 8003c08:	6823      	ldr	r3, [r4, #0]
 8003c0a:	0028      	movs	r0, r5
 8003c0c:	1aff      	subs	r7, r7, r3
 8003c0e:	0039      	movs	r1, r7
 8003c10:	f7ff ffac 	bl	8003b6c <sbrk_aligned>
 8003c14:	3001      	adds	r0, #1
 8003c16:	d040      	beq.n	8003c9a <_malloc_r+0xea>
 8003c18:	6823      	ldr	r3, [r4, #0]
 8003c1a:	19db      	adds	r3, r3, r7
 8003c1c:	6023      	str	r3, [r4, #0]
 8003c1e:	6833      	ldr	r3, [r6, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	2a00      	cmp	r2, #0
 8003c24:	d133      	bne.n	8003c8e <_malloc_r+0xde>
 8003c26:	9b00      	ldr	r3, [sp, #0]
 8003c28:	6033      	str	r3, [r6, #0]
 8003c2a:	e019      	b.n	8003c60 <_malloc_r+0xb0>
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	dac9      	bge.n	8003bc4 <_malloc_r+0x14>
 8003c30:	230c      	movs	r3, #12
 8003c32:	602b      	str	r3, [r5, #0]
 8003c34:	2000      	movs	r0, #0
 8003c36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c38:	6821      	ldr	r1, [r4, #0]
 8003c3a:	1bc9      	subs	r1, r1, r7
 8003c3c:	d420      	bmi.n	8003c80 <_malloc_r+0xd0>
 8003c3e:	290b      	cmp	r1, #11
 8003c40:	d90a      	bls.n	8003c58 <_malloc_r+0xa8>
 8003c42:	19e2      	adds	r2, r4, r7
 8003c44:	6027      	str	r7, [r4, #0]
 8003c46:	42a3      	cmp	r3, r4
 8003c48:	d104      	bne.n	8003c54 <_malloc_r+0xa4>
 8003c4a:	6032      	str	r2, [r6, #0]
 8003c4c:	6863      	ldr	r3, [r4, #4]
 8003c4e:	6011      	str	r1, [r2, #0]
 8003c50:	6053      	str	r3, [r2, #4]
 8003c52:	e005      	b.n	8003c60 <_malloc_r+0xb0>
 8003c54:	605a      	str	r2, [r3, #4]
 8003c56:	e7f9      	b.n	8003c4c <_malloc_r+0x9c>
 8003c58:	6862      	ldr	r2, [r4, #4]
 8003c5a:	42a3      	cmp	r3, r4
 8003c5c:	d10e      	bne.n	8003c7c <_malloc_r+0xcc>
 8003c5e:	6032      	str	r2, [r6, #0]
 8003c60:	0028      	movs	r0, r5
 8003c62:	f000 f82d 	bl	8003cc0 <__malloc_unlock>
 8003c66:	0020      	movs	r0, r4
 8003c68:	2207      	movs	r2, #7
 8003c6a:	300b      	adds	r0, #11
 8003c6c:	1d23      	adds	r3, r4, #4
 8003c6e:	4390      	bics	r0, r2
 8003c70:	1ac2      	subs	r2, r0, r3
 8003c72:	4298      	cmp	r0, r3
 8003c74:	d0df      	beq.n	8003c36 <_malloc_r+0x86>
 8003c76:	1a1b      	subs	r3, r3, r0
 8003c78:	50a3      	str	r3, [r4, r2]
 8003c7a:	e7dc      	b.n	8003c36 <_malloc_r+0x86>
 8003c7c:	605a      	str	r2, [r3, #4]
 8003c7e:	e7ef      	b.n	8003c60 <_malloc_r+0xb0>
 8003c80:	0023      	movs	r3, r4
 8003c82:	6864      	ldr	r4, [r4, #4]
 8003c84:	e7a6      	b.n	8003bd4 <_malloc_r+0x24>
 8003c86:	9c00      	ldr	r4, [sp, #0]
 8003c88:	6863      	ldr	r3, [r4, #4]
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	e7ad      	b.n	8003bea <_malloc_r+0x3a>
 8003c8e:	001a      	movs	r2, r3
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	42a3      	cmp	r3, r4
 8003c94:	d1fb      	bne.n	8003c8e <_malloc_r+0xde>
 8003c96:	2300      	movs	r3, #0
 8003c98:	e7da      	b.n	8003c50 <_malloc_r+0xa0>
 8003c9a:	230c      	movs	r3, #12
 8003c9c:	0028      	movs	r0, r5
 8003c9e:	602b      	str	r3, [r5, #0]
 8003ca0:	f000 f80e 	bl	8003cc0 <__malloc_unlock>
 8003ca4:	e7c6      	b.n	8003c34 <_malloc_r+0x84>
 8003ca6:	6007      	str	r7, [r0, #0]
 8003ca8:	e7da      	b.n	8003c60 <_malloc_r+0xb0>
 8003caa:	46c0      	nop			@ (mov r8, r8)
 8003cac:	200002fc 	.word	0x200002fc

08003cb0 <__malloc_lock>:
 8003cb0:	b510      	push	{r4, lr}
 8003cb2:	4802      	ldr	r0, [pc, #8]	@ (8003cbc <__malloc_lock+0xc>)
 8003cb4:	f7ff ff0d 	bl	8003ad2 <__retarget_lock_acquire_recursive>
 8003cb8:	bd10      	pop	{r4, pc}
 8003cba:	46c0      	nop			@ (mov r8, r8)
 8003cbc:	200002f4 	.word	0x200002f4

08003cc0 <__malloc_unlock>:
 8003cc0:	b510      	push	{r4, lr}
 8003cc2:	4802      	ldr	r0, [pc, #8]	@ (8003ccc <__malloc_unlock+0xc>)
 8003cc4:	f7ff ff06 	bl	8003ad4 <__retarget_lock_release_recursive>
 8003cc8:	bd10      	pop	{r4, pc}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	200002f4 	.word	0x200002f4

08003cd0 <__sfputc_r>:
 8003cd0:	6893      	ldr	r3, [r2, #8]
 8003cd2:	b510      	push	{r4, lr}
 8003cd4:	3b01      	subs	r3, #1
 8003cd6:	6093      	str	r3, [r2, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	da04      	bge.n	8003ce6 <__sfputc_r+0x16>
 8003cdc:	6994      	ldr	r4, [r2, #24]
 8003cde:	42a3      	cmp	r3, r4
 8003ce0:	db07      	blt.n	8003cf2 <__sfputc_r+0x22>
 8003ce2:	290a      	cmp	r1, #10
 8003ce4:	d005      	beq.n	8003cf2 <__sfputc_r+0x22>
 8003ce6:	6813      	ldr	r3, [r2, #0]
 8003ce8:	1c58      	adds	r0, r3, #1
 8003cea:	6010      	str	r0, [r2, #0]
 8003cec:	7019      	strb	r1, [r3, #0]
 8003cee:	0008      	movs	r0, r1
 8003cf0:	bd10      	pop	{r4, pc}
 8003cf2:	f7ff fdcd 	bl	8003890 <__swbuf_r>
 8003cf6:	0001      	movs	r1, r0
 8003cf8:	e7f9      	b.n	8003cee <__sfputc_r+0x1e>

08003cfa <__sfputs_r>:
 8003cfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cfc:	0006      	movs	r6, r0
 8003cfe:	000f      	movs	r7, r1
 8003d00:	0014      	movs	r4, r2
 8003d02:	18d5      	adds	r5, r2, r3
 8003d04:	42ac      	cmp	r4, r5
 8003d06:	d101      	bne.n	8003d0c <__sfputs_r+0x12>
 8003d08:	2000      	movs	r0, #0
 8003d0a:	e007      	b.n	8003d1c <__sfputs_r+0x22>
 8003d0c:	7821      	ldrb	r1, [r4, #0]
 8003d0e:	003a      	movs	r2, r7
 8003d10:	0030      	movs	r0, r6
 8003d12:	f7ff ffdd 	bl	8003cd0 <__sfputc_r>
 8003d16:	3401      	adds	r4, #1
 8003d18:	1c43      	adds	r3, r0, #1
 8003d1a:	d1f3      	bne.n	8003d04 <__sfputs_r+0xa>
 8003d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003d20 <_vfiprintf_r>:
 8003d20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d22:	b0a1      	sub	sp, #132	@ 0x84
 8003d24:	000f      	movs	r7, r1
 8003d26:	0015      	movs	r5, r2
 8003d28:	001e      	movs	r6, r3
 8003d2a:	9003      	str	r0, [sp, #12]
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	d004      	beq.n	8003d3a <_vfiprintf_r+0x1a>
 8003d30:	6a03      	ldr	r3, [r0, #32]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <_vfiprintf_r+0x1a>
 8003d36:	f7ff fcbb 	bl	80036b0 <__sinit>
 8003d3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d3c:	07db      	lsls	r3, r3, #31
 8003d3e:	d405      	bmi.n	8003d4c <_vfiprintf_r+0x2c>
 8003d40:	89bb      	ldrh	r3, [r7, #12]
 8003d42:	059b      	lsls	r3, r3, #22
 8003d44:	d402      	bmi.n	8003d4c <_vfiprintf_r+0x2c>
 8003d46:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003d48:	f7ff fec3 	bl	8003ad2 <__retarget_lock_acquire_recursive>
 8003d4c:	89bb      	ldrh	r3, [r7, #12]
 8003d4e:	071b      	lsls	r3, r3, #28
 8003d50:	d502      	bpl.n	8003d58 <_vfiprintf_r+0x38>
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d113      	bne.n	8003d80 <_vfiprintf_r+0x60>
 8003d58:	0039      	movs	r1, r7
 8003d5a:	9803      	ldr	r0, [sp, #12]
 8003d5c:	f7ff fdda 	bl	8003914 <__swsetup_r>
 8003d60:	2800      	cmp	r0, #0
 8003d62:	d00d      	beq.n	8003d80 <_vfiprintf_r+0x60>
 8003d64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d66:	07db      	lsls	r3, r3, #31
 8003d68:	d503      	bpl.n	8003d72 <_vfiprintf_r+0x52>
 8003d6a:	2001      	movs	r0, #1
 8003d6c:	4240      	negs	r0, r0
 8003d6e:	b021      	add	sp, #132	@ 0x84
 8003d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d72:	89bb      	ldrh	r3, [r7, #12]
 8003d74:	059b      	lsls	r3, r3, #22
 8003d76:	d4f8      	bmi.n	8003d6a <_vfiprintf_r+0x4a>
 8003d78:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003d7a:	f7ff feab 	bl	8003ad4 <__retarget_lock_release_recursive>
 8003d7e:	e7f4      	b.n	8003d6a <_vfiprintf_r+0x4a>
 8003d80:	2300      	movs	r3, #0
 8003d82:	ac08      	add	r4, sp, #32
 8003d84:	6163      	str	r3, [r4, #20]
 8003d86:	3320      	adds	r3, #32
 8003d88:	7663      	strb	r3, [r4, #25]
 8003d8a:	3310      	adds	r3, #16
 8003d8c:	76a3      	strb	r3, [r4, #26]
 8003d8e:	9607      	str	r6, [sp, #28]
 8003d90:	002e      	movs	r6, r5
 8003d92:	7833      	ldrb	r3, [r6, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d001      	beq.n	8003d9c <_vfiprintf_r+0x7c>
 8003d98:	2b25      	cmp	r3, #37	@ 0x25
 8003d9a:	d148      	bne.n	8003e2e <_vfiprintf_r+0x10e>
 8003d9c:	1b73      	subs	r3, r6, r5
 8003d9e:	9305      	str	r3, [sp, #20]
 8003da0:	42ae      	cmp	r6, r5
 8003da2:	d00b      	beq.n	8003dbc <_vfiprintf_r+0x9c>
 8003da4:	002a      	movs	r2, r5
 8003da6:	0039      	movs	r1, r7
 8003da8:	9803      	ldr	r0, [sp, #12]
 8003daa:	f7ff ffa6 	bl	8003cfa <__sfputs_r>
 8003dae:	3001      	adds	r0, #1
 8003db0:	d100      	bne.n	8003db4 <_vfiprintf_r+0x94>
 8003db2:	e0ae      	b.n	8003f12 <_vfiprintf_r+0x1f2>
 8003db4:	6963      	ldr	r3, [r4, #20]
 8003db6:	9a05      	ldr	r2, [sp, #20]
 8003db8:	189b      	adds	r3, r3, r2
 8003dba:	6163      	str	r3, [r4, #20]
 8003dbc:	7833      	ldrb	r3, [r6, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d100      	bne.n	8003dc4 <_vfiprintf_r+0xa4>
 8003dc2:	e0a6      	b.n	8003f12 <_vfiprintf_r+0x1f2>
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	4252      	negs	r2, r2
 8003dca:	6062      	str	r2, [r4, #4]
 8003dcc:	a904      	add	r1, sp, #16
 8003dce:	3254      	adds	r2, #84	@ 0x54
 8003dd0:	1852      	adds	r2, r2, r1
 8003dd2:	1c75      	adds	r5, r6, #1
 8003dd4:	6023      	str	r3, [r4, #0]
 8003dd6:	60e3      	str	r3, [r4, #12]
 8003dd8:	60a3      	str	r3, [r4, #8]
 8003dda:	7013      	strb	r3, [r2, #0]
 8003ddc:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003dde:	4b59      	ldr	r3, [pc, #356]	@ (8003f44 <_vfiprintf_r+0x224>)
 8003de0:	2205      	movs	r2, #5
 8003de2:	0018      	movs	r0, r3
 8003de4:	7829      	ldrb	r1, [r5, #0]
 8003de6:	9305      	str	r3, [sp, #20]
 8003de8:	f000 fb86 	bl	80044f8 <memchr>
 8003dec:	1c6e      	adds	r6, r5, #1
 8003dee:	2800      	cmp	r0, #0
 8003df0:	d11f      	bne.n	8003e32 <_vfiprintf_r+0x112>
 8003df2:	6822      	ldr	r2, [r4, #0]
 8003df4:	06d3      	lsls	r3, r2, #27
 8003df6:	d504      	bpl.n	8003e02 <_vfiprintf_r+0xe2>
 8003df8:	2353      	movs	r3, #83	@ 0x53
 8003dfa:	a904      	add	r1, sp, #16
 8003dfc:	185b      	adds	r3, r3, r1
 8003dfe:	2120      	movs	r1, #32
 8003e00:	7019      	strb	r1, [r3, #0]
 8003e02:	0713      	lsls	r3, r2, #28
 8003e04:	d504      	bpl.n	8003e10 <_vfiprintf_r+0xf0>
 8003e06:	2353      	movs	r3, #83	@ 0x53
 8003e08:	a904      	add	r1, sp, #16
 8003e0a:	185b      	adds	r3, r3, r1
 8003e0c:	212b      	movs	r1, #43	@ 0x2b
 8003e0e:	7019      	strb	r1, [r3, #0]
 8003e10:	782b      	ldrb	r3, [r5, #0]
 8003e12:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e14:	d016      	beq.n	8003e44 <_vfiprintf_r+0x124>
 8003e16:	002e      	movs	r6, r5
 8003e18:	2100      	movs	r1, #0
 8003e1a:	200a      	movs	r0, #10
 8003e1c:	68e3      	ldr	r3, [r4, #12]
 8003e1e:	7832      	ldrb	r2, [r6, #0]
 8003e20:	1c75      	adds	r5, r6, #1
 8003e22:	3a30      	subs	r2, #48	@ 0x30
 8003e24:	2a09      	cmp	r2, #9
 8003e26:	d950      	bls.n	8003eca <_vfiprintf_r+0x1aa>
 8003e28:	2900      	cmp	r1, #0
 8003e2a:	d111      	bne.n	8003e50 <_vfiprintf_r+0x130>
 8003e2c:	e017      	b.n	8003e5e <_vfiprintf_r+0x13e>
 8003e2e:	3601      	adds	r6, #1
 8003e30:	e7af      	b.n	8003d92 <_vfiprintf_r+0x72>
 8003e32:	9b05      	ldr	r3, [sp, #20]
 8003e34:	6822      	ldr	r2, [r4, #0]
 8003e36:	1ac0      	subs	r0, r0, r3
 8003e38:	2301      	movs	r3, #1
 8003e3a:	4083      	lsls	r3, r0
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	0035      	movs	r5, r6
 8003e40:	6023      	str	r3, [r4, #0]
 8003e42:	e7cc      	b.n	8003dde <_vfiprintf_r+0xbe>
 8003e44:	9b07      	ldr	r3, [sp, #28]
 8003e46:	1d19      	adds	r1, r3, #4
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	9107      	str	r1, [sp, #28]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	db01      	blt.n	8003e54 <_vfiprintf_r+0x134>
 8003e50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e52:	e004      	b.n	8003e5e <_vfiprintf_r+0x13e>
 8003e54:	425b      	negs	r3, r3
 8003e56:	60e3      	str	r3, [r4, #12]
 8003e58:	2302      	movs	r3, #2
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	6023      	str	r3, [r4, #0]
 8003e5e:	7833      	ldrb	r3, [r6, #0]
 8003e60:	2b2e      	cmp	r3, #46	@ 0x2e
 8003e62:	d10c      	bne.n	8003e7e <_vfiprintf_r+0x15e>
 8003e64:	7873      	ldrb	r3, [r6, #1]
 8003e66:	2b2a      	cmp	r3, #42	@ 0x2a
 8003e68:	d134      	bne.n	8003ed4 <_vfiprintf_r+0x1b4>
 8003e6a:	9b07      	ldr	r3, [sp, #28]
 8003e6c:	3602      	adds	r6, #2
 8003e6e:	1d1a      	adds	r2, r3, #4
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	9207      	str	r2, [sp, #28]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	da01      	bge.n	8003e7c <_vfiprintf_r+0x15c>
 8003e78:	2301      	movs	r3, #1
 8003e7a:	425b      	negs	r3, r3
 8003e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e7e:	4d32      	ldr	r5, [pc, #200]	@ (8003f48 <_vfiprintf_r+0x228>)
 8003e80:	2203      	movs	r2, #3
 8003e82:	0028      	movs	r0, r5
 8003e84:	7831      	ldrb	r1, [r6, #0]
 8003e86:	f000 fb37 	bl	80044f8 <memchr>
 8003e8a:	2800      	cmp	r0, #0
 8003e8c:	d006      	beq.n	8003e9c <_vfiprintf_r+0x17c>
 8003e8e:	2340      	movs	r3, #64	@ 0x40
 8003e90:	1b40      	subs	r0, r0, r5
 8003e92:	4083      	lsls	r3, r0
 8003e94:	6822      	ldr	r2, [r4, #0]
 8003e96:	3601      	adds	r6, #1
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	6023      	str	r3, [r4, #0]
 8003e9c:	7831      	ldrb	r1, [r6, #0]
 8003e9e:	2206      	movs	r2, #6
 8003ea0:	482a      	ldr	r0, [pc, #168]	@ (8003f4c <_vfiprintf_r+0x22c>)
 8003ea2:	1c75      	adds	r5, r6, #1
 8003ea4:	7621      	strb	r1, [r4, #24]
 8003ea6:	f000 fb27 	bl	80044f8 <memchr>
 8003eaa:	2800      	cmp	r0, #0
 8003eac:	d040      	beq.n	8003f30 <_vfiprintf_r+0x210>
 8003eae:	4b28      	ldr	r3, [pc, #160]	@ (8003f50 <_vfiprintf_r+0x230>)
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d122      	bne.n	8003efa <_vfiprintf_r+0x1da>
 8003eb4:	2207      	movs	r2, #7
 8003eb6:	9b07      	ldr	r3, [sp, #28]
 8003eb8:	3307      	adds	r3, #7
 8003eba:	4393      	bics	r3, r2
 8003ebc:	3308      	adds	r3, #8
 8003ebe:	9307      	str	r3, [sp, #28]
 8003ec0:	6963      	ldr	r3, [r4, #20]
 8003ec2:	9a04      	ldr	r2, [sp, #16]
 8003ec4:	189b      	adds	r3, r3, r2
 8003ec6:	6163      	str	r3, [r4, #20]
 8003ec8:	e762      	b.n	8003d90 <_vfiprintf_r+0x70>
 8003eca:	4343      	muls	r3, r0
 8003ecc:	002e      	movs	r6, r5
 8003ece:	2101      	movs	r1, #1
 8003ed0:	189b      	adds	r3, r3, r2
 8003ed2:	e7a4      	b.n	8003e1e <_vfiprintf_r+0xfe>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	200a      	movs	r0, #10
 8003ed8:	0019      	movs	r1, r3
 8003eda:	3601      	adds	r6, #1
 8003edc:	6063      	str	r3, [r4, #4]
 8003ede:	7832      	ldrb	r2, [r6, #0]
 8003ee0:	1c75      	adds	r5, r6, #1
 8003ee2:	3a30      	subs	r2, #48	@ 0x30
 8003ee4:	2a09      	cmp	r2, #9
 8003ee6:	d903      	bls.n	8003ef0 <_vfiprintf_r+0x1d0>
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d0c8      	beq.n	8003e7e <_vfiprintf_r+0x15e>
 8003eec:	9109      	str	r1, [sp, #36]	@ 0x24
 8003eee:	e7c6      	b.n	8003e7e <_vfiprintf_r+0x15e>
 8003ef0:	4341      	muls	r1, r0
 8003ef2:	002e      	movs	r6, r5
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	1889      	adds	r1, r1, r2
 8003ef8:	e7f1      	b.n	8003ede <_vfiprintf_r+0x1be>
 8003efa:	aa07      	add	r2, sp, #28
 8003efc:	9200      	str	r2, [sp, #0]
 8003efe:	0021      	movs	r1, r4
 8003f00:	003a      	movs	r2, r7
 8003f02:	4b14      	ldr	r3, [pc, #80]	@ (8003f54 <_vfiprintf_r+0x234>)
 8003f04:	9803      	ldr	r0, [sp, #12]
 8003f06:	e000      	b.n	8003f0a <_vfiprintf_r+0x1ea>
 8003f08:	bf00      	nop
 8003f0a:	9004      	str	r0, [sp, #16]
 8003f0c:	9b04      	ldr	r3, [sp, #16]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	d1d6      	bne.n	8003ec0 <_vfiprintf_r+0x1a0>
 8003f12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f14:	07db      	lsls	r3, r3, #31
 8003f16:	d405      	bmi.n	8003f24 <_vfiprintf_r+0x204>
 8003f18:	89bb      	ldrh	r3, [r7, #12]
 8003f1a:	059b      	lsls	r3, r3, #22
 8003f1c:	d402      	bmi.n	8003f24 <_vfiprintf_r+0x204>
 8003f1e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003f20:	f7ff fdd8 	bl	8003ad4 <__retarget_lock_release_recursive>
 8003f24:	89bb      	ldrh	r3, [r7, #12]
 8003f26:	065b      	lsls	r3, r3, #25
 8003f28:	d500      	bpl.n	8003f2c <_vfiprintf_r+0x20c>
 8003f2a:	e71e      	b.n	8003d6a <_vfiprintf_r+0x4a>
 8003f2c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003f2e:	e71e      	b.n	8003d6e <_vfiprintf_r+0x4e>
 8003f30:	aa07      	add	r2, sp, #28
 8003f32:	9200      	str	r2, [sp, #0]
 8003f34:	0021      	movs	r1, r4
 8003f36:	003a      	movs	r2, r7
 8003f38:	4b06      	ldr	r3, [pc, #24]	@ (8003f54 <_vfiprintf_r+0x234>)
 8003f3a:	9803      	ldr	r0, [sp, #12]
 8003f3c:	f000 f87c 	bl	8004038 <_printf_i>
 8003f40:	e7e3      	b.n	8003f0a <_vfiprintf_r+0x1ea>
 8003f42:	46c0      	nop			@ (mov r8, r8)
 8003f44:	08004589 	.word	0x08004589
 8003f48:	0800458f 	.word	0x0800458f
 8003f4c:	08004593 	.word	0x08004593
 8003f50:	00000000 	.word	0x00000000
 8003f54:	08003cfb 	.word	0x08003cfb

08003f58 <_printf_common>:
 8003f58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f5a:	0016      	movs	r6, r2
 8003f5c:	9301      	str	r3, [sp, #4]
 8003f5e:	688a      	ldr	r2, [r1, #8]
 8003f60:	690b      	ldr	r3, [r1, #16]
 8003f62:	000c      	movs	r4, r1
 8003f64:	9000      	str	r0, [sp, #0]
 8003f66:	4293      	cmp	r3, r2
 8003f68:	da00      	bge.n	8003f6c <_printf_common+0x14>
 8003f6a:	0013      	movs	r3, r2
 8003f6c:	0022      	movs	r2, r4
 8003f6e:	6033      	str	r3, [r6, #0]
 8003f70:	3243      	adds	r2, #67	@ 0x43
 8003f72:	7812      	ldrb	r2, [r2, #0]
 8003f74:	2a00      	cmp	r2, #0
 8003f76:	d001      	beq.n	8003f7c <_printf_common+0x24>
 8003f78:	3301      	adds	r3, #1
 8003f7a:	6033      	str	r3, [r6, #0]
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	069b      	lsls	r3, r3, #26
 8003f80:	d502      	bpl.n	8003f88 <_printf_common+0x30>
 8003f82:	6833      	ldr	r3, [r6, #0]
 8003f84:	3302      	adds	r3, #2
 8003f86:	6033      	str	r3, [r6, #0]
 8003f88:	6822      	ldr	r2, [r4, #0]
 8003f8a:	2306      	movs	r3, #6
 8003f8c:	0015      	movs	r5, r2
 8003f8e:	401d      	ands	r5, r3
 8003f90:	421a      	tst	r2, r3
 8003f92:	d027      	beq.n	8003fe4 <_printf_common+0x8c>
 8003f94:	0023      	movs	r3, r4
 8003f96:	3343      	adds	r3, #67	@ 0x43
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	1e5a      	subs	r2, r3, #1
 8003f9c:	4193      	sbcs	r3, r2
 8003f9e:	6822      	ldr	r2, [r4, #0]
 8003fa0:	0692      	lsls	r2, r2, #26
 8003fa2:	d430      	bmi.n	8004006 <_printf_common+0xae>
 8003fa4:	0022      	movs	r2, r4
 8003fa6:	9901      	ldr	r1, [sp, #4]
 8003fa8:	9800      	ldr	r0, [sp, #0]
 8003faa:	9d08      	ldr	r5, [sp, #32]
 8003fac:	3243      	adds	r2, #67	@ 0x43
 8003fae:	47a8      	blx	r5
 8003fb0:	3001      	adds	r0, #1
 8003fb2:	d025      	beq.n	8004000 <_printf_common+0xa8>
 8003fb4:	2206      	movs	r2, #6
 8003fb6:	6823      	ldr	r3, [r4, #0]
 8003fb8:	2500      	movs	r5, #0
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b04      	cmp	r3, #4
 8003fbe:	d105      	bne.n	8003fcc <_printf_common+0x74>
 8003fc0:	6833      	ldr	r3, [r6, #0]
 8003fc2:	68e5      	ldr	r5, [r4, #12]
 8003fc4:	1aed      	subs	r5, r5, r3
 8003fc6:	43eb      	mvns	r3, r5
 8003fc8:	17db      	asrs	r3, r3, #31
 8003fca:	401d      	ands	r5, r3
 8003fcc:	68a3      	ldr	r3, [r4, #8]
 8003fce:	6922      	ldr	r2, [r4, #16]
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	dd01      	ble.n	8003fd8 <_printf_common+0x80>
 8003fd4:	1a9b      	subs	r3, r3, r2
 8003fd6:	18ed      	adds	r5, r5, r3
 8003fd8:	2600      	movs	r6, #0
 8003fda:	42b5      	cmp	r5, r6
 8003fdc:	d120      	bne.n	8004020 <_printf_common+0xc8>
 8003fde:	2000      	movs	r0, #0
 8003fe0:	e010      	b.n	8004004 <_printf_common+0xac>
 8003fe2:	3501      	adds	r5, #1
 8003fe4:	68e3      	ldr	r3, [r4, #12]
 8003fe6:	6832      	ldr	r2, [r6, #0]
 8003fe8:	1a9b      	subs	r3, r3, r2
 8003fea:	42ab      	cmp	r3, r5
 8003fec:	ddd2      	ble.n	8003f94 <_printf_common+0x3c>
 8003fee:	0022      	movs	r2, r4
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	9901      	ldr	r1, [sp, #4]
 8003ff4:	9800      	ldr	r0, [sp, #0]
 8003ff6:	9f08      	ldr	r7, [sp, #32]
 8003ff8:	3219      	adds	r2, #25
 8003ffa:	47b8      	blx	r7
 8003ffc:	3001      	adds	r0, #1
 8003ffe:	d1f0      	bne.n	8003fe2 <_printf_common+0x8a>
 8004000:	2001      	movs	r0, #1
 8004002:	4240      	negs	r0, r0
 8004004:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004006:	2030      	movs	r0, #48	@ 0x30
 8004008:	18e1      	adds	r1, r4, r3
 800400a:	3143      	adds	r1, #67	@ 0x43
 800400c:	7008      	strb	r0, [r1, #0]
 800400e:	0021      	movs	r1, r4
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	3145      	adds	r1, #69	@ 0x45
 8004014:	7809      	ldrb	r1, [r1, #0]
 8004016:	18a2      	adds	r2, r4, r2
 8004018:	3243      	adds	r2, #67	@ 0x43
 800401a:	3302      	adds	r3, #2
 800401c:	7011      	strb	r1, [r2, #0]
 800401e:	e7c1      	b.n	8003fa4 <_printf_common+0x4c>
 8004020:	0022      	movs	r2, r4
 8004022:	2301      	movs	r3, #1
 8004024:	9901      	ldr	r1, [sp, #4]
 8004026:	9800      	ldr	r0, [sp, #0]
 8004028:	9f08      	ldr	r7, [sp, #32]
 800402a:	321a      	adds	r2, #26
 800402c:	47b8      	blx	r7
 800402e:	3001      	adds	r0, #1
 8004030:	d0e6      	beq.n	8004000 <_printf_common+0xa8>
 8004032:	3601      	adds	r6, #1
 8004034:	e7d1      	b.n	8003fda <_printf_common+0x82>
	...

08004038 <_printf_i>:
 8004038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800403a:	b08b      	sub	sp, #44	@ 0x2c
 800403c:	9206      	str	r2, [sp, #24]
 800403e:	000a      	movs	r2, r1
 8004040:	3243      	adds	r2, #67	@ 0x43
 8004042:	9307      	str	r3, [sp, #28]
 8004044:	9005      	str	r0, [sp, #20]
 8004046:	9203      	str	r2, [sp, #12]
 8004048:	7e0a      	ldrb	r2, [r1, #24]
 800404a:	000c      	movs	r4, r1
 800404c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800404e:	2a78      	cmp	r2, #120	@ 0x78
 8004050:	d809      	bhi.n	8004066 <_printf_i+0x2e>
 8004052:	2a62      	cmp	r2, #98	@ 0x62
 8004054:	d80b      	bhi.n	800406e <_printf_i+0x36>
 8004056:	2a00      	cmp	r2, #0
 8004058:	d100      	bne.n	800405c <_printf_i+0x24>
 800405a:	e0ba      	b.n	80041d2 <_printf_i+0x19a>
 800405c:	497a      	ldr	r1, [pc, #488]	@ (8004248 <_printf_i+0x210>)
 800405e:	9104      	str	r1, [sp, #16]
 8004060:	2a58      	cmp	r2, #88	@ 0x58
 8004062:	d100      	bne.n	8004066 <_printf_i+0x2e>
 8004064:	e08e      	b.n	8004184 <_printf_i+0x14c>
 8004066:	0025      	movs	r5, r4
 8004068:	3542      	adds	r5, #66	@ 0x42
 800406a:	702a      	strb	r2, [r5, #0]
 800406c:	e022      	b.n	80040b4 <_printf_i+0x7c>
 800406e:	0010      	movs	r0, r2
 8004070:	3863      	subs	r0, #99	@ 0x63
 8004072:	2815      	cmp	r0, #21
 8004074:	d8f7      	bhi.n	8004066 <_printf_i+0x2e>
 8004076:	f7fc f847 	bl	8000108 <__gnu_thumb1_case_shi>
 800407a:	0016      	.short	0x0016
 800407c:	fff6001f 	.word	0xfff6001f
 8004080:	fff6fff6 	.word	0xfff6fff6
 8004084:	001ffff6 	.word	0x001ffff6
 8004088:	fff6fff6 	.word	0xfff6fff6
 800408c:	fff6fff6 	.word	0xfff6fff6
 8004090:	0036009f 	.word	0x0036009f
 8004094:	fff6007e 	.word	0xfff6007e
 8004098:	00b0fff6 	.word	0x00b0fff6
 800409c:	0036fff6 	.word	0x0036fff6
 80040a0:	fff6fff6 	.word	0xfff6fff6
 80040a4:	0082      	.short	0x0082
 80040a6:	0025      	movs	r5, r4
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	3542      	adds	r5, #66	@ 0x42
 80040ac:	1d11      	adds	r1, r2, #4
 80040ae:	6019      	str	r1, [r3, #0]
 80040b0:	6813      	ldr	r3, [r2, #0]
 80040b2:	702b      	strb	r3, [r5, #0]
 80040b4:	2301      	movs	r3, #1
 80040b6:	e09e      	b.n	80041f6 <_printf_i+0x1be>
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	6809      	ldr	r1, [r1, #0]
 80040bc:	1d02      	adds	r2, r0, #4
 80040be:	060d      	lsls	r5, r1, #24
 80040c0:	d50b      	bpl.n	80040da <_printf_i+0xa2>
 80040c2:	6806      	ldr	r6, [r0, #0]
 80040c4:	601a      	str	r2, [r3, #0]
 80040c6:	2e00      	cmp	r6, #0
 80040c8:	da03      	bge.n	80040d2 <_printf_i+0x9a>
 80040ca:	232d      	movs	r3, #45	@ 0x2d
 80040cc:	9a03      	ldr	r2, [sp, #12]
 80040ce:	4276      	negs	r6, r6
 80040d0:	7013      	strb	r3, [r2, #0]
 80040d2:	4b5d      	ldr	r3, [pc, #372]	@ (8004248 <_printf_i+0x210>)
 80040d4:	270a      	movs	r7, #10
 80040d6:	9304      	str	r3, [sp, #16]
 80040d8:	e018      	b.n	800410c <_printf_i+0xd4>
 80040da:	6806      	ldr	r6, [r0, #0]
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	0649      	lsls	r1, r1, #25
 80040e0:	d5f1      	bpl.n	80040c6 <_printf_i+0x8e>
 80040e2:	b236      	sxth	r6, r6
 80040e4:	e7ef      	b.n	80040c6 <_printf_i+0x8e>
 80040e6:	6808      	ldr	r0, [r1, #0]
 80040e8:	6819      	ldr	r1, [r3, #0]
 80040ea:	c940      	ldmia	r1!, {r6}
 80040ec:	0605      	lsls	r5, r0, #24
 80040ee:	d402      	bmi.n	80040f6 <_printf_i+0xbe>
 80040f0:	0640      	lsls	r0, r0, #25
 80040f2:	d500      	bpl.n	80040f6 <_printf_i+0xbe>
 80040f4:	b2b6      	uxth	r6, r6
 80040f6:	6019      	str	r1, [r3, #0]
 80040f8:	4b53      	ldr	r3, [pc, #332]	@ (8004248 <_printf_i+0x210>)
 80040fa:	270a      	movs	r7, #10
 80040fc:	9304      	str	r3, [sp, #16]
 80040fe:	2a6f      	cmp	r2, #111	@ 0x6f
 8004100:	d100      	bne.n	8004104 <_printf_i+0xcc>
 8004102:	3f02      	subs	r7, #2
 8004104:	0023      	movs	r3, r4
 8004106:	2200      	movs	r2, #0
 8004108:	3343      	adds	r3, #67	@ 0x43
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	6863      	ldr	r3, [r4, #4]
 800410e:	60a3      	str	r3, [r4, #8]
 8004110:	2b00      	cmp	r3, #0
 8004112:	db06      	blt.n	8004122 <_printf_i+0xea>
 8004114:	2104      	movs	r1, #4
 8004116:	6822      	ldr	r2, [r4, #0]
 8004118:	9d03      	ldr	r5, [sp, #12]
 800411a:	438a      	bics	r2, r1
 800411c:	6022      	str	r2, [r4, #0]
 800411e:	4333      	orrs	r3, r6
 8004120:	d00c      	beq.n	800413c <_printf_i+0x104>
 8004122:	9d03      	ldr	r5, [sp, #12]
 8004124:	0030      	movs	r0, r6
 8004126:	0039      	movs	r1, r7
 8004128:	f7fc f87e 	bl	8000228 <__aeabi_uidivmod>
 800412c:	9b04      	ldr	r3, [sp, #16]
 800412e:	3d01      	subs	r5, #1
 8004130:	5c5b      	ldrb	r3, [r3, r1]
 8004132:	702b      	strb	r3, [r5, #0]
 8004134:	0033      	movs	r3, r6
 8004136:	0006      	movs	r6, r0
 8004138:	429f      	cmp	r7, r3
 800413a:	d9f3      	bls.n	8004124 <_printf_i+0xec>
 800413c:	2f08      	cmp	r7, #8
 800413e:	d109      	bne.n	8004154 <_printf_i+0x11c>
 8004140:	6823      	ldr	r3, [r4, #0]
 8004142:	07db      	lsls	r3, r3, #31
 8004144:	d506      	bpl.n	8004154 <_printf_i+0x11c>
 8004146:	6862      	ldr	r2, [r4, #4]
 8004148:	6923      	ldr	r3, [r4, #16]
 800414a:	429a      	cmp	r2, r3
 800414c:	dc02      	bgt.n	8004154 <_printf_i+0x11c>
 800414e:	2330      	movs	r3, #48	@ 0x30
 8004150:	3d01      	subs	r5, #1
 8004152:	702b      	strb	r3, [r5, #0]
 8004154:	9b03      	ldr	r3, [sp, #12]
 8004156:	1b5b      	subs	r3, r3, r5
 8004158:	6123      	str	r3, [r4, #16]
 800415a:	9b07      	ldr	r3, [sp, #28]
 800415c:	0021      	movs	r1, r4
 800415e:	9300      	str	r3, [sp, #0]
 8004160:	9805      	ldr	r0, [sp, #20]
 8004162:	9b06      	ldr	r3, [sp, #24]
 8004164:	aa09      	add	r2, sp, #36	@ 0x24
 8004166:	f7ff fef7 	bl	8003f58 <_printf_common>
 800416a:	3001      	adds	r0, #1
 800416c:	d148      	bne.n	8004200 <_printf_i+0x1c8>
 800416e:	2001      	movs	r0, #1
 8004170:	4240      	negs	r0, r0
 8004172:	b00b      	add	sp, #44	@ 0x2c
 8004174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004176:	2220      	movs	r2, #32
 8004178:	6809      	ldr	r1, [r1, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	6022      	str	r2, [r4, #0]
 800417e:	2278      	movs	r2, #120	@ 0x78
 8004180:	4932      	ldr	r1, [pc, #200]	@ (800424c <_printf_i+0x214>)
 8004182:	9104      	str	r1, [sp, #16]
 8004184:	0021      	movs	r1, r4
 8004186:	3145      	adds	r1, #69	@ 0x45
 8004188:	700a      	strb	r2, [r1, #0]
 800418a:	6819      	ldr	r1, [r3, #0]
 800418c:	6822      	ldr	r2, [r4, #0]
 800418e:	c940      	ldmia	r1!, {r6}
 8004190:	0610      	lsls	r0, r2, #24
 8004192:	d402      	bmi.n	800419a <_printf_i+0x162>
 8004194:	0650      	lsls	r0, r2, #25
 8004196:	d500      	bpl.n	800419a <_printf_i+0x162>
 8004198:	b2b6      	uxth	r6, r6
 800419a:	6019      	str	r1, [r3, #0]
 800419c:	07d3      	lsls	r3, r2, #31
 800419e:	d502      	bpl.n	80041a6 <_printf_i+0x16e>
 80041a0:	2320      	movs	r3, #32
 80041a2:	4313      	orrs	r3, r2
 80041a4:	6023      	str	r3, [r4, #0]
 80041a6:	2e00      	cmp	r6, #0
 80041a8:	d001      	beq.n	80041ae <_printf_i+0x176>
 80041aa:	2710      	movs	r7, #16
 80041ac:	e7aa      	b.n	8004104 <_printf_i+0xcc>
 80041ae:	2220      	movs	r2, #32
 80041b0:	6823      	ldr	r3, [r4, #0]
 80041b2:	4393      	bics	r3, r2
 80041b4:	6023      	str	r3, [r4, #0]
 80041b6:	e7f8      	b.n	80041aa <_printf_i+0x172>
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	680d      	ldr	r5, [r1, #0]
 80041bc:	1d10      	adds	r0, r2, #4
 80041be:	6949      	ldr	r1, [r1, #20]
 80041c0:	6018      	str	r0, [r3, #0]
 80041c2:	6813      	ldr	r3, [r2, #0]
 80041c4:	062e      	lsls	r6, r5, #24
 80041c6:	d501      	bpl.n	80041cc <_printf_i+0x194>
 80041c8:	6019      	str	r1, [r3, #0]
 80041ca:	e002      	b.n	80041d2 <_printf_i+0x19a>
 80041cc:	066d      	lsls	r5, r5, #25
 80041ce:	d5fb      	bpl.n	80041c8 <_printf_i+0x190>
 80041d0:	8019      	strh	r1, [r3, #0]
 80041d2:	2300      	movs	r3, #0
 80041d4:	9d03      	ldr	r5, [sp, #12]
 80041d6:	6123      	str	r3, [r4, #16]
 80041d8:	e7bf      	b.n	800415a <_printf_i+0x122>
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	1d11      	adds	r1, r2, #4
 80041de:	6019      	str	r1, [r3, #0]
 80041e0:	6815      	ldr	r5, [r2, #0]
 80041e2:	2100      	movs	r1, #0
 80041e4:	0028      	movs	r0, r5
 80041e6:	6862      	ldr	r2, [r4, #4]
 80041e8:	f000 f986 	bl	80044f8 <memchr>
 80041ec:	2800      	cmp	r0, #0
 80041ee:	d001      	beq.n	80041f4 <_printf_i+0x1bc>
 80041f0:	1b40      	subs	r0, r0, r5
 80041f2:	6060      	str	r0, [r4, #4]
 80041f4:	6863      	ldr	r3, [r4, #4]
 80041f6:	6123      	str	r3, [r4, #16]
 80041f8:	2300      	movs	r3, #0
 80041fa:	9a03      	ldr	r2, [sp, #12]
 80041fc:	7013      	strb	r3, [r2, #0]
 80041fe:	e7ac      	b.n	800415a <_printf_i+0x122>
 8004200:	002a      	movs	r2, r5
 8004202:	6923      	ldr	r3, [r4, #16]
 8004204:	9906      	ldr	r1, [sp, #24]
 8004206:	9805      	ldr	r0, [sp, #20]
 8004208:	9d07      	ldr	r5, [sp, #28]
 800420a:	47a8      	blx	r5
 800420c:	3001      	adds	r0, #1
 800420e:	d0ae      	beq.n	800416e <_printf_i+0x136>
 8004210:	6823      	ldr	r3, [r4, #0]
 8004212:	079b      	lsls	r3, r3, #30
 8004214:	d415      	bmi.n	8004242 <_printf_i+0x20a>
 8004216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004218:	68e0      	ldr	r0, [r4, #12]
 800421a:	4298      	cmp	r0, r3
 800421c:	daa9      	bge.n	8004172 <_printf_i+0x13a>
 800421e:	0018      	movs	r0, r3
 8004220:	e7a7      	b.n	8004172 <_printf_i+0x13a>
 8004222:	0022      	movs	r2, r4
 8004224:	2301      	movs	r3, #1
 8004226:	9906      	ldr	r1, [sp, #24]
 8004228:	9805      	ldr	r0, [sp, #20]
 800422a:	9e07      	ldr	r6, [sp, #28]
 800422c:	3219      	adds	r2, #25
 800422e:	47b0      	blx	r6
 8004230:	3001      	adds	r0, #1
 8004232:	d09c      	beq.n	800416e <_printf_i+0x136>
 8004234:	3501      	adds	r5, #1
 8004236:	68e3      	ldr	r3, [r4, #12]
 8004238:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	42ab      	cmp	r3, r5
 800423e:	dcf0      	bgt.n	8004222 <_printf_i+0x1ea>
 8004240:	e7e9      	b.n	8004216 <_printf_i+0x1de>
 8004242:	2500      	movs	r5, #0
 8004244:	e7f7      	b.n	8004236 <_printf_i+0x1fe>
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	0800459a 	.word	0x0800459a
 800424c:	080045ab 	.word	0x080045ab

08004250 <__sflush_r>:
 8004250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004252:	220c      	movs	r2, #12
 8004254:	5e8b      	ldrsh	r3, [r1, r2]
 8004256:	0005      	movs	r5, r0
 8004258:	000c      	movs	r4, r1
 800425a:	071a      	lsls	r2, r3, #28
 800425c:	d456      	bmi.n	800430c <__sflush_r+0xbc>
 800425e:	684a      	ldr	r2, [r1, #4]
 8004260:	2a00      	cmp	r2, #0
 8004262:	dc02      	bgt.n	800426a <__sflush_r+0x1a>
 8004264:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004266:	2a00      	cmp	r2, #0
 8004268:	dd4e      	ble.n	8004308 <__sflush_r+0xb8>
 800426a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800426c:	2f00      	cmp	r7, #0
 800426e:	d04b      	beq.n	8004308 <__sflush_r+0xb8>
 8004270:	2200      	movs	r2, #0
 8004272:	2080      	movs	r0, #128	@ 0x80
 8004274:	682e      	ldr	r6, [r5, #0]
 8004276:	602a      	str	r2, [r5, #0]
 8004278:	001a      	movs	r2, r3
 800427a:	0140      	lsls	r0, r0, #5
 800427c:	6a21      	ldr	r1, [r4, #32]
 800427e:	4002      	ands	r2, r0
 8004280:	4203      	tst	r3, r0
 8004282:	d033      	beq.n	80042ec <__sflush_r+0x9c>
 8004284:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004286:	89a3      	ldrh	r3, [r4, #12]
 8004288:	075b      	lsls	r3, r3, #29
 800428a:	d506      	bpl.n	800429a <__sflush_r+0x4a>
 800428c:	6863      	ldr	r3, [r4, #4]
 800428e:	1ad2      	subs	r2, r2, r3
 8004290:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <__sflush_r+0x4a>
 8004296:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004298:	1ad2      	subs	r2, r2, r3
 800429a:	2300      	movs	r3, #0
 800429c:	0028      	movs	r0, r5
 800429e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80042a0:	6a21      	ldr	r1, [r4, #32]
 80042a2:	47b8      	blx	r7
 80042a4:	89a2      	ldrh	r2, [r4, #12]
 80042a6:	1c43      	adds	r3, r0, #1
 80042a8:	d106      	bne.n	80042b8 <__sflush_r+0x68>
 80042aa:	6829      	ldr	r1, [r5, #0]
 80042ac:	291d      	cmp	r1, #29
 80042ae:	d846      	bhi.n	800433e <__sflush_r+0xee>
 80042b0:	4b29      	ldr	r3, [pc, #164]	@ (8004358 <__sflush_r+0x108>)
 80042b2:	40cb      	lsrs	r3, r1
 80042b4:	07db      	lsls	r3, r3, #31
 80042b6:	d542      	bpl.n	800433e <__sflush_r+0xee>
 80042b8:	2300      	movs	r3, #0
 80042ba:	6063      	str	r3, [r4, #4]
 80042bc:	6923      	ldr	r3, [r4, #16]
 80042be:	6023      	str	r3, [r4, #0]
 80042c0:	04d2      	lsls	r2, r2, #19
 80042c2:	d505      	bpl.n	80042d0 <__sflush_r+0x80>
 80042c4:	1c43      	adds	r3, r0, #1
 80042c6:	d102      	bne.n	80042ce <__sflush_r+0x7e>
 80042c8:	682b      	ldr	r3, [r5, #0]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d100      	bne.n	80042d0 <__sflush_r+0x80>
 80042ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80042d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042d2:	602e      	str	r6, [r5, #0]
 80042d4:	2900      	cmp	r1, #0
 80042d6:	d017      	beq.n	8004308 <__sflush_r+0xb8>
 80042d8:	0023      	movs	r3, r4
 80042da:	3344      	adds	r3, #68	@ 0x44
 80042dc:	4299      	cmp	r1, r3
 80042de:	d002      	beq.n	80042e6 <__sflush_r+0x96>
 80042e0:	0028      	movs	r0, r5
 80042e2:	f7ff fbf9 	bl	8003ad8 <_free_r>
 80042e6:	2300      	movs	r3, #0
 80042e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80042ea:	e00d      	b.n	8004308 <__sflush_r+0xb8>
 80042ec:	2301      	movs	r3, #1
 80042ee:	0028      	movs	r0, r5
 80042f0:	47b8      	blx	r7
 80042f2:	0002      	movs	r2, r0
 80042f4:	1c43      	adds	r3, r0, #1
 80042f6:	d1c6      	bne.n	8004286 <__sflush_r+0x36>
 80042f8:	682b      	ldr	r3, [r5, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d0c3      	beq.n	8004286 <__sflush_r+0x36>
 80042fe:	2b1d      	cmp	r3, #29
 8004300:	d001      	beq.n	8004306 <__sflush_r+0xb6>
 8004302:	2b16      	cmp	r3, #22
 8004304:	d11a      	bne.n	800433c <__sflush_r+0xec>
 8004306:	602e      	str	r6, [r5, #0]
 8004308:	2000      	movs	r0, #0
 800430a:	e01e      	b.n	800434a <__sflush_r+0xfa>
 800430c:	690e      	ldr	r6, [r1, #16]
 800430e:	2e00      	cmp	r6, #0
 8004310:	d0fa      	beq.n	8004308 <__sflush_r+0xb8>
 8004312:	680f      	ldr	r7, [r1, #0]
 8004314:	600e      	str	r6, [r1, #0]
 8004316:	1bba      	subs	r2, r7, r6
 8004318:	9201      	str	r2, [sp, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	079b      	lsls	r3, r3, #30
 800431e:	d100      	bne.n	8004322 <__sflush_r+0xd2>
 8004320:	694a      	ldr	r2, [r1, #20]
 8004322:	60a2      	str	r2, [r4, #8]
 8004324:	9b01      	ldr	r3, [sp, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	ddee      	ble.n	8004308 <__sflush_r+0xb8>
 800432a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800432c:	0032      	movs	r2, r6
 800432e:	001f      	movs	r7, r3
 8004330:	0028      	movs	r0, r5
 8004332:	9b01      	ldr	r3, [sp, #4]
 8004334:	6a21      	ldr	r1, [r4, #32]
 8004336:	47b8      	blx	r7
 8004338:	2800      	cmp	r0, #0
 800433a:	dc07      	bgt.n	800434c <__sflush_r+0xfc>
 800433c:	89a2      	ldrh	r2, [r4, #12]
 800433e:	2340      	movs	r3, #64	@ 0x40
 8004340:	2001      	movs	r0, #1
 8004342:	4313      	orrs	r3, r2
 8004344:	b21b      	sxth	r3, r3
 8004346:	81a3      	strh	r3, [r4, #12]
 8004348:	4240      	negs	r0, r0
 800434a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800434c:	9b01      	ldr	r3, [sp, #4]
 800434e:	1836      	adds	r6, r6, r0
 8004350:	1a1b      	subs	r3, r3, r0
 8004352:	9301      	str	r3, [sp, #4]
 8004354:	e7e6      	b.n	8004324 <__sflush_r+0xd4>
 8004356:	46c0      	nop			@ (mov r8, r8)
 8004358:	20400001 	.word	0x20400001

0800435c <_fflush_r>:
 800435c:	690b      	ldr	r3, [r1, #16]
 800435e:	b570      	push	{r4, r5, r6, lr}
 8004360:	0005      	movs	r5, r0
 8004362:	000c      	movs	r4, r1
 8004364:	2b00      	cmp	r3, #0
 8004366:	d102      	bne.n	800436e <_fflush_r+0x12>
 8004368:	2500      	movs	r5, #0
 800436a:	0028      	movs	r0, r5
 800436c:	bd70      	pop	{r4, r5, r6, pc}
 800436e:	2800      	cmp	r0, #0
 8004370:	d004      	beq.n	800437c <_fflush_r+0x20>
 8004372:	6a03      	ldr	r3, [r0, #32]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d101      	bne.n	800437c <_fflush_r+0x20>
 8004378:	f7ff f99a 	bl	80036b0 <__sinit>
 800437c:	220c      	movs	r2, #12
 800437e:	5ea3      	ldrsh	r3, [r4, r2]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f1      	beq.n	8004368 <_fflush_r+0xc>
 8004384:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004386:	07d2      	lsls	r2, r2, #31
 8004388:	d404      	bmi.n	8004394 <_fflush_r+0x38>
 800438a:	059b      	lsls	r3, r3, #22
 800438c:	d402      	bmi.n	8004394 <_fflush_r+0x38>
 800438e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004390:	f7ff fb9f 	bl	8003ad2 <__retarget_lock_acquire_recursive>
 8004394:	0028      	movs	r0, r5
 8004396:	0021      	movs	r1, r4
 8004398:	f7ff ff5a 	bl	8004250 <__sflush_r>
 800439c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800439e:	0005      	movs	r5, r0
 80043a0:	07db      	lsls	r3, r3, #31
 80043a2:	d4e2      	bmi.n	800436a <_fflush_r+0xe>
 80043a4:	89a3      	ldrh	r3, [r4, #12]
 80043a6:	059b      	lsls	r3, r3, #22
 80043a8:	d4df      	bmi.n	800436a <_fflush_r+0xe>
 80043aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043ac:	f7ff fb92 	bl	8003ad4 <__retarget_lock_release_recursive>
 80043b0:	e7db      	b.n	800436a <_fflush_r+0xe>
	...

080043b4 <__swhatbuf_r>:
 80043b4:	b570      	push	{r4, r5, r6, lr}
 80043b6:	000e      	movs	r6, r1
 80043b8:	001d      	movs	r5, r3
 80043ba:	230e      	movs	r3, #14
 80043bc:	5ec9      	ldrsh	r1, [r1, r3]
 80043be:	0014      	movs	r4, r2
 80043c0:	b096      	sub	sp, #88	@ 0x58
 80043c2:	2900      	cmp	r1, #0
 80043c4:	da0c      	bge.n	80043e0 <__swhatbuf_r+0x2c>
 80043c6:	89b2      	ldrh	r2, [r6, #12]
 80043c8:	2380      	movs	r3, #128	@ 0x80
 80043ca:	0011      	movs	r1, r2
 80043cc:	4019      	ands	r1, r3
 80043ce:	421a      	tst	r2, r3
 80043d0:	d114      	bne.n	80043fc <__swhatbuf_r+0x48>
 80043d2:	2380      	movs	r3, #128	@ 0x80
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	2000      	movs	r0, #0
 80043d8:	6029      	str	r1, [r5, #0]
 80043da:	6023      	str	r3, [r4, #0]
 80043dc:	b016      	add	sp, #88	@ 0x58
 80043de:	bd70      	pop	{r4, r5, r6, pc}
 80043e0:	466a      	mov	r2, sp
 80043e2:	f000 f853 	bl	800448c <_fstat_r>
 80043e6:	2800      	cmp	r0, #0
 80043e8:	dbed      	blt.n	80043c6 <__swhatbuf_r+0x12>
 80043ea:	23f0      	movs	r3, #240	@ 0xf0
 80043ec:	9901      	ldr	r1, [sp, #4]
 80043ee:	021b      	lsls	r3, r3, #8
 80043f0:	4019      	ands	r1, r3
 80043f2:	4b04      	ldr	r3, [pc, #16]	@ (8004404 <__swhatbuf_r+0x50>)
 80043f4:	18c9      	adds	r1, r1, r3
 80043f6:	424b      	negs	r3, r1
 80043f8:	4159      	adcs	r1, r3
 80043fa:	e7ea      	b.n	80043d2 <__swhatbuf_r+0x1e>
 80043fc:	2100      	movs	r1, #0
 80043fe:	2340      	movs	r3, #64	@ 0x40
 8004400:	e7e9      	b.n	80043d6 <__swhatbuf_r+0x22>
 8004402:	46c0      	nop			@ (mov r8, r8)
 8004404:	ffffe000 	.word	0xffffe000

08004408 <__smakebuf_r>:
 8004408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800440a:	2602      	movs	r6, #2
 800440c:	898b      	ldrh	r3, [r1, #12]
 800440e:	0005      	movs	r5, r0
 8004410:	000c      	movs	r4, r1
 8004412:	b085      	sub	sp, #20
 8004414:	4233      	tst	r3, r6
 8004416:	d007      	beq.n	8004428 <__smakebuf_r+0x20>
 8004418:	0023      	movs	r3, r4
 800441a:	3347      	adds	r3, #71	@ 0x47
 800441c:	6023      	str	r3, [r4, #0]
 800441e:	6123      	str	r3, [r4, #16]
 8004420:	2301      	movs	r3, #1
 8004422:	6163      	str	r3, [r4, #20]
 8004424:	b005      	add	sp, #20
 8004426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004428:	ab03      	add	r3, sp, #12
 800442a:	aa02      	add	r2, sp, #8
 800442c:	f7ff ffc2 	bl	80043b4 <__swhatbuf_r>
 8004430:	9f02      	ldr	r7, [sp, #8]
 8004432:	9001      	str	r0, [sp, #4]
 8004434:	0039      	movs	r1, r7
 8004436:	0028      	movs	r0, r5
 8004438:	f7ff fbba 	bl	8003bb0 <_malloc_r>
 800443c:	2800      	cmp	r0, #0
 800443e:	d108      	bne.n	8004452 <__smakebuf_r+0x4a>
 8004440:	220c      	movs	r2, #12
 8004442:	5ea3      	ldrsh	r3, [r4, r2]
 8004444:	059a      	lsls	r2, r3, #22
 8004446:	d4ed      	bmi.n	8004424 <__smakebuf_r+0x1c>
 8004448:	2203      	movs	r2, #3
 800444a:	4393      	bics	r3, r2
 800444c:	431e      	orrs	r6, r3
 800444e:	81a6      	strh	r6, [r4, #12]
 8004450:	e7e2      	b.n	8004418 <__smakebuf_r+0x10>
 8004452:	2380      	movs	r3, #128	@ 0x80
 8004454:	89a2      	ldrh	r2, [r4, #12]
 8004456:	6020      	str	r0, [r4, #0]
 8004458:	4313      	orrs	r3, r2
 800445a:	81a3      	strh	r3, [r4, #12]
 800445c:	9b03      	ldr	r3, [sp, #12]
 800445e:	6120      	str	r0, [r4, #16]
 8004460:	6167      	str	r7, [r4, #20]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00c      	beq.n	8004480 <__smakebuf_r+0x78>
 8004466:	0028      	movs	r0, r5
 8004468:	230e      	movs	r3, #14
 800446a:	5ee1      	ldrsh	r1, [r4, r3]
 800446c:	f000 f820 	bl	80044b0 <_isatty_r>
 8004470:	2800      	cmp	r0, #0
 8004472:	d005      	beq.n	8004480 <__smakebuf_r+0x78>
 8004474:	2303      	movs	r3, #3
 8004476:	89a2      	ldrh	r2, [r4, #12]
 8004478:	439a      	bics	r2, r3
 800447a:	3b02      	subs	r3, #2
 800447c:	4313      	orrs	r3, r2
 800447e:	81a3      	strh	r3, [r4, #12]
 8004480:	89a3      	ldrh	r3, [r4, #12]
 8004482:	9a01      	ldr	r2, [sp, #4]
 8004484:	4313      	orrs	r3, r2
 8004486:	81a3      	strh	r3, [r4, #12]
 8004488:	e7cc      	b.n	8004424 <__smakebuf_r+0x1c>
	...

0800448c <_fstat_r>:
 800448c:	2300      	movs	r3, #0
 800448e:	b570      	push	{r4, r5, r6, lr}
 8004490:	4d06      	ldr	r5, [pc, #24]	@ (80044ac <_fstat_r+0x20>)
 8004492:	0004      	movs	r4, r0
 8004494:	0008      	movs	r0, r1
 8004496:	0011      	movs	r1, r2
 8004498:	602b      	str	r3, [r5, #0]
 800449a:	f7fc fe6c 	bl	8001176 <_fstat>
 800449e:	1c43      	adds	r3, r0, #1
 80044a0:	d103      	bne.n	80044aa <_fstat_r+0x1e>
 80044a2:	682b      	ldr	r3, [r5, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d000      	beq.n	80044aa <_fstat_r+0x1e>
 80044a8:	6023      	str	r3, [r4, #0]
 80044aa:	bd70      	pop	{r4, r5, r6, pc}
 80044ac:	200002f0 	.word	0x200002f0

080044b0 <_isatty_r>:
 80044b0:	2300      	movs	r3, #0
 80044b2:	b570      	push	{r4, r5, r6, lr}
 80044b4:	4d06      	ldr	r5, [pc, #24]	@ (80044d0 <_isatty_r+0x20>)
 80044b6:	0004      	movs	r4, r0
 80044b8:	0008      	movs	r0, r1
 80044ba:	602b      	str	r3, [r5, #0]
 80044bc:	f7fc fe69 	bl	8001192 <_isatty>
 80044c0:	1c43      	adds	r3, r0, #1
 80044c2:	d103      	bne.n	80044cc <_isatty_r+0x1c>
 80044c4:	682b      	ldr	r3, [r5, #0]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d000      	beq.n	80044cc <_isatty_r+0x1c>
 80044ca:	6023      	str	r3, [r4, #0]
 80044cc:	bd70      	pop	{r4, r5, r6, pc}
 80044ce:	46c0      	nop			@ (mov r8, r8)
 80044d0:	200002f0 	.word	0x200002f0

080044d4 <_sbrk_r>:
 80044d4:	2300      	movs	r3, #0
 80044d6:	b570      	push	{r4, r5, r6, lr}
 80044d8:	4d06      	ldr	r5, [pc, #24]	@ (80044f4 <_sbrk_r+0x20>)
 80044da:	0004      	movs	r4, r0
 80044dc:	0008      	movs	r0, r1
 80044de:	602b      	str	r3, [r5, #0]
 80044e0:	f7fc fe6c 	bl	80011bc <_sbrk>
 80044e4:	1c43      	adds	r3, r0, #1
 80044e6:	d103      	bne.n	80044f0 <_sbrk_r+0x1c>
 80044e8:	682b      	ldr	r3, [r5, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d000      	beq.n	80044f0 <_sbrk_r+0x1c>
 80044ee:	6023      	str	r3, [r4, #0]
 80044f0:	bd70      	pop	{r4, r5, r6, pc}
 80044f2:	46c0      	nop			@ (mov r8, r8)
 80044f4:	200002f0 	.word	0x200002f0

080044f8 <memchr>:
 80044f8:	b2c9      	uxtb	r1, r1
 80044fa:	1882      	adds	r2, r0, r2
 80044fc:	4290      	cmp	r0, r2
 80044fe:	d101      	bne.n	8004504 <memchr+0xc>
 8004500:	2000      	movs	r0, #0
 8004502:	4770      	bx	lr
 8004504:	7803      	ldrb	r3, [r0, #0]
 8004506:	428b      	cmp	r3, r1
 8004508:	d0fb      	beq.n	8004502 <memchr+0xa>
 800450a:	3001      	adds	r0, #1
 800450c:	e7f6      	b.n	80044fc <memchr+0x4>
	...

08004510 <_init>:
 8004510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004512:	46c0      	nop			@ (mov r8, r8)
 8004514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004516:	bc08      	pop	{r3}
 8004518:	469e      	mov	lr, r3
 800451a:	4770      	bx	lr

0800451c <_fini>:
 800451c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451e:	46c0      	nop			@ (mov r8, r8)
 8004520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004522:	bc08      	pop	{r3}
 8004524:	469e      	mov	lr, r3
 8004526:	4770      	bx	lr
