Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:16:07 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.569        0.000                      0                  620        0.042        0.000                      0                  620        3.225        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.569        0.000                      0                  620        0.042        0.000                      0                  620        3.225        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.812ns (26.278%)  route 2.278ns (73.722%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.850     2.517    mult_pipe0/done_buf_reg[0]_0
    SLICE_X28Y89         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     2.713 r  mult_pipe0/out_tmp_reg_i_12/O
                         net (fo=1, routed)           0.413     3.126    mult_pipe0/out_tmp_reg/B[3]
    DSP48E2_X2Y36        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y36        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.314     6.695    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.790ns (25.783%)  route 2.274ns (74.217%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.850     2.517    mult_pipe0/done_buf_reg[0]_0
    SLICE_X28Y89         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     2.691 r  mult_pipe0/out_tmp0_i_21/O
                         net (fo=2, routed)           0.409     3.100    mult_pipe0/out_tmp0/A[11]
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 0.766ns (25.322%)  route 2.259ns (74.678%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.789     2.456    mult_pipe0/done_buf_reg[0]_0
    SLICE_X28Y89         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.606 r  mult_pipe0/out_tmp0_i_25/O
                         net (fo=2, routed)           0.455     3.061    mult_pipe0/out_tmp0/A[7]
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X2Y34        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.294     6.715    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.715    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.751ns (25.151%)  route 2.235ns (74.849%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.784     2.451    mult_pipe0/done_buf_reg[0]_0
    SLICE_X28Y89         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     2.586 r  mult_pipe0/out_tmp_reg_i_2/O
                         net (fo=1, routed)           0.436     3.022    mult_pipe0/out_tmp_reg/B[13]
    DSP48E2_X2Y36        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y36        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[13])
                                                     -0.291     6.718    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -3.022    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.811ns (27.538%)  route 2.134ns (72.462%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.611     2.278    mult_pipe0/done_buf_reg[0]_0
    SLICE_X27Y86         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.473 r  mult_pipe0/out_tmp0_i_16/O
                         net (fo=2, routed)           0.508     2.981    mult_pipe0/out_tmp0__0/B[16]
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -2.981    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.821ns (28.040%)  route 2.107ns (71.960%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.670     2.337    mult_pipe0/done_buf_reg[0]_0
    SLICE_X27Y86         LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.205     2.542 r  mult_pipe0/out_tmp_reg_i_14/O
                         net (fo=1, routed)           0.422     2.964    mult_pipe0/out_tmp_reg/B[1]
    DSP48E2_X2Y36        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp_reg/CLK
    DSP48E2_X2Y36        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[1])
                                                     -0.304     6.705    mult_pipe0/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.809ns (27.592%)  route 2.123ns (72.408%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.673     2.340    mult_pipe0/done_buf_reg[0]_0
    SLICE_X26Y86         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.533 r  mult_pipe0/out_tmp0__0_i_14/O
                         net (fo=1, routed)           0.435     2.968    mult_pipe0/out_tmp0__0/A[3]
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[3])
                                                     -0.293     6.716    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.737ns (25.599%)  route 2.142ns (74.401%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.602     2.269    mult_pipe0/done_buf_reg[0]_0
    SLICE_X27Y86         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.121     2.390 r  mult_pipe0/out_tmp0_i_29/O
                         net (fo=2, routed)           0.525     2.915    mult_pipe0/out_tmp0__0/B[3]
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.314     6.695    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.695    
                         arrival time                          -2.915    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.789ns (27.329%)  route 2.098ns (72.671%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.658     2.325    mult_pipe0/done_buf_reg[0]_0
    SLICE_X26Y86         LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     2.498 r  mult_pipe0/out_tmp0_i_18/O
                         net (fo=2, routed)           0.425     2.923    mult_pipe0/out_tmp0__0/B[14]
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[14])
                                                     -0.298     6.711    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -2.923    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.790ns (27.507%)  route 2.082ns (72.493%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.036     0.036    fsm2/clk
    SLICE_X35Y84         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 r  fsm2/out_reg[1]/Q
                         net (fo=20, routed)          0.316     0.449    fsm2/out_reg_n_0_[1]
    SLICE_X36Y85         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.617 f  fsm2/A_int0_0_0_write_en_INST_0_i_4/O
                         net (fo=2, routed)           0.150     0.767    fsm3/done_reg_2
    SLICE_X36Y84         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     0.867 f  fsm3/A_int0_0_0_write_en_INST_0_i_2/O
                         net (fo=18, routed)          0.368     1.235    fsm0/out_reg[0]_8
    SLICE_X34Y82         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.386 r  fsm0/A_int0_0_0_addr0[3]_INST_0_i_2/O
                         net (fo=10, routed)          0.181     1.567    fsm/out_reg[0]_1
    SLICE_X33Y83         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.667 f  fsm/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.727     2.394    mult_pipe0/done_buf_reg[0]_0
    SLICE_X27Y89         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     2.568 r  mult_pipe0/out_tmp0__0_i_3/O
                         net (fo=1, routed)           0.340     2.908    mult_pipe0/out_tmp0__0/A[14]
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=292, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X2Y35        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[14])
                                                     -0.301     6.708    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.708    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                  3.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X29Y85         FDRE                                         r  mult_pipe0/out_tmp_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_tmp_reg[13]__0/Q
                         net (fo=1, routed)           0.058     0.108    mult_pipe0/out_tmp_reg[13]__0_n_0
    SLICE_X30Y85         FDRE                                         r  mult_pipe0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X30Y85         FDRE                                         r  mult_pipe0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y85         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    bin_read0_0/clk
    SLICE_X29Y87         FDRE                                         r  bin_read0_0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[17]/Q
                         net (fo=1, routed)           0.057     0.109    v_0/out_reg[17]_1
    SLICE_X30Y87         FDRE                                         r  v_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.018     0.018    v_0/clk
    SLICE_X30Y87         FDRE                                         r  v_0/out_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y87         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.012     0.012    bin_read0_0/clk
    SLICE_X30Y85         FDRE                                         r  bin_read0_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read0_0/out_reg[10]/Q
                         net (fo=1, routed)           0.057     0.110    v_0/out_reg[10]_1
    SLICE_X30Y86         FDRE                                         r  v_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    v_0/clk
    SLICE_X30Y86         FDRE                                         r  v_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y86         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X29Y85         FDRE                                         r  mult_pipe0/out_tmp_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[2]__0/Q
                         net (fo=1, routed)           0.062     0.114    mult_pipe0/out_tmp_reg[2]__0_n_0
    SLICE_X30Y85         FDRE                                         r  mult_pipe0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X30Y85         FDRE                                         r  mult_pipe0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y85         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.012     0.012    mult_pipe0/clk
    SLICE_X30Y86         FDRE                                         r  mult_pipe0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[1]/Q
                         net (fo=1, routed)           0.065     0.116    bin_read0_0/Q[1]
    SLICE_X30Y86         FDRE                                         r  bin_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    bin_read0_0/clk
    SLICE_X30Y86         FDRE                                         r  bin_read0_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y86         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cond_computed/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (50.000%)  route 0.053ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    cond_computed/clk
    SLICE_X34Y81         FDRE                                         r  cond_computed/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  cond_computed/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.079    fsm/cond_computed_out
    SLICE_X34Y81         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     0.093 r  fsm/out[0]_i_1__9/O
                         net (fo=1, routed)           0.026     0.119    cond_computed/out_reg[0]_0
    SLICE_X34Y81         FDRE                                         r  cond_computed/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    cond_computed/clk
    SLICE_X34Y81         FDRE                                         r  cond_computed/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y81         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    cond_computed/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    cond_computed0/clk
    SLICE_X34Y84         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=4, routed)           0.032     0.083    fsm0/cond_computed0_out
    SLICE_X34Y84         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.097 r  fsm0/out[0]_i_1__12/O
                         net (fo=1, routed)           0.024     0.121    cond_computed0/out_reg[0]_0
    SLICE_X34Y84         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    cond_computed0/clk
    SLICE_X34Y84         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y84         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    bin_read0_0/clk
    SLICE_X30Y86         FDRE                                         r  bin_read0_0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[4]/Q
                         net (fo=1, routed)           0.068     0.120    v_0/out_reg[4]_1
    SLICE_X30Y85         FDRE                                         r  v_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.018     0.018    v_0/clk
    SLICE_X30Y85         FDRE                                         r  v_0/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y85         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    v_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.062ns (56.881%)  route 0.047ns (43.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    fsm1/clk
    SLICE_X36Y86         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  fsm1/out_reg[0]/Q
                         net (fo=8, routed)           0.030     0.082    fsm1/out_reg_n_0_[0]
    SLICE_X36Y86         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.105 r  fsm1/out[0]_i_1__3/O
                         net (fo=1, routed)           0.017     0.122    fsm1/fsm1_in[0]
    SLICE_X36Y86         FDRE                                         r  fsm1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.019     0.019    fsm1/clk
    SLICE_X36Y86         FDRE                                         r  fsm1/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y86         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    fsm1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.013     0.013    bin_read0_0/clk
    SLICE_X30Y87         FDRE                                         r  bin_read0_0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[18]/Q
                         net (fo=1, routed)           0.070     0.122    v_0/out_reg[18]_1
    SLICE_X30Y87         FDRE                                         r  v_0/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=292, unset)          0.018     0.018    v_0/clk
    SLICE_X30Y87         FDRE                                         r  v_0/out_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y87         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    v_0/out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X35Y82   A_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y86   A_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y85   A_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y89   A_int_read0_0/out_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y85   A_int_read0_0/out_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y85   A_int_read0_0/out_reg[13]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y86   A_int_read0_0/out_reg[14]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y86   A_int_read0_0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y82   A_int_read0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y86   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y86   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y85   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y89   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y85   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y85   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y86   A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y86   A_int_read0_0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y86   A_int_read0_0/out_reg[15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y82   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y82   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y86   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y86   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y85   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y85   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y89   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y89   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y85   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y85   A_int_read0_0/out_reg[12]/C



