{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690646877352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690646877352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 01:07:57 2023 " "Processing started: Sun Jul 30 01:07:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690646877352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690646877352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690646877352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1690646877583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/rtl/uart.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../src/rtl/tx.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/rtl/top.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../src/rtl/rx.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q mul_u.v(7) " "Verilog HDL Declaration information at mul_u.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../src/rtl/mul_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/mul_u.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1690646877650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/mul_u.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/mul_u.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_u " "Found entity 1: mul_u" {  } { { "../src/rtl/mul_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/mul_u.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q mul_s.v(7) " "Verilog HDL Declaration information at mul_s.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../src/rtl/mul_s.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/mul_s.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1690646877655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/mul_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s " "Found entity 1: mul_s" {  } { { "../src/rtl/mul_s.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/mul_s.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/gen_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/gen_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_en " "Found entity 1: gen_en" {  } { { "../src/rtl/gen_en.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/gen_en.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q divider_u.v(7) " "Verilog HDL Declaration information at divider_u.v(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../src/rtl/divider_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/divider_u.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1690646877657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/divider_u.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/divider_u.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_u " "Found entity 1: divider_u" {  } { { "../src/rtl/divider_u.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/divider_u.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/decorder.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/decorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorder " "Found entity 1: decorder" {  } { { "../src/rtl/decorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/decorder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/summer_vacation_2023/022_uart_cal_project/src/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /summer_vacation_2023/022_uart_cal_project/src/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/rtl/alu.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690646877662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690646877662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690646877667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:dut_uart " "Elaborating entity \"uart\" for hierarchy \"uart:dut_uart\"" {  } { { "../src/rtl/top.v" "dut_uart" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690646877737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_en uart:dut_uart\|gen_en:dut_gen_en " "Elaborating entity \"gen_en\" for hierarchy \"uart:dut_uart\|gen_en:dut_gen_en\"" {  } { { "../src/rtl/uart.v" "dut_gen_en" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/uart.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690646877745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:dut_uart\|rx:dut_rx " "Elaborating entity \"rx\" for hierarchy \"uart:dut_uart\|rx:dut_rx\"" {  } { { "../src/rtl/uart.v" "dut_rx" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/uart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690646877752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:dut_uart\|tx:dut_tx " "Elaborating entity \"tx\" for hierarchy \"uart:dut_uart\|tx:dut_tx\"" {  } { { "../src/rtl/uart.v" "dut_tx" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690646877765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorder decorder:dut_decorder " "Elaborating entity \"decorder\" for hierarchy \"decorder:dut_decorder\"" {  } { { "../src/rtl/top.v" "dut_decorder" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690646877779 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "done_sig decorder.v(136) " "Can't resolve multiple constant drivers for net \"done_sig\" at decorder.v(136)" {  } { { "../src/rtl/decorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/decorder.v" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690646877787 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "decorder.v(56) " "Constant driver at decorder.v(56)" {  } { { "../src/rtl/decorder.v" "" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/decorder.v" 56 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1690646877787 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "decorder:dut_decorder " "Can't elaborate user hierarchy \"decorder:dut_decorder\"" {  } { { "../src/rtl/top.v" "dut_decorder" { Text "D:/summer_vacation_2023/022_UART_CAL_PROJECT/src/rtl/top.v" 40 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690646877787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/summer_vacation_2023/022_UART_CAL_PROJECT/quartus/output_files/top.map.smsg " "Generated suppressed messages file D:/summer_vacation_2023/022_UART_CAL_PROJECT/quartus/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1690646877841 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690646877904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 30 01:07:57 2023 " "Processing ended: Sun Jul 30 01:07:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690646877904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690646877904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690646877904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690646877904 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690646878509 ""}
