# 74xxx
SystemVerilog implementation for common 74xxx series ICs with testbenches

Chips implemented:

* 3-line to 8-line decoder / demultiplexer

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Western: SN74LS138A/SN54LS138/SN54S138

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; USSR: К555ИД7 / K555ID7


* Dual 4 to 1 line selector/multiplexer

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Western: SN74LS253

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; USSR: К555КП12 / K555KP12


* Quad 2 to 1 data selector / multiplexer

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Western: SN74LS157

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; USSR: К555КП16 / K555KP16


* D flip-flop

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Western: SN74LS74

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; USSR: К555ТМ2 / K555TM2


* Presettable 4-bit binary up/down counter

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Western: SN74LS193

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; USSR: 555IE7/555ИЕ7


* Synchronous 4-bit up/down binary counter

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Western: 74sn169

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; USSR: 555IE17/555ИЕ17


* 4 bit fully synchronous binary counter

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Western: 74LS163

&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; USSR: K555IE18/К555ИЕ18


