{
  "module_name": "clk-exynos3250.c",
  "hash_id": "b5157187cf2d20645736332198afc4c4ee857ac62a1e0b15d658c989de0f4c1b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos3250.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/exynos3250.h>\n\n#include \"clk.h\"\n#include \"clk-cpu.h\"\n#include \"clk-pll.h\"\n\n#define SRC_LEFTBUS\t\t0x4200\n#define DIV_LEFTBUS\t\t0x4500\n#define GATE_IP_LEFTBUS\t\t0x4800\n#define SRC_RIGHTBUS\t\t0x8200\n#define DIV_RIGHTBUS\t\t0x8500\n#define GATE_IP_RIGHTBUS\t0x8800\n#define GATE_IP_PERIR\t\t0x8960\n#define MPLL_LOCK\t\t0xc010\n#define MPLL_CON0\t\t0xc110\n#define VPLL_LOCK\t\t0xc020\n#define VPLL_CON0\t\t0xc120\n#define UPLL_LOCK\t\t0xc030\n#define UPLL_CON0\t\t0xc130\n#define SRC_TOP0\t\t0xc210\n#define SRC_TOP1\t\t0xc214\n#define SRC_CAM\t\t\t0xc220\n#define SRC_MFC\t\t\t0xc228\n#define SRC_G3D\t\t\t0xc22c\n#define SRC_LCD\t\t\t0xc234\n#define SRC_ISP\t\t\t0xc238\n#define SRC_FSYS\t\t0xc240\n#define SRC_PERIL0\t\t0xc250\n#define SRC_PERIL1\t\t0xc254\n#define SRC_MASK_TOP\t\t0xc310\n#define SRC_MASK_CAM\t\t0xc320\n#define SRC_MASK_LCD\t\t0xc334\n#define SRC_MASK_ISP\t\t0xc338\n#define SRC_MASK_FSYS\t\t0xc340\n#define SRC_MASK_PERIL0\t\t0xc350\n#define SRC_MASK_PERIL1\t\t0xc354\n#define DIV_TOP\t\t\t0xc510\n#define DIV_CAM\t\t\t0xc520\n#define DIV_MFC\t\t\t0xc528\n#define DIV_G3D\t\t\t0xc52c\n#define DIV_LCD\t\t\t0xc534\n#define DIV_ISP\t\t\t0xc538\n#define DIV_FSYS0\t\t0xc540\n#define DIV_FSYS1\t\t0xc544\n#define DIV_FSYS2\t\t0xc548\n#define DIV_PERIL0\t\t0xc550\n#define DIV_PERIL1\t\t0xc554\n#define DIV_PERIL3\t\t0xc55c\n#define DIV_PERIL4\t\t0xc560\n#define DIV_PERIL5\t\t0xc564\n#define DIV_CAM1\t\t0xc568\n#define CLKDIV2_RATIO\t\t0xc580\n#define GATE_SCLK_CAM\t\t0xc820\n#define GATE_SCLK_MFC\t\t0xc828\n#define GATE_SCLK_G3D\t\t0xc82c\n#define GATE_SCLK_LCD\t\t0xc834\n#define GATE_SCLK_ISP_TOP\t0xc838\n#define GATE_SCLK_FSYS\t\t0xc840\n#define GATE_SCLK_PERIL\t\t0xc850\n#define GATE_IP_CAM\t\t0xc920\n#define GATE_IP_MFC\t\t0xc928\n#define GATE_IP_G3D\t\t0xc92c\n#define GATE_IP_LCD\t\t0xc934\n#define GATE_IP_ISP\t\t0xc938\n#define GATE_IP_FSYS\t\t0xc940\n#define GATE_IP_PERIL\t\t0xc950\n#define GATE_BLOCK\t\t0xc970\n#define APLL_LOCK\t\t0x14000\n#define APLL_CON0\t\t0x14100\n#define SRC_CPU\t\t\t0x14200\n#define DIV_CPU0\t\t0x14500\n#define DIV_CPU1\t\t0x14504\n#define PWR_CTRL1\t\t0x15020\n#define PWR_CTRL2\t\t0x15024\n\n \n#define PWR_CTRL1_CORE2_DOWN_RATIO(x)\t\t(((x) & 0x7) << 28)\n#define PWR_CTRL1_CORE1_DOWN_RATIO(x)\t\t(((x) & 0x7) << 16)\n#define PWR_CTRL1_DIV2_DOWN_EN\t\t\t(1 << 9)\n#define PWR_CTRL1_DIV1_DOWN_EN\t\t\t(1 << 8)\n#define PWR_CTRL1_USE_CORE3_WFE\t\t\t(1 << 7)\n#define PWR_CTRL1_USE_CORE2_WFE\t\t\t(1 << 6)\n#define PWR_CTRL1_USE_CORE1_WFE\t\t\t(1 << 5)\n#define PWR_CTRL1_USE_CORE0_WFE\t\t\t(1 << 4)\n#define PWR_CTRL1_USE_CORE3_WFI\t\t\t(1 << 3)\n#define PWR_CTRL1_USE_CORE2_WFI\t\t\t(1 << 2)\n#define PWR_CTRL1_USE_CORE1_WFI\t\t\t(1 << 1)\n#define PWR_CTRL1_USE_CORE0_WFI\t\t\t(1 << 0)\n\n \n#define CLKS_NR_MAIN\t\t\t\t(CLK_SCLK_MMC2 + 1)\n#define CLKS_NR_DMC\t\t\t\t(CLK_DIV_DMCD + 1)\n#define CLKS_NR_ISP\t\t\t\t(CLK_SCLK_MPWM_ISP + 1)\n\nstatic const unsigned long exynos3250_cmu_clk_regs[] __initconst = {\n\tSRC_LEFTBUS,\n\tDIV_LEFTBUS,\n\tGATE_IP_LEFTBUS,\n\tSRC_RIGHTBUS,\n\tDIV_RIGHTBUS,\n\tGATE_IP_RIGHTBUS,\n\tGATE_IP_PERIR,\n\tMPLL_LOCK,\n\tMPLL_CON0,\n\tVPLL_LOCK,\n\tVPLL_CON0,\n\tUPLL_LOCK,\n\tUPLL_CON0,\n\tSRC_TOP0,\n\tSRC_TOP1,\n\tSRC_CAM,\n\tSRC_MFC,\n\tSRC_G3D,\n\tSRC_LCD,\n\tSRC_ISP,\n\tSRC_FSYS,\n\tSRC_PERIL0,\n\tSRC_PERIL1,\n\tSRC_MASK_TOP,\n\tSRC_MASK_CAM,\n\tSRC_MASK_LCD,\n\tSRC_MASK_ISP,\n\tSRC_MASK_FSYS,\n\tSRC_MASK_PERIL0,\n\tSRC_MASK_PERIL1,\n\tDIV_TOP,\n\tDIV_CAM,\n\tDIV_MFC,\n\tDIV_G3D,\n\tDIV_LCD,\n\tDIV_ISP,\n\tDIV_FSYS0,\n\tDIV_FSYS1,\n\tDIV_FSYS2,\n\tDIV_PERIL0,\n\tDIV_PERIL1,\n\tDIV_PERIL3,\n\tDIV_PERIL4,\n\tDIV_PERIL5,\n\tDIV_CAM1,\n\tCLKDIV2_RATIO,\n\tGATE_SCLK_CAM,\n\tGATE_SCLK_MFC,\n\tGATE_SCLK_G3D,\n\tGATE_SCLK_LCD,\n\tGATE_SCLK_ISP_TOP,\n\tGATE_SCLK_FSYS,\n\tGATE_SCLK_PERIL,\n\tGATE_IP_CAM,\n\tGATE_IP_MFC,\n\tGATE_IP_G3D,\n\tGATE_IP_LCD,\n\tGATE_IP_ISP,\n\tGATE_IP_FSYS,\n\tGATE_IP_PERIL,\n\tGATE_BLOCK,\n\tAPLL_LOCK,\n\tSRC_CPU,\n\tDIV_CPU0,\n\tDIV_CPU1,\n\tPWR_CTRL1,\n\tPWR_CTRL2,\n};\n\n \nPNAME(mout_vpllsrc_p)\t\t= { \"fin_pll\", };\n\nPNAME(mout_apll_p)\t\t= { \"fin_pll\", \"fout_apll\", };\nPNAME(mout_mpll_p)\t\t= { \"fin_pll\", \"fout_mpll\", };\nPNAME(mout_vpll_p)\t\t= { \"fin_pll\", \"fout_vpll\", };\nPNAME(mout_upll_p)\t\t= { \"fin_pll\", \"fout_upll\", };\n\nPNAME(mout_mpll_user_p)\t\t= { \"fin_pll\", \"div_mpll_pre\", };\nPNAME(mout_epll_user_p)\t\t= { \"fin_pll\", \"mout_epll\", };\nPNAME(mout_core_p)\t\t= { \"mout_apll\", \"mout_mpll_user_c\", };\nPNAME(mout_hpm_p)\t\t= { \"mout_apll\", \"mout_mpll_user_c\", };\n\nPNAME(mout_ebi_p)\t\t= { \"div_aclk_200\", \"div_aclk_160\", };\nPNAME(mout_ebi_1_p)\t\t= { \"mout_ebi\", \"mout_vpll\", };\n\nPNAME(mout_gdl_p)\t\t= { \"mout_mpll_user_l\", };\nPNAME(mout_gdr_p)\t\t= { \"mout_mpll_user_r\", };\n\nPNAME(mout_aclk_400_mcuisp_sub_p)\n\t\t\t\t= { \"fin_pll\", \"div_aclk_400_mcuisp\", };\nPNAME(mout_aclk_266_0_p)\t= { \"div_mpll_pre\", \"mout_vpll\", };\nPNAME(mout_aclk_266_1_p)\t= { \"mout_epll_user\", };\nPNAME(mout_aclk_266_p)\t\t= { \"mout_aclk_266_0\", \"mout_aclk_266_1\", };\nPNAME(mout_aclk_266_sub_p)\t= { \"fin_pll\", \"div_aclk_266\", };\n\nPNAME(group_div_mpll_pre_p)\t= { \"div_mpll_pre\", };\nPNAME(group_epll_vpll_p)\t= { \"mout_epll_user\", \"mout_vpll\" };\nPNAME(group_sclk_p)\t\t= { \"xxti\", \"xusbxti\",\n\t\t\t\t    \"none\", \"none\",\n\t\t\t\t    \"none\", \"none\", \"div_mpll_pre\",\n\t\t\t\t    \"mout_epll_user\", \"mout_vpll\", };\nPNAME(group_sclk_audio_p)\t= { \"audiocdclk\", \"none\",\n\t\t\t\t    \"none\", \"none\",\n\t\t\t\t    \"xxti\", \"xusbxti\",\n\t\t\t\t    \"div_mpll_pre\", \"mout_epll_user\",\n\t\t\t\t    \"mout_vpll\", };\nPNAME(group_sclk_cam_blk_p)\t= { \"xxti\", \"xusbxti\",\n\t\t\t\t    \"none\", \"none\", \"none\",\n\t\t\t\t    \"none\", \"div_mpll_pre\",\n\t\t\t\t    \"mout_epll_user\", \"mout_vpll\",\n\t\t\t\t    \"none\", \"none\", \"none\",\n\t\t\t\t    \"div_cam_blk_320\", };\nPNAME(group_sclk_fimd0_p)\t= { \"xxti\", \"xusbxti\",\n\t\t\t\t    \"m_bitclkhsdiv4_2l\", \"none\",\n\t\t\t\t    \"none\", \"none\", \"div_mpll_pre\",\n\t\t\t\t    \"mout_epll_user\", \"mout_vpll\",\n\t\t\t\t    \"none\", \"none\", \"none\",\n\t\t\t\t    \"div_lcd_blk_145\", };\n\nPNAME(mout_mfc_p)\t\t= { \"mout_mfc_0\", \"mout_mfc_1\" };\nPNAME(mout_g3d_p)\t\t= { \"mout_g3d_0\", \"mout_g3d_1\" };\n\nstatic const struct samsung_fixed_factor_clock fixed_factor_clks[] __initconst = {\n\tFFACTOR(0, \"sclk_mpll_1600\", \"mout_mpll\", 1, 1, 0),\n\tFFACTOR(0, \"sclk_mpll_mif\", \"mout_mpll\", 1, 2, 0),\n\tFFACTOR(0, \"sclk_bpll\", \"fout_bpll\", 1, 2, 0),\n\tFFACTOR(0, \"div_cam_blk_320\", \"sclk_mpll_1600\", 1, 5, 0),\n\tFFACTOR(0, \"div_lcd_blk_145\", \"sclk_mpll_1600\", 1, 11, 0),\n\n\t \n\tFFACTOR(CLK_FIN_PLL, \"fin_pll\", \"xusbxti\", 1, 1, 0),\n};\n\nstatic const struct samsung_mux_clock mux_clks[] __initconst = {\n\t \n\n\t \n\tMUX(CLK_MOUT_MPLL_USER_L, \"mout_mpll_user_l\", mout_mpll_user_p,\n\t    SRC_LEFTBUS, 4, 1),\n\tMUX(CLK_MOUT_GDL, \"mout_gdl\", mout_gdl_p, SRC_LEFTBUS, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_MPLL_USER_R, \"mout_mpll_user_r\", mout_mpll_user_p,\n\t    SRC_RIGHTBUS, 4, 1),\n\tMUX(CLK_MOUT_GDR, \"mout_gdr\", mout_gdr_p, SRC_RIGHTBUS, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_EBI, \"mout_ebi\", mout_ebi_p, SRC_TOP0, 28, 1),\n\tMUX(CLK_MOUT_ACLK_200, \"mout_aclk_200\", group_div_mpll_pre_p,SRC_TOP0, 24, 1),\n\tMUX(CLK_MOUT_ACLK_160, \"mout_aclk_160\", group_div_mpll_pre_p, SRC_TOP0, 20, 1),\n\tMUX(CLK_MOUT_ACLK_100, \"mout_aclk_100\", group_div_mpll_pre_p, SRC_TOP0, 16, 1),\n\tMUX(CLK_MOUT_ACLK_266_1, \"mout_aclk_266_1\", mout_aclk_266_1_p, SRC_TOP0, 14, 1),\n\tMUX(CLK_MOUT_ACLK_266_0, \"mout_aclk_266_0\", mout_aclk_266_0_p, SRC_TOP0, 13, 1),\n\tMUX(CLK_MOUT_ACLK_266, \"mout_aclk_266\", mout_aclk_266_p, SRC_TOP0, 12, 1),\n\tMUX(CLK_MOUT_VPLL, \"mout_vpll\", mout_vpll_p, SRC_TOP0, 8, 1),\n\tMUX(CLK_MOUT_EPLL_USER, \"mout_epll_user\", mout_epll_user_p, SRC_TOP0, 4, 1),\n\tMUX(CLK_MOUT_EBI_1, \"mout_ebi_1\", mout_ebi_1_p, SRC_TOP0, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_UPLL, \"mout_upll\", mout_upll_p, SRC_TOP1, 28, 1),\n\tMUX(CLK_MOUT_ACLK_400_MCUISP_SUB, \"mout_aclk_400_mcuisp_sub\", mout_aclk_400_mcuisp_sub_p,\n\t\tSRC_TOP1, 24, 1),\n\tMUX(CLK_MOUT_ACLK_266_SUB, \"mout_aclk_266_sub\", mout_aclk_266_sub_p, SRC_TOP1, 20, 1),\n\tMUX(CLK_MOUT_MPLL, \"mout_mpll\", mout_mpll_p, SRC_TOP1, 12, 1),\n\tMUX(CLK_MOUT_ACLK_400_MCUISP, \"mout_aclk_400_mcuisp\", group_div_mpll_pre_p, SRC_TOP1, 8, 1),\n\tMUX(CLK_MOUT_VPLLSRC, \"mout_vpllsrc\", mout_vpllsrc_p, SRC_TOP1, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_CAM1, \"mout_cam1\", group_sclk_p, SRC_CAM, 20, 4),\n\tMUX(CLK_MOUT_CAM_BLK, \"mout_cam_blk\", group_sclk_cam_blk_p, SRC_CAM, 0, 4),\n\n\t \n\tMUX(CLK_MOUT_MFC, \"mout_mfc\", mout_mfc_p, SRC_MFC, 8, 1),\n\tMUX(CLK_MOUT_MFC_1, \"mout_mfc_1\", group_epll_vpll_p, SRC_MFC, 4, 1),\n\tMUX(CLK_MOUT_MFC_0, \"mout_mfc_0\", group_div_mpll_pre_p, SRC_MFC, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_G3D, \"mout_g3d\", mout_g3d_p, SRC_G3D, 8, 1),\n\tMUX(CLK_MOUT_G3D_1, \"mout_g3d_1\", group_epll_vpll_p, SRC_G3D, 4, 1),\n\tMUX(CLK_MOUT_G3D_0, \"mout_g3d_0\", group_div_mpll_pre_p, SRC_G3D, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_MIPI0, \"mout_mipi0\", group_sclk_p, SRC_LCD, 12, 4),\n\tMUX(CLK_MOUT_FIMD0, \"mout_fimd0\", group_sclk_fimd0_p, SRC_LCD, 0, 4),\n\n\t \n\tMUX(CLK_MOUT_UART_ISP, \"mout_uart_isp\", group_sclk_p, SRC_ISP, 12, 4),\n\tMUX(CLK_MOUT_SPI1_ISP, \"mout_spi1_isp\", group_sclk_p, SRC_ISP, 8, 4),\n\tMUX(CLK_MOUT_SPI0_ISP, \"mout_spi0_isp\", group_sclk_p, SRC_ISP, 4, 4),\n\n\t \n\tMUX(CLK_MOUT_TSADC, \"mout_tsadc\", group_sclk_p, SRC_FSYS, 28, 4),\n\tMUX(CLK_MOUT_MMC2, \"mout_mmc2\", group_sclk_p, SRC_FSYS, 8, 4),\n\tMUX(CLK_MOUT_MMC1, \"mout_mmc1\", group_sclk_p, SRC_FSYS, 4, 4),\n\tMUX(CLK_MOUT_MMC0, \"mout_mmc0\", group_sclk_p, SRC_FSYS, 0, 4),\n\n\t \n\tMUX(CLK_MOUT_UART2, \"mout_uart2\", group_sclk_p, SRC_PERIL0, 8, 4),\n\tMUX(CLK_MOUT_UART1, \"mout_uart1\", group_sclk_p, SRC_PERIL0, 4, 4),\n\tMUX(CLK_MOUT_UART0, \"mout_uart0\", group_sclk_p, SRC_PERIL0, 0, 4),\n\n\t \n\tMUX(CLK_MOUT_SPI1, \"mout_spi1\", group_sclk_p, SRC_PERIL1, 20, 4),\n\tMUX(CLK_MOUT_SPI0, \"mout_spi0\", group_sclk_p, SRC_PERIL1, 16, 4),\n\tMUX(CLK_MOUT_AUDIO, \"mout_audio\", group_sclk_audio_p, SRC_PERIL1, 4, 4),\n\n\t \n\tMUX(CLK_MOUT_MPLL_USER_C, \"mout_mpll_user_c\", mout_mpll_user_p,\n\t    SRC_CPU, 24, 1),\n\tMUX(CLK_MOUT_HPM, \"mout_hpm\", mout_hpm_p, SRC_CPU, 20, 1),\n\tMUX_F(CLK_MOUT_CORE, \"mout_core\", mout_core_p, SRC_CPU, 16, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tMUX_F(CLK_MOUT_APLL, \"mout_apll\", mout_apll_p, SRC_CPU, 0, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n};\n\nstatic const struct samsung_div_clock div_clks[] __initconst = {\n\t \n\n\t \n\tDIV(CLK_DIV_GPL, \"div_gpl\", \"div_gdl\", DIV_LEFTBUS, 4, 3),\n\tDIV(CLK_DIV_GDL, \"div_gdl\", \"mout_gdl\", DIV_LEFTBUS, 0, 4),\n\n\t \n\tDIV(CLK_DIV_GPR, \"div_gpr\", \"div_gdr\", DIV_RIGHTBUS, 4, 3),\n\tDIV(CLK_DIV_GDR, \"div_gdr\", \"mout_gdr\", DIV_RIGHTBUS, 0, 4),\n\n\t \n\tDIV(CLK_DIV_MPLL_PRE, \"div_mpll_pre\", \"sclk_mpll_mif\", DIV_TOP, 28, 2),\n\tDIV(CLK_DIV_ACLK_400_MCUISP, \"div_aclk_400_mcuisp\",\n\t    \"mout_aclk_400_mcuisp\", DIV_TOP, 24, 3),\n\tDIV(CLK_DIV_EBI, \"div_ebi\", \"mout_ebi_1\", DIV_TOP, 16, 3),\n\tDIV(CLK_DIV_ACLK_200, \"div_aclk_200\", \"mout_aclk_200\", DIV_TOP, 12, 3),\n\tDIV(CLK_DIV_ACLK_160, \"div_aclk_160\", \"mout_aclk_160\", DIV_TOP, 8, 3),\n\tDIV(CLK_DIV_ACLK_100, \"div_aclk_100\", \"mout_aclk_100\", DIV_TOP, 4, 4),\n\tDIV(CLK_DIV_ACLK_266, \"div_aclk_266\", \"mout_aclk_266\", DIV_TOP, 0, 3),\n\n\t \n\tDIV(CLK_DIV_CAM1, \"div_cam1\", \"mout_cam1\", DIV_CAM, 20, 4),\n\tDIV(CLK_DIV_CAM_BLK, \"div_cam_blk\", \"mout_cam_blk\", DIV_CAM, 0, 4),\n\n\t \n\tDIV(CLK_DIV_MFC, \"div_mfc\", \"mout_mfc\", DIV_MFC, 0, 4),\n\n\t \n\tDIV(CLK_DIV_G3D, \"div_g3d\", \"mout_g3d\", DIV_G3D, 0, 4),\n\n\t \n\tDIV_F(CLK_DIV_MIPI0_PRE, \"div_mipi0_pre\", \"div_mipi0\", DIV_LCD, 20, 4,\n\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_MIPI0, \"div_mipi0\", \"mout_mipi0\", DIV_LCD, 16, 4),\n\tDIV(CLK_DIV_FIMD0, \"div_fimd0\", \"mout_fimd0\", DIV_LCD, 0, 4),\n\n\t \n\tDIV(CLK_DIV_UART_ISP, \"div_uart_isp\", \"mout_uart_isp\", DIV_ISP, 28, 4),\n\tDIV_F(CLK_DIV_SPI1_ISP_PRE, \"div_spi1_isp_pre\", \"div_spi1_isp\",\n\t\tDIV_ISP, 20, 8, CLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_SPI1_ISP, \"div_spi1_isp\", \"mout_spi1_isp\", DIV_ISP, 16, 4),\n\tDIV_F(CLK_DIV_SPI0_ISP_PRE, \"div_spi0_isp_pre\", \"div_spi0_isp\",\n\t\tDIV_ISP, 8, 8, CLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_SPI0_ISP, \"div_spi0_isp\", \"mout_spi0_isp\", DIV_ISP, 4, 4),\n\n\t \n\tDIV_F(CLK_DIV_TSADC_PRE, \"div_tsadc_pre\", \"div_tsadc\", DIV_FSYS0, 8, 8,\n\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_TSADC, \"div_tsadc\", \"mout_tsadc\", DIV_FSYS0, 0, 4),\n\n\t \n\tDIV_F(CLK_DIV_MMC1_PRE, \"div_mmc1_pre\", \"div_mmc1\", DIV_FSYS1, 24, 8,\n\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_MMC1, \"div_mmc1\", \"mout_mmc1\", DIV_FSYS1, 16, 4),\n\tDIV_F(CLK_DIV_MMC0_PRE, \"div_mmc0_pre\", \"div_mmc0\", DIV_FSYS1, 8, 8,\n\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_MMC0, \"div_mmc0\", \"mout_mmc0\", DIV_FSYS1, 0, 4),\n\n\t \n\tDIV_F(CLK_DIV_MMC2_PRE, \"div_mmc2_pre\", \"div_mmc2\", DIV_FSYS2, 8, 8,\n\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_MMC2, \"div_mmc2\", \"mout_mmc2\", DIV_FSYS2, 0, 4),\n\n\t \n\tDIV(CLK_DIV_UART2, \"div_uart2\", \"mout_uart2\", DIV_PERIL0, 8, 4),\n\tDIV(CLK_DIV_UART1, \"div_uart1\", \"mout_uart1\", DIV_PERIL0, 4, 4),\n\tDIV(CLK_DIV_UART0, \"div_uart0\", \"mout_uart0\", DIV_PERIL0, 0, 4),\n\n\t \n\tDIV_F(CLK_DIV_SPI1_PRE, \"div_spi1_pre\", \"div_spi1\", DIV_PERIL1, 24, 8,\n\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_SPI1, \"div_spi1\", \"mout_spi1\", DIV_PERIL1, 16, 4),\n\tDIV_F(CLK_DIV_SPI0_PRE, \"div_spi0_pre\", \"div_spi0\", DIV_PERIL1, 8, 8,\n\t\tCLK_SET_RATE_PARENT, 0),\n\tDIV(CLK_DIV_SPI0, \"div_spi0\", \"mout_spi0\", DIV_PERIL1, 0, 4),\n\n\t \n\tDIV(CLK_DIV_PCM, \"div_pcm\", \"div_audio\", DIV_PERIL4, 20, 8),\n\tDIV(CLK_DIV_AUDIO, \"div_audio\", \"mout_audio\", DIV_PERIL4, 16, 4),\n\n\t \n\tDIV(CLK_DIV_I2S, \"div_i2s\", \"div_audio\", DIV_PERIL5, 8, 6),\n\n\t \n\tDIV(CLK_DIV_CORE2, \"div_core2\", \"div_core\", DIV_CPU0, 28, 3),\n\tDIV(CLK_DIV_APLL, \"div_apll\", \"mout_apll\", DIV_CPU0, 24, 3),\n\tDIV(CLK_DIV_PCLK_DBG, \"div_pclk_dbg\", \"div_core2\", DIV_CPU0, 20, 3),\n\tDIV(CLK_DIV_ATB, \"div_atb\", \"div_core2\", DIV_CPU0, 16, 3),\n\tDIV(CLK_DIV_COREM, \"div_corem\", \"div_core2\", DIV_CPU0, 4, 3),\n\tDIV(CLK_DIV_CORE, \"div_core\", \"mout_core\", DIV_CPU0, 0, 3),\n\n\t \n\tDIV(CLK_DIV_HPM, \"div_hpm\", \"div_copy\", DIV_CPU1, 4, 3),\n\tDIV(CLK_DIV_COPY, \"div_copy\", \"mout_hpm\", DIV_CPU1, 0, 3),\n};\n\nstatic const struct samsung_gate_clock gate_clks[] __initconst = {\n\t \n\n\t \n\tGATE(CLK_ASYNC_G3D, \"async_g3d\", \"div_aclk_100\", GATE_IP_LEFTBUS, 6,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ASYNC_MFCL, \"async_mfcl\", \"div_aclk_100\", GATE_IP_LEFTBUS, 4,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMULEFT, \"ppmuleft\", \"div_aclk_100\", GATE_IP_LEFTBUS, 1,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GPIO_LEFT, \"gpio_left\", \"div_aclk_100\", GATE_IP_LEFTBUS, 0,\n\t\tCLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_ASYNC_ISPMX, \"async_ispmx\", \"div_aclk_100\",\n\t\tGATE_IP_RIGHTBUS, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ASYNC_FSYSD, \"async_fsysd\", \"div_aclk_100\",\n\t\tGATE_IP_RIGHTBUS, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ASYNC_LCD0X, \"async_lcd0x\", \"div_aclk_100\",\n\t\tGATE_IP_RIGHTBUS, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ASYNC_CAMX, \"async_camx\", \"div_aclk_100\", GATE_IP_RIGHTBUS, 2,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMURIGHT, \"ppmuright\", \"div_aclk_100\", GATE_IP_RIGHTBUS, 1,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GPIO_RIGHT, \"gpio_right\", \"div_aclk_100\", GATE_IP_RIGHTBUS, 0,\n\t\tCLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_MONOCNT, \"monocnt\", \"div_aclk_100\", GATE_IP_PERIR, 22,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC6, \"tzpc6\", \"div_aclk_100\", GATE_IP_PERIR, 21,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PROVISIONKEY1, \"provisionkey1\", \"div_aclk_100\",\n\t\tGATE_IP_PERIR, 20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PROVISIONKEY0, \"provisionkey0\", \"div_aclk_100\",\n\t\tGATE_IP_PERIR, 19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CMU_ISPPART, \"cmu_isppart\", \"div_aclk_100\", GATE_IP_PERIR, 18,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TMU_APBIF, \"tmu_apbif\", \"div_aclk_100\",\n\t\tGATE_IP_PERIR, 17, 0, 0),\n\tGATE(CLK_KEYIF, \"keyif\", \"div_aclk_100\", GATE_IP_PERIR, 16, 0, 0),\n\tGATE(CLK_RTC, \"rtc\", \"div_aclk_100\", GATE_IP_PERIR, 15, 0, 0),\n\tGATE(CLK_WDT, \"wdt\", \"div_aclk_100\", GATE_IP_PERIR, 14, 0, 0),\n\tGATE(CLK_MCT, \"mct\", \"div_aclk_100\", GATE_IP_PERIR, 13, 0, 0),\n\tGATE(CLK_SECKEY, \"seckey\", \"div_aclk_100\", GATE_IP_PERIR, 12,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC5, \"tzpc5\", \"div_aclk_100\", GATE_IP_PERIR, 10,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC4, \"tzpc4\", \"div_aclk_100\", GATE_IP_PERIR, 9,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC3, \"tzpc3\", \"div_aclk_100\", GATE_IP_PERIR, 8,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC2, \"tzpc2\", \"div_aclk_100\", GATE_IP_PERIR, 7,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC1, \"tzpc1\", \"div_aclk_100\", GATE_IP_PERIR, 6,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_TZPC0, \"tzpc0\", \"div_aclk_100\", GATE_IP_PERIR, 5,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CMU_COREPART, \"cmu_corepart\", \"div_aclk_100\", GATE_IP_PERIR, 4,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CMU_TOPPART, \"cmu_toppart\", \"div_aclk_100\", GATE_IP_PERIR, 3,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PMU_APBIF, \"pmu_apbif\", \"div_aclk_100\", GATE_IP_PERIR, 2,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SYSREG, \"sysreg\", \"div_aclk_100\", GATE_IP_PERIR, 1,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CHIP_ID, \"chip_id\", \"div_aclk_100\", GATE_IP_PERIR, 0,\n\t\tCLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_JPEG, \"sclk_jpeg\", \"div_cam_blk\",\n\t\tGATE_SCLK_CAM, 8, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_M2MSCALER, \"sclk_m2mscaler\", \"div_cam_blk\",\n\t\tGATE_SCLK_CAM, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_GSCALER1, \"sclk_gscaler1\", \"div_cam_blk\",\n\t\tGATE_SCLK_CAM, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_GSCALER0, \"sclk_gscaler0\", \"div_cam_blk\",\n\t\tGATE_SCLK_CAM, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_MFC, \"sclk_mfc\", \"div_mfc\",\n\t\tGATE_SCLK_MFC, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_G3D, \"sclk_g3d\", \"div_g3d\",\n\t\tGATE_SCLK_G3D, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_MIPIDPHY2L, \"sclk_mipidphy2l\", \"div_mipi0\",\n\t\tGATE_SCLK_LCD, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MIPI0, \"sclk_mipi0\", \"div_mipi0_pre\",\n\t\tGATE_SCLK_LCD, 3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_FIMD0, \"sclk_fimd0\", \"div_fimd0\",\n\t\tGATE_SCLK_LCD, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_CAM1, \"sclk_cam1\", \"div_cam1\",\n\t\tGATE_SCLK_ISP_TOP, 4, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART_ISP, \"sclk_uart_isp\", \"div_uart_isp\",\n\t\tGATE_SCLK_ISP_TOP, 3, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1_ISP, \"sclk_spi1_isp\", \"div_spi1_isp\",\n\t\tGATE_SCLK_ISP_TOP, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0_ISP, \"sclk_spi0_isp\", \"div_spi0_isp\",\n\t\tGATE_SCLK_ISP_TOP, 1, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_UPLL, \"sclk_upll\", \"mout_upll\", GATE_SCLK_FSYS, 10, 0, 0),\n\tGATE(CLK_SCLK_TSADC, \"sclk_tsadc\", \"div_tsadc_pre\",\n\t\tGATE_SCLK_FSYS, 9, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_EBI, \"sclk_ebi\", \"div_ebi\",\n\t\tGATE_SCLK_FSYS, 6, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC2, \"sclk_mmc2\", \"div_mmc2_pre\",\n\t\tGATE_SCLK_FSYS, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC1, \"sclk_mmc1\", \"div_mmc1_pre\",\n\t\tGATE_SCLK_FSYS, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_MMC0, \"sclk_mmc0\", \"div_mmc0_pre\",\n\t\tGATE_SCLK_FSYS, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_SCLK_I2S, \"sclk_i2s\", \"div_i2s\",\n\t\tGATE_SCLK_PERIL, 18, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_PCM, \"sclk_pcm\", \"div_pcm\",\n\t\tGATE_SCLK_PERIL, 16, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI1, \"sclk_spi1\", \"div_spi1_pre\",\n\t\tGATE_SCLK_PERIL, 7, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_SPI0, \"sclk_spi0\", \"div_spi0_pre\",\n\t\tGATE_SCLK_PERIL, 6, CLK_SET_RATE_PARENT, 0),\n\n\tGATE(CLK_SCLK_UART2, \"sclk_uart2\", \"div_uart2\",\n\t\tGATE_SCLK_PERIL, 2, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART1, \"sclk_uart1\", \"div_uart1\",\n\t\tGATE_SCLK_PERIL, 1, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_SCLK_UART0, \"sclk_uart0\", \"div_uart0\",\n\t\tGATE_SCLK_PERIL, 0, CLK_SET_RATE_PARENT, 0),\n\n\t \n\tGATE(CLK_QEJPEG, \"qejpeg\", \"div_cam_blk_320\", GATE_IP_CAM, 19,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PIXELASYNCM1, \"pixelasyncm1\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PIXELASYNCM0, \"pixelasyncm0\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMUCAMIF, \"ppmucamif\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QEM2MSCALER, \"qem2mscaler\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QEGSCALER1, \"qegscaler1\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QEGSCALER0, \"qegscaler0\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMUJPEG, \"smmujpeg\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 11, 0, 0),\n\tGATE(CLK_SMMUM2M2SCALER, \"smmum2m2scaler\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 9, 0, 0),\n\tGATE(CLK_SMMUGSCALER1, \"smmugscaler1\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 8, 0, 0),\n\tGATE(CLK_SMMUGSCALER0, \"smmugscaler0\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 7, 0, 0),\n\tGATE(CLK_JPEG, \"jpeg\", \"div_cam_blk_320\", GATE_IP_CAM, 6, 0, 0),\n\tGATE(CLK_M2MSCALER, \"m2mscaler\", \"div_cam_blk_320\",\n\t\tGATE_IP_CAM, 2, 0, 0),\n\tGATE(CLK_GSCALER1, \"gscaler1\", \"div_cam_blk_320\", GATE_IP_CAM, 1, 0, 0),\n\tGATE(CLK_GSCALER0, \"gscaler0\", \"div_cam_blk_320\", GATE_IP_CAM, 0, 0, 0),\n\n\t \n\tGATE(CLK_QEMFC, \"qemfc\", \"div_aclk_200\", GATE_IP_MFC, 5,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMUMFC_L, \"ppmumfc_l\", \"div_aclk_200\", GATE_IP_MFC, 3,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMUMFC_L, \"smmumfc_l\", \"div_aclk_200\", GATE_IP_MFC, 1, 0, 0),\n\tGATE(CLK_MFC, \"mfc\", \"div_aclk_200\", GATE_IP_MFC, 0, 0, 0),\n\n\t \n\tGATE(CLK_SMMUG3D, \"smmug3d\", \"div_aclk_200\", GATE_IP_G3D, 3, 0, 0),\n\tGATE(CLK_QEG3D, \"qeg3d\", \"div_aclk_200\", GATE_IP_G3D, 2,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMUG3D, \"ppmug3d\", \"div_aclk_200\", GATE_IP_G3D, 1,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_G3D, \"g3d\", \"div_aclk_200\", GATE_IP_G3D, 0, 0, 0),\n\n\t \n\tGATE(CLK_QE_CH1_LCD, \"qe_ch1_lcd\", \"div_aclk_160\", GATE_IP_LCD, 7,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_CH0_LCD, \"qe_ch0_lcd\", \"div_aclk_160\", GATE_IP_LCD, 6,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMULCD0, \"ppmulcd0\", \"div_aclk_160\", GATE_IP_LCD, 5,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMUFIMD0, \"smmufimd0\", \"div_aclk_160\", GATE_IP_LCD, 4, 0, 0),\n\tGATE(CLK_DSIM0, \"dsim0\", \"div_aclk_160\", GATE_IP_LCD, 3, 0, 0),\n\tGATE(CLK_SMIES, \"smies\", \"div_aclk_160\", GATE_IP_LCD, 2, 0, 0),\n\tGATE(CLK_FIMD0, \"fimd0\", \"div_aclk_160\", GATE_IP_LCD, 0, 0, 0),\n\n\t \n\tGATE(CLK_CAM1, \"cam1\", \"mout_aclk_266_sub\", GATE_IP_ISP, 5, 0, 0),\n\tGATE(CLK_UART_ISP_TOP, \"uart_isp_top\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP, 3, 0, 0),\n\tGATE(CLK_SPI1_ISP_TOP, \"spi1_isp_top\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP, 2, 0, 0),\n\tGATE(CLK_SPI0_ISP_TOP, \"spi0_isp_top\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP, 1, 0, 0),\n\n\t \n\tGATE(CLK_TSADC, \"tsadc\", \"div_aclk_200\", GATE_IP_FSYS, 20, 0, 0),\n\tGATE(CLK_PPMUFILE, \"ppmufile\", \"div_aclk_200\", GATE_IP_FSYS, 17,\n\t\tCLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_USBOTG, \"usbotg\", \"div_aclk_200\", GATE_IP_FSYS, 13, 0, 0),\n\tGATE(CLK_USBHOST, \"usbhost\", \"div_aclk_200\", GATE_IP_FSYS, 12, 0, 0),\n\tGATE(CLK_SROMC, \"sromc\", \"div_aclk_200\", GATE_IP_FSYS, 11, 0, 0),\n\tGATE(CLK_SDMMC2, \"sdmmc2\", \"div_aclk_200\", GATE_IP_FSYS, 7, 0, 0),\n\tGATE(CLK_SDMMC1, \"sdmmc1\", \"div_aclk_200\", GATE_IP_FSYS, 6, 0, 0),\n\tGATE(CLK_SDMMC0, \"sdmmc0\", \"div_aclk_200\", GATE_IP_FSYS, 5, 0, 0),\n\tGATE(CLK_PDMA1, \"pdma1\", \"div_aclk_200\", GATE_IP_FSYS, 1, 0, 0),\n\tGATE(CLK_PDMA0, \"pdma0\", \"div_aclk_200\", GATE_IP_FSYS, 0, 0, 0),\n\n\t \n\tGATE(CLK_PWM, \"pwm\", \"div_aclk_100\", GATE_IP_PERIL, 24, 0, 0),\n\tGATE(CLK_PCM, \"pcm\", \"div_aclk_100\", GATE_IP_PERIL, 23, 0, 0),\n\tGATE(CLK_I2S, \"i2s\", \"div_aclk_100\", GATE_IP_PERIL, 21, 0, 0),\n\tGATE(CLK_SPI1, \"spi1\", \"div_aclk_100\", GATE_IP_PERIL, 17, 0, 0),\n\tGATE(CLK_SPI0, \"spi0\", \"div_aclk_100\", GATE_IP_PERIL, 16, 0, 0),\n\tGATE(CLK_I2C7, \"i2c7\", \"div_aclk_100\", GATE_IP_PERIL, 13, 0, 0),\n\tGATE(CLK_I2C6, \"i2c6\", \"div_aclk_100\", GATE_IP_PERIL, 12, 0, 0),\n\tGATE(CLK_I2C5, \"i2c5\", \"div_aclk_100\", GATE_IP_PERIL, 11, 0, 0),\n\tGATE(CLK_I2C4, \"i2c4\", \"div_aclk_100\", GATE_IP_PERIL, 10, 0, 0),\n\tGATE(CLK_I2C3, \"i2c3\", \"div_aclk_100\", GATE_IP_PERIL, 9, 0, 0),\n\tGATE(CLK_I2C2, \"i2c2\", \"div_aclk_100\", GATE_IP_PERIL, 8, 0, 0),\n\tGATE(CLK_I2C1, \"i2c1\", \"div_aclk_100\", GATE_IP_PERIL, 7, 0, 0),\n\tGATE(CLK_I2C0, \"i2c0\", \"div_aclk_100\", GATE_IP_PERIL, 6, 0, 0),\n\tGATE(CLK_UART2, \"uart2\", \"div_aclk_100\", GATE_IP_PERIL, 2, 0, 0),\n\tGATE(CLK_UART1, \"uart1\", \"div_aclk_100\", GATE_IP_PERIL, 1, 0, 0),\n\tGATE(CLK_UART0, \"uart0\", \"div_aclk_100\", GATE_IP_PERIL, 0, 0, 0),\n};\n\n \nstatic const struct samsung_pll_rate_table exynos3250_pll_rates[] __initconst = {\n\tPLL_35XX_RATE(24 * MHZ, 1200000000, 400, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ, 1100000000, 275, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ, 1066000000, 533, 6, 1),\n\tPLL_35XX_RATE(24 * MHZ, 1000000000, 250, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ,  960000000, 320, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ,  900000000, 300, 4, 1),\n\tPLL_35XX_RATE(24 * MHZ,  850000000, 425, 6, 1),\n\tPLL_35XX_RATE(24 * MHZ,  800000000, 200, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ,  700000000, 175, 3, 1),\n\tPLL_35XX_RATE(24 * MHZ,  667000000, 667, 12, 1),\n\tPLL_35XX_RATE(24 * MHZ,  600000000, 400, 4, 2),\n\tPLL_35XX_RATE(24 * MHZ,  533000000, 533, 6, 2),\n\tPLL_35XX_RATE(24 * MHZ,  520000000, 260, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ,  500000000, 250, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ,  400000000, 200, 3, 2),\n\tPLL_35XX_RATE(24 * MHZ,  200000000, 200, 3, 3),\n\tPLL_35XX_RATE(24 * MHZ,  100000000, 200, 3, 4),\n\t{   }\n};\n\n \nstatic const struct samsung_pll_rate_table exynos3250_epll_rates[] __initconst = {\n\tPLL_36XX_RATE(24 * MHZ, 800000000, 200, 3, 1,     0),\n\tPLL_36XX_RATE(24 * MHZ, 288000000,  96, 2, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 192000000, 128, 2, 3,     0),\n\tPLL_36XX_RATE(24 * MHZ, 144000000,  96, 2, 3,     0),\n\tPLL_36XX_RATE(24 * MHZ,  96000000, 128, 2, 4,     0),\n\tPLL_36XX_RATE(24 * MHZ,  84000000, 112, 2, 4,     0),\n\tPLL_36XX_RATE(24 * MHZ,  80000003, 106, 2, 4, 43691),\n\tPLL_36XX_RATE(24 * MHZ,  73728000,  98, 2, 4, 19923),\n\tPLL_36XX_RATE(24 * MHZ,  67737598, 270, 3, 5, 62285),\n\tPLL_36XX_RATE(24 * MHZ,  65535999, 174, 2, 5, 49982),\n\tPLL_36XX_RATE(24 * MHZ,  50000000, 200, 3, 5,     0),\n\tPLL_36XX_RATE(24 * MHZ,  49152002, 131, 2, 5,  4719),\n\tPLL_36XX_RATE(24 * MHZ,  48000000, 128, 2, 5,     0),\n\tPLL_36XX_RATE(24 * MHZ,  45158401, 180, 3, 5, 41524),\n\t{   }\n};\n\n \nstatic const struct samsung_pll_rate_table exynos3250_vpll_rates[] __initconst = {\n\tPLL_36XX_RATE(24 * MHZ, 600000000, 100, 2, 1,     0),\n\tPLL_36XX_RATE(24 * MHZ, 533000000, 266, 3, 2, 32768),\n\tPLL_36XX_RATE(24 * MHZ, 519230987, 173, 2, 2,  5046),\n\tPLL_36XX_RATE(24 * MHZ, 500000000, 250, 3, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 445500000, 148, 2, 2, 32768),\n\tPLL_36XX_RATE(24 * MHZ, 445055007, 148, 2, 2, 23047),\n\tPLL_36XX_RATE(24 * MHZ, 400000000, 200, 3, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 371250000, 123, 2, 2, 49152),\n\tPLL_36XX_RATE(24 * MHZ, 370878997, 185, 3, 2, 28803),\n\tPLL_36XX_RATE(24 * MHZ, 340000000, 170, 3, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 335000015, 111, 2, 2, 43691),\n\tPLL_36XX_RATE(24 * MHZ, 333000000, 111, 2, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 330000000, 110, 2, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 320000015, 106, 2, 2, 43691),\n\tPLL_36XX_RATE(24 * MHZ, 300000000, 100, 2, 2,     0),\n\tPLL_36XX_RATE(24 * MHZ, 275000000, 275, 3, 3,     0),\n\tPLL_36XX_RATE(24 * MHZ, 222750000, 148, 2, 3, 32768),\n\tPLL_36XX_RATE(24 * MHZ, 222528007, 148, 2, 3, 23069),\n\tPLL_36XX_RATE(24 * MHZ, 160000000, 160, 3, 3,     0),\n\tPLL_36XX_RATE(24 * MHZ, 148500000,  99, 2, 3,     0),\n\tPLL_36XX_RATE(24 * MHZ, 148352005,  98, 2, 3, 59070),\n\tPLL_36XX_RATE(24 * MHZ, 108000000, 144, 2, 4,     0),\n\tPLL_36XX_RATE(24 * MHZ,  74250000,  99, 2, 4,     0),\n\tPLL_36XX_RATE(24 * MHZ,  74176002,  98, 2, 4, 59070),\n\tPLL_36XX_RATE(24 * MHZ,  54054000, 216, 3, 5, 14156),\n\tPLL_36XX_RATE(24 * MHZ,  54000000, 144, 2, 5,     0),\n\t{   }\n};\n\nstatic const struct samsung_pll_clock exynos3250_plls[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_APLL, \"fout_apll\", \"fin_pll\",\n\t\tAPLL_LOCK, APLL_CON0, exynos3250_pll_rates),\n\tPLL(pll_35xx, CLK_FOUT_MPLL, \"fout_mpll\", \"fin_pll\",\n\t\t\tMPLL_LOCK, MPLL_CON0, exynos3250_pll_rates),\n\tPLL(pll_36xx, CLK_FOUT_VPLL, \"fout_vpll\", \"fin_pll\",\n\t\t\tVPLL_LOCK, VPLL_CON0, exynos3250_vpll_rates),\n\tPLL(pll_35xx, CLK_FOUT_UPLL, \"fout_upll\", \"fin_pll\",\n\t\t\tUPLL_LOCK, UPLL_CON0, exynos3250_pll_rates),\n};\n\n#define E3250_CPU_DIV0(apll, pclk_dbg, atb, corem)\t\t\t\\\n\t\t(((apll) << 24) | ((pclk_dbg) << 20) | ((atb) << 16) |\t\\\n\t\t((corem) << 4))\n#define E3250_CPU_DIV1(hpm, copy)\t\t\t\t\t\\\n\t\t(((hpm) << 4) | ((copy) << 0))\n\nstatic const struct exynos_cpuclk_cfg_data e3250_armclk_d[] __initconst = {\n\t{ 1000000, E3250_CPU_DIV0(1, 7, 4, 1), E3250_CPU_DIV1(7, 7), },\n\t{  900000, E3250_CPU_DIV0(1, 7, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  800000, E3250_CPU_DIV0(1, 7, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  700000, E3250_CPU_DIV0(1, 7, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  600000, E3250_CPU_DIV0(1, 7, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  500000, E3250_CPU_DIV0(1, 7, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  400000, E3250_CPU_DIV0(1, 7, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  300000, E3250_CPU_DIV0(1, 5, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  200000, E3250_CPU_DIV0(1, 3, 3, 1), E3250_CPU_DIV1(7, 7), },\n\t{  100000, E3250_CPU_DIV0(1, 1, 1, 1), E3250_CPU_DIV1(7, 7), },\n\t{  0 },\n};\n\nstatic const struct samsung_cpu_clock exynos3250_cpu_clks[] __initconst = {\n\tCPU_CLK(CLK_ARM_CLK, \"armclk\", CLK_MOUT_APLL, CLK_MOUT_MPLL_USER_C,\n\t\t\tCLK_CPU_HAS_DIV1, 0x14200, e3250_armclk_d),\n};\n\nstatic void __init exynos3_core_down_clock(void __iomem *reg_base)\n{\n\tunsigned int tmp;\n\n\t \n\ttmp = (PWR_CTRL1_CORE2_DOWN_RATIO(7) | PWR_CTRL1_CORE1_DOWN_RATIO(7) |\n\t\tPWR_CTRL1_DIV2_DOWN_EN | PWR_CTRL1_DIV1_DOWN_EN |\n\t\tPWR_CTRL1_USE_CORE1_WFE | PWR_CTRL1_USE_CORE0_WFE |\n\t\tPWR_CTRL1_USE_CORE1_WFI | PWR_CTRL1_USE_CORE0_WFI);\n\t__raw_writel(tmp, reg_base + PWR_CTRL1);\n\n\t \n\t__raw_writel(0x0, reg_base + PWR_CTRL2);\n}\n\nstatic const struct samsung_cmu_info cmu_info __initconst = {\n\t.pll_clks\t\t= exynos3250_plls,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(exynos3250_plls),\n\t.mux_clks\t\t= mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(mux_clks),\n\t.div_clks\t\t= div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(div_clks),\n\t.gate_clks\t\t= gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(gate_clks),\n\t.fixed_factor_clks\t= fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(fixed_factor_clks),\n\t.cpu_clks\t\t= exynos3250_cpu_clks,\n\t.nr_cpu_clks\t\t= ARRAY_SIZE(exynos3250_cpu_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_MAIN,\n\t.clk_regs\t\t= exynos3250_cmu_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(exynos3250_cmu_clk_regs),\n};\n\nstatic void __init exynos3250_cmu_init(struct device_node *np)\n{\n\tstruct samsung_clk_provider *ctx;\n\n\tctx = samsung_cmu_register_one(np, &cmu_info);\n\tif (!ctx)\n\t\treturn;\n\n\texynos3_core_down_clock(ctx->reg_base);\n}\nCLK_OF_DECLARE(exynos3250_cmu, \"samsung,exynos3250-cmu\", exynos3250_cmu_init);\n\n \n\n#define BPLL_LOCK\t\t0x0118\n#define BPLL_CON0\t\t0x0218\n#define BPLL_CON1\t\t0x021c\n#define BPLL_CON2\t\t0x0220\n#define SRC_DMC\t\t\t0x0300\n#define DIV_DMC1\t\t0x0504\n#define GATE_BUS_DMC0\t\t0x0700\n#define GATE_BUS_DMC1\t\t0x0704\n#define GATE_BUS_DMC2\t\t0x0708\n#define GATE_BUS_DMC3\t\t0x070c\n#define GATE_SCLK_DMC\t\t0x0800\n#define GATE_IP_DMC0\t\t0x0900\n#define GATE_IP_DMC1\t\t0x0904\n#define EPLL_LOCK\t\t0x1110\n#define EPLL_CON0\t\t0x1114\n#define EPLL_CON1\t\t0x1118\n#define EPLL_CON2\t\t0x111c\n#define SRC_EPLL\t\t0x1120\n\nstatic const unsigned long exynos3250_cmu_dmc_clk_regs[] __initconst = {\n\tBPLL_LOCK,\n\tBPLL_CON0,\n\tBPLL_CON1,\n\tBPLL_CON2,\n\tSRC_DMC,\n\tDIV_DMC1,\n\tGATE_BUS_DMC0,\n\tGATE_BUS_DMC1,\n\tGATE_BUS_DMC2,\n\tGATE_BUS_DMC3,\n\tGATE_SCLK_DMC,\n\tGATE_IP_DMC0,\n\tGATE_IP_DMC1,\n\tEPLL_LOCK,\n\tEPLL_CON0,\n\tEPLL_CON1,\n\tEPLL_CON2,\n\tSRC_EPLL,\n};\n\nPNAME(mout_epll_p)\t= { \"fin_pll\", \"fout_epll\", };\nPNAME(mout_bpll_p)\t= { \"fin_pll\", \"fout_bpll\", };\nPNAME(mout_mpll_mif_p)\t= { \"fin_pll\", \"sclk_mpll_mif\", };\nPNAME(mout_dphy_p)\t= { \"mout_mpll_mif\", \"mout_bpll\", };\n\nstatic const struct samsung_mux_clock dmc_mux_clks[] __initconst = {\n\t \n\n\t \n\tMUX(CLK_MOUT_MPLL_MIF, \"mout_mpll_mif\", mout_mpll_mif_p, SRC_DMC, 12, 1),\n\tMUX(CLK_MOUT_BPLL, \"mout_bpll\", mout_bpll_p, SRC_DMC, 10, 1),\n\tMUX(CLK_MOUT_DPHY, \"mout_dphy\", mout_dphy_p, SRC_DMC, 8, 1),\n\tMUX(CLK_MOUT_DMC_BUS, \"mout_dmc_bus\", mout_dphy_p, SRC_DMC,  4, 1),\n\n\t \n\tMUX(CLK_MOUT_EPLL, \"mout_epll\", mout_epll_p, SRC_EPLL, 4, 1),\n};\n\nstatic const struct samsung_div_clock dmc_div_clks[] __initconst = {\n\t \n\n\t \n\tDIV(CLK_DIV_DMC, \"div_dmc\", \"div_dmc_pre\", DIV_DMC1, 27, 3),\n\tDIV(CLK_DIV_DPHY, \"div_dphy\", \"mout_dphy\", DIV_DMC1, 23, 3),\n\tDIV(CLK_DIV_DMC_PRE, \"div_dmc_pre\", \"mout_dmc_bus\", DIV_DMC1, 19, 2),\n\tDIV(CLK_DIV_DMCP, \"div_dmcp\", \"div_dmcd\", DIV_DMC1, 15, 3),\n\tDIV(CLK_DIV_DMCD, \"div_dmcd\", \"div_dmc\", DIV_DMC1, 11, 3),\n};\n\nstatic const struct samsung_pll_clock exynos3250_dmc_plls[] __initconst = {\n\tPLL(pll_35xx, CLK_FOUT_BPLL, \"fout_bpll\", \"fin_pll\",\n\t\tBPLL_LOCK, BPLL_CON0, exynos3250_pll_rates),\n\tPLL(pll_36xx, CLK_FOUT_EPLL, \"fout_epll\", \"fin_pll\",\n\t\tEPLL_LOCK, EPLL_CON0, exynos3250_epll_rates),\n};\n\nstatic const struct samsung_cmu_info dmc_cmu_info __initconst = {\n\t.pll_clks\t\t= exynos3250_dmc_plls,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(exynos3250_dmc_plls),\n\t.mux_clks\t\t= dmc_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(dmc_mux_clks),\n\t.div_clks\t\t= dmc_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(dmc_div_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_DMC,\n\t.clk_regs\t\t= exynos3250_cmu_dmc_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(exynos3250_cmu_dmc_clk_regs),\n};\n\nstatic void __init exynos3250_cmu_dmc_init(struct device_node *np)\n{\n\tsamsung_cmu_register_one(np, &dmc_cmu_info);\n}\nCLK_OF_DECLARE(exynos3250_cmu_dmc, \"samsung,exynos3250-cmu-dmc\",\n\t\texynos3250_cmu_dmc_init);\n\n\n \n\n#define DIV_ISP0\t\t0x300\n#define DIV_ISP1\t\t0x304\n#define GATE_IP_ISP0\t\t0x800\n#define GATE_IP_ISP1\t\t0x804\n#define GATE_SCLK_ISP\t\t0x900\n\nstatic const struct samsung_div_clock isp_div_clks[] __initconst = {\n\t \n\t \n\tDIV(CLK_DIV_ISP1, \"div_isp1\", \"mout_aclk_266_sub\", DIV_ISP0, 4, 3),\n\tDIV(CLK_DIV_ISP0, \"div_isp0\", \"mout_aclk_266_sub\", DIV_ISP0, 0, 3),\n\n\t \n\tDIV(CLK_DIV_MCUISP1, \"div_mcuisp1\", \"mout_aclk_400_mcuisp_sub\",\n\t\tDIV_ISP1, 8, 3),\n\tDIV(CLK_DIV_MCUISP0, \"div_mcuisp0\", \"mout_aclk_400_mcuisp_sub\",\n\t\tDIV_ISP1, 4, 3),\n\tDIV(CLK_DIV_MPWM, \"div_mpwm\", \"div_isp1\", DIV_ISP1, 0, 3),\n};\n\nstatic const struct samsung_gate_clock isp_gate_clks[] __initconst = {\n\t \n\n\t \n\tGATE(CLK_UART_ISP, \"uart_isp\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 31, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_WDT_ISP, \"wdt_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 30, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PWM_ISP, \"pwm_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 28, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_I2C1_ISP, \"i2c1_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 26, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_I2C0_ISP, \"i2c0_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 25, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_MPWM_ISP, \"mpwm_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 24, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_MCUCTL_ISP, \"mcuctl_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 23, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMUISPX, \"ppmuispx\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_PPMUISPMX, \"ppmuispmx\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_LITE1, \"qe_lite1\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_LITE0, \"qe_lite0\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_FD, \"qe_fd\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_DRC, \"qe_drc\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_ISP, \"qe_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 14, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CSIS1, \"csis1\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_LITE1, \"smmu_lite1\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_LITE0, \"smmu_lite0\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 11, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_FD, \"smmu_fd\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 10, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_DRC, \"smmu_drc\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 9, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_ISP, \"smmu_isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 8, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GICISP, \"gicisp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 7, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_CSIS0, \"csis0\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 6, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_MCUISP, \"mcuisp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 5, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_LITE1, \"lite1\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_LITE0, \"lite0\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 3, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_FD, \"fd\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 2, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_DRC, \"drc\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 1, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ISP, \"isp\", \"mout_aclk_266_sub\",\n\t\tGATE_IP_ISP0, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_QE_ISPCX, \"qe_ispcx\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_SCALERP, \"qe_scalerp\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 20, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_QE_SCALERC, \"qe_scalerc\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 19, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_SCALERP, \"smmu_scalerp\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 18, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_SCALERC, \"smmu_scalerc\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 17, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCALERP, \"scalerp\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 16, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SCALERC, \"scalerc\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 15, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SPI1_ISP, \"spi1_isp\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 13, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SPI0_ISP, \"spi0_isp\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 12, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_SMMU_ISPCX, \"smmu_ispcx\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 4, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_ASYNCAXIM, \"asyncaxim\", \"uart_isp_top\",\n\t\tGATE_IP_ISP0, 0, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_SCLK_MPWM_ISP, \"sclk_mpwm_isp\", \"div_mpwm\",\n\t\tGATE_SCLK_ISP, 0, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info isp_cmu_info __initconst = {\n\t.div_clks\t= isp_div_clks,\n\t.nr_div_clks\t= ARRAY_SIZE(isp_div_clks),\n\t.gate_clks\t= isp_gate_clks,\n\t.nr_gate_clks\t= ARRAY_SIZE(isp_gate_clks),\n\t.nr_clk_ids\t= CLKS_NR_ISP,\n};\n\nstatic int __init exynos3250_cmu_isp_probe(struct platform_device *pdev)\n{\n\tstruct device_node *np = pdev->dev.of_node;\n\n\tsamsung_cmu_register_one(np, &isp_cmu_info);\n\treturn 0;\n}\n\nstatic const struct of_device_id exynos3250_cmu_isp_of_match[] __initconst = {\n\t{ .compatible = \"samsung,exynos3250-cmu-isp\", },\n\t{   }\n};\n\nstatic struct platform_driver exynos3250_cmu_isp_driver __initdata = {\n\t.driver = {\n\t\t.name = \"exynos3250-cmu-isp\",\n\t\t.suppress_bind_attrs = true,\n\t\t.of_match_table = exynos3250_cmu_isp_of_match,\n\t},\n};\n\nstatic int __init exynos3250_cmu_platform_init(void)\n{\n\treturn platform_driver_probe(&exynos3250_cmu_isp_driver,\n\t\t\t\t\texynos3250_cmu_isp_probe);\n}\nsubsys_initcall(exynos3250_cmu_platform_init);\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}