vendor_name = ModelSim
source_file = 1, C:/Datos/UNAL/Materias/2021-2/Electronica_Digital_I/lab04-2021-2-grupo7-2021-2/src/BCDtoSSeg.v
source_file = 1, C:/Datos/UNAL/Materias/2021-2/Electronica_Digital_I/lab04-2021-2-grupo7-2021-2/src/BCD4bitsWreg.v
source_file = 1, C:/Datos/UNAL/Materias/2021-2/Electronica_Digital_I/lab04-2021-2-grupo7-2021-2/quartus/Prueba_2num_BCD/db/Test_2BCD.cbx.xml
design_name = BCD4bitsWreg
instance = comp, \sseg[6]~output , sseg[6]~output, BCD4bitsWreg, 1
instance = comp, \sseg[5]~output , sseg[5]~output, BCD4bitsWreg, 1
instance = comp, \sseg[4]~output , sseg[4]~output, BCD4bitsWreg, 1
instance = comp, \sseg[3]~output , sseg[3]~output, BCD4bitsWreg, 1
instance = comp, \sseg[2]~output , sseg[2]~output, BCD4bitsWreg, 1
instance = comp, \sseg[1]~output , sseg[1]~output, BCD4bitsWreg, 1
instance = comp, \sseg[0]~output , sseg[0]~output, BCD4bitsWreg, 1
instance = comp, \an[0]~output , an[0]~output, BCD4bitsWreg, 1
instance = comp, \an[1]~output , an[1]~output, BCD4bitsWreg, 1
instance = comp, \an[2]~output , an[2]~output, BCD4bitsWreg, 1
instance = comp, \an[3]~output , an[3]~output, BCD4bitsWreg, 1
instance = comp, \clk~input , clk~input, BCD4bitsWreg, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, BCD4bitsWreg, 1
instance = comp, \cfreq[0]~17 , cfreq[0]~17, BCD4bitsWreg, 1
instance = comp, \rst~input , rst~input, BCD4bitsWreg, 1
instance = comp, \cfreq[0] , cfreq[0], BCD4bitsWreg, 1
instance = comp, \cfreq[1]~19 , cfreq[1]~19, BCD4bitsWreg, 1
instance = comp, \cfreq[1] , cfreq[1], BCD4bitsWreg, 1
instance = comp, \cfreq[2]~21 , cfreq[2]~21, BCD4bitsWreg, 1
instance = comp, \cfreq[2] , cfreq[2], BCD4bitsWreg, 1
instance = comp, \cfreq[3]~23 , cfreq[3]~23, BCD4bitsWreg, 1
instance = comp, \cfreq[3] , cfreq[3], BCD4bitsWreg, 1
instance = comp, \cfreq[4]~25 , cfreq[4]~25, BCD4bitsWreg, 1
instance = comp, \cfreq[4] , cfreq[4], BCD4bitsWreg, 1
instance = comp, \cfreq[5]~27 , cfreq[5]~27, BCD4bitsWreg, 1
instance = comp, \cfreq[5] , cfreq[5], BCD4bitsWreg, 1
instance = comp, \cfreq[6]~29 , cfreq[6]~29, BCD4bitsWreg, 1
instance = comp, \cfreq[6] , cfreq[6], BCD4bitsWreg, 1
instance = comp, \cfreq[7]~31 , cfreq[7]~31, BCD4bitsWreg, 1
instance = comp, \cfreq[7] , cfreq[7], BCD4bitsWreg, 1
instance = comp, \cfreq[8]~33 , cfreq[8]~33, BCD4bitsWreg, 1
instance = comp, \cfreq[8] , cfreq[8], BCD4bitsWreg, 1
instance = comp, \cfreq[9]~35 , cfreq[9]~35, BCD4bitsWreg, 1
instance = comp, \cfreq[9] , cfreq[9], BCD4bitsWreg, 1
instance = comp, \cfreq[10]~37 , cfreq[10]~37, BCD4bitsWreg, 1
instance = comp, \cfreq[10] , cfreq[10], BCD4bitsWreg, 1
instance = comp, \cfreq[11]~39 , cfreq[11]~39, BCD4bitsWreg, 1
instance = comp, \cfreq[11] , cfreq[11], BCD4bitsWreg, 1
instance = comp, \cfreq[12]~41 , cfreq[12]~41, BCD4bitsWreg, 1
instance = comp, \cfreq[12] , cfreq[12], BCD4bitsWreg, 1
instance = comp, \cfreq[13]~43 , cfreq[13]~43, BCD4bitsWreg, 1
instance = comp, \cfreq[13] , cfreq[13], BCD4bitsWreg, 1
instance = comp, \cfreq[14]~45 , cfreq[14]~45, BCD4bitsWreg, 1
instance = comp, \cfreq[14] , cfreq[14], BCD4bitsWreg, 1
instance = comp, \cfreq[15]~47 , cfreq[15]~47, BCD4bitsWreg, 1
instance = comp, \cfreq[15] , cfreq[15], BCD4bitsWreg, 1
instance = comp, \cfreq[16]~49 , cfreq[16]~49, BCD4bitsWreg, 1
instance = comp, \cfreq[16] , cfreq[16], BCD4bitsWreg, 1
instance = comp, \cfreq[16]~clkctrl , cfreq[16]~clkctrl, BCD4bitsWreg, 1
instance = comp, \count~0 , count~0, BCD4bitsWreg, 1
instance = comp, \count[0] , count[0], BCD4bitsWreg, 1
instance = comp, \num2[3]~input , num2[3]~input, BCD4bitsWreg, 1
instance = comp, \num2[1]~input , num2[1]~input, BCD4bitsWreg, 1
instance = comp, \num2[2]~input , num2[2]~input, BCD4bitsWreg, 1
instance = comp, \Add1~0 , Add1~0, BCD4bitsWreg, 1
instance = comp, \count[1] , count[1], BCD4bitsWreg, 1
instance = comp, \Mux5~1 , Mux5~1, BCD4bitsWreg, 1
instance = comp, \num1[3]~input , num1[3]~input, BCD4bitsWreg, 1
instance = comp, \num1[1]~input , num1[1]~input, BCD4bitsWreg, 1
instance = comp, \num1[2]~input , num1[2]~input, BCD4bitsWreg, 1
instance = comp, \Mux5~0 , Mux5~0, BCD4bitsWreg, 1
instance = comp, \Mux5~2 , Mux5~2, BCD4bitsWreg, 1
instance = comp, \bcd[2] , bcd[2], BCD4bitsWreg, 1
instance = comp, \Mux7~1 , Mux7~1, BCD4bitsWreg, 1
instance = comp, \Mux7~0 , Mux7~0, BCD4bitsWreg, 1
instance = comp, \num1[0]~input , num1[0]~input, BCD4bitsWreg, 1
instance = comp, \num2[0]~input , num2[0]~input, BCD4bitsWreg, 1
instance = comp, \Mux7~2 , Mux7~2, BCD4bitsWreg, 1
instance = comp, \Mux7~3 , Mux7~3, BCD4bitsWreg, 1
instance = comp, \bcd[0] , bcd[0], BCD4bitsWreg, 1
instance = comp, \Mux4~1 , Mux4~1, BCD4bitsWreg, 1
instance = comp, \Mux4~0 , Mux4~0, BCD4bitsWreg, 1
instance = comp, \Mux4~2 , Mux4~2, BCD4bitsWreg, 1
instance = comp, \bcd[3] , bcd[3], BCD4bitsWreg, 1
instance = comp, \Mux6~1 , Mux6~1, BCD4bitsWreg, 1
instance = comp, \Mux6~0 , Mux6~0, BCD4bitsWreg, 1
instance = comp, \Mux6~2 , Mux6~2, BCD4bitsWreg, 1
instance = comp, \bcd[1] , bcd[1], BCD4bitsWreg, 1
instance = comp, \bcdtosseg|WideOr6~0 , bcdtosseg|WideOr6~0, BCD4bitsWreg, 1
instance = comp, \bcdtosseg|WideOr5~0 , bcdtosseg|WideOr5~0, BCD4bitsWreg, 1
instance = comp, \bcdtosseg|WideOr4~0 , bcdtosseg|WideOr4~0, BCD4bitsWreg, 1
instance = comp, \bcdtosseg|WideOr3~0 , bcdtosseg|WideOr3~0, BCD4bitsWreg, 1
instance = comp, \bcdtosseg|WideOr2~0 , bcdtosseg|WideOr2~0, BCD4bitsWreg, 1
instance = comp, \bcdtosseg|WideOr1~0 , bcdtosseg|WideOr1~0, BCD4bitsWreg, 1
instance = comp, \bcdtosseg|WideOr0~0 , bcdtosseg|WideOr0~0, BCD4bitsWreg, 1
instance = comp, \an~0 , an~0, BCD4bitsWreg, 1
instance = comp, \an[0]~reg0 , an[0]~reg0, BCD4bitsWreg, 1
instance = comp, \Selector10~0 , Selector10~0, BCD4bitsWreg, 1
instance = comp, \an[1]~reg0 , an[1]~reg0, BCD4bitsWreg, 1
instance = comp, \an~1 , an~1, BCD4bitsWreg, 1
instance = comp, \an[2]~reg0 , an[2]~reg0, BCD4bitsWreg, 1
instance = comp, \an~2 , an~2, BCD4bitsWreg, 1
instance = comp, \an[3]~reg0 , an[3]~reg0, BCD4bitsWreg, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
