# VerilogRtl
This repository contains Verilog and SystemVerilog code written as part of a 100-day practice challenge. Each day features a new design or problem to help improve skills in digital design, RTL coding, testbench creation, and verification. Feel free to explore, practice, and contribute!
