
---------- Begin Simulation Statistics ----------
final_tick                               2188872303000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57713                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703544                       # Number of bytes of host memory used
host_op_rate                                    57899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40801.28                       # Real time elapsed on the host
host_tick_rate                               53647141                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354771318                       # Number of instructions simulated
sim_ops                                    2362380240                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.188872                       # Number of seconds simulated
sim_ticks                                2188872303000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.667709                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292691826                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           345694751                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18519797                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468596706                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46464611                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       46732294                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          267683                       # Number of indirect misses.
system.cpu0.branchPred.lookups              600867416                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962748                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801863                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13237641                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555015646                       # Number of branches committed
system.cpu0.commit.bw_lim_events             74621240                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      194236587                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224704912                       # Number of instructions committed
system.cpu0.commit.committedOps            2228512076                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3916332524                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.569030                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389186                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2877032166     73.46%     73.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    621506411     15.86%     89.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    141408888      3.61%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    135415835      3.45%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40600702      1.03%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7364727      0.18%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6933864      0.17%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11448691      0.29%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     74621240      1.90%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3916332524                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161913                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150810096                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691539512                       # Number of loads committed
system.cpu0.commit.membars                    7608899                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608908      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238690146     55.58%     55.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695341363     31.20%     88.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264753330     11.88%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228512076                       # Class of committed instruction
system.cpu0.commit.refs                     960094728                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224704912                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228512076                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.964102                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.964102                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            737754973                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5299550                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290720677                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2451201763                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1466782141                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1716826042                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13266184                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17483956                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13907814                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  600867416                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                433586804                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2468255888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9113150                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2478977987                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          236                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37096750                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137512                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1461732317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339156437                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.567330                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3948537154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628786                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2156804705     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1340556932     33.95%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               277117438      7.01%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               134681059      3.41%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21202150      0.53%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13733757      0.34%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  621764      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809398      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    9951      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3948537154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       62                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      35                       # number of floating regfile writes
system.cpu0.idleCycles                      421010528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13436882                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579387175                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.552042                       # Inst execution rate
system.cpu0.iew.exec_refs                  1073751328                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296042389                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              599281957                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            772888546                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811706                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6041187                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298244577                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2422714611                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777708939                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6644688                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2412176233                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3719598                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14078621                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13266184                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22024414                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       224882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45640397                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        69301                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        28759                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15301902                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81349034                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29689361                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         28759                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1963225                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11473657                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1015493340                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2390034469                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.855492                       # average fanout of values written-back
system.cpu0.iew.wb_producers                868747309                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546975                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2390326993                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2941137772                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1531721682                       # number of integer regfile writes
system.cpu0.ipc                              0.509138                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509138                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611834      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1313326566     54.29%     54.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332487      0.75%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802530      0.15%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  1      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           783008276     32.37%     87.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          292739157     12.10%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2418820922                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     75                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                147                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           70                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                95                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4725824                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001953                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 833261     17.63%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3382311     71.57%     89.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               510249     10.79%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2415934837                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8791173725                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2390034399                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2616944034                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2411293501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2418820922                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421110                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      194202531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           269051                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1588                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33385726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3948537154                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612586                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.814926                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2192721417     55.53%     55.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1222937392     30.97%     86.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          435097531     11.01%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77530140      1.96%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11753464      0.29%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6025467      0.15%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1626444      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             564199      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             281100      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3948537154                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553563                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33594881                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5890571                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           772888546                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298244577                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2914                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4369547682                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8198067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              651158020                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421255573                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25380812                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1480866308                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              30033587                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               131815                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2976872789                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2437749421                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1568530426                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1714673417                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31654661                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13266184                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             87977105                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               147274848                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               62                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2976872727                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        596120                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8898                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53019483                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8897                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6264422728                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4877752878                       # The number of ROB writes
system.cpu0.timesIdled                       45342585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2869                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.709151                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18075726                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19289179                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1788418                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32721866                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            920892                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         932605                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11713                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35913983                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46604                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1383503                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517093                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3384334                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15062392                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066406                       # Number of instructions committed
system.cpu1.commit.committedOps             133868164                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    713812557                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.187539                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.864390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    659798514     92.43%     92.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26474518      3.70%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8197833      1.14%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8767478      1.22%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2488287      0.34%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       824526      0.11%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3594373      0.50%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       282694      0.03%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3384334      0.47%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    713812557                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457115                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272386                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890023                       # Number of loads committed
system.cpu1.commit.membars                    7603278                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603278      5.67%      5.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77450807     57.85%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691596     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122339      6.06%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868164                       # Class of committed instruction
system.cpu1.commit.refs                      48813947                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066406                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868164                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.521813                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.521813                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            636696199                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               420338                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17285105                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154751229                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19130143                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50683817                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1385236                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1082279                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8753220                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35913983                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19347741                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    693940429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               212150                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156285282                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3580302                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050005                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20918034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18996618                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.217606                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         716648615                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.223383                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.672612                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               620924947     86.64%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55431415      7.73%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24325658      3.39%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10412311      1.45%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3857544      0.53%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  843332      0.11%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853087      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     165      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     156      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           716648615                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1553840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1510603                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31643321                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.201177                       # Inst execution rate
system.cpu1.iew.exec_refs                    52064231                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12346027                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              543468202                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40217360                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802258                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1267650                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12659217                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148914509                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39718204                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1420256                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144486528                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3954278                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5966049                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1385236                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13902734                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        60424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1131056                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32347                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2179                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4738                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3327337                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       735293                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2179                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       517654                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        992949                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84766942                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143484089                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849456                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72005801                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.199782                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143534118                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179692220                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96519037                       # number of integer regfile writes
system.cpu1.ipc                              0.181099                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181099                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603387      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85815650     58.81%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43896251     30.08%     94.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8591347      5.88%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145906784                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4196872                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028764                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 768251     18.30%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3075390     73.27%     91.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               353228      8.41%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142500254                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1012944586                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143484077                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163962568                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137508797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145906784                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405712                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15046344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           285558                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           295                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6032785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    716648615                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203595                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.674776                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          629595982     87.85%     87.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54431502      7.59%     95.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18701795      2.60%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6192492      0.86%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5346801      0.74%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             860936      0.12%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1002219      0.13%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             346086      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             170802      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      716648615                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.203155                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23769855                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2192877                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40217360                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12659217                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       718202455                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3659533086                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              585956878                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89324795                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24544832                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22486909                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6651970                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               107835                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190654682                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152729473                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102584834                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54289596                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20954903                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1385236                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             52502818                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13260039                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190654670                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27178                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               615                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49605908                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           615                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   859358519                       # The number of ROB reads
system.cpu1.rob.rob_writes                  300705865                       # The number of ROB writes
system.cpu1.timesIdled                          29897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24655816                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23734456                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            51604241                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             140110                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3873768                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26553118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      52969664                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       306084                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       183961                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134095287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9850790                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268180680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10034751                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21693643                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5729412                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20687031                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              394                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4857184                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4857175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21693644                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1710                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79520479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79520479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2065934720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2065934720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              577                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26553218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26553218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26553218                       # Request fanout histogram
system.membus.respLayer1.occupancy       136532096630                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81429868801                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    585576714.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   792202470.450834                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       147000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1738198500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2184773266000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4099037000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    374354577                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       374354577                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    374354577                       # number of overall hits
system.cpu0.icache.overall_hits::total      374354577                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59232225                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59232225                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59232225                       # number of overall misses
system.cpu0.icache.overall_misses::total     59232225                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 834999539997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 834999539997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 834999539997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 834999539997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    433586802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    433586802                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    433586802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    433586802                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136609                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136609                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136609                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136609                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14097.048354                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14097.048354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14097.048354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14097.048354                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4296                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.176470                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55404189                       # number of writebacks
system.cpu0.icache.writebacks::total         55404189                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3828000                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3828000                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3828000                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3828000                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55404225                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55404225                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55404225                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55404225                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 742727026498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 742727026498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 742727026498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 742727026498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127781                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127781                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127781                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127781                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13405.602668                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13405.602668                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13405.602668                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13405.602668                       # average overall mshr miss latency
system.cpu0.icache.replacements              55404189                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    374354577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      374354577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59232225                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59232225                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 834999539997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 834999539997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    433586802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    433586802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136609                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136609                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14097.048354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14097.048354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3828000                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3828000                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55404225                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55404225                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 742727026498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 742727026498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127781                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127781                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13405.602668                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13405.602668                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          429758511                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55404191                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.756787                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        922577827                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       922577827                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    875745912                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       875745912                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    875745912                       # number of overall hits
system.cpu0.dcache.overall_hits::total      875745912                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104976876                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104976876                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104976876                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104976876                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2749846919002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2749846919002                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2749846919002                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2749846919002                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980722788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980722788                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980722788                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980722788                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107040                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107040                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107040                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107040                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26194.787116                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26194.787116                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26194.787116                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26194.787116                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15554204                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1410206                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           274059                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12767                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.754946                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   110.457116                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74929879                       # number of writebacks
system.cpu0.dcache.writebacks::total         74929879                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31506186                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31506186                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31506186                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31506186                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73470690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73470690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73470690                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73470690                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1338660644972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1338660644972                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1338660644972                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1338660644972                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074914                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074914                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074914                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18220.335823                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18220.335823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18220.335823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18220.335823                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74929879                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    633313125                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      633313125                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82662192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82662192                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1784205682500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1784205682500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715975317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715975317                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21584.301593                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21584.301593                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18951673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18951673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63710519                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63710519                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 998036467000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 998036467000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15665.175588                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15665.175588                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242432787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242432787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22314684                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22314684                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 965641236502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 965641236502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264747471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264747471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43273.802869                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43273.802869                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12554513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12554513                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9760171                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9760171                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 340624177972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 340624177972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036865                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036865                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34899.406780                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34899.406780                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2799                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    202579500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    202579500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471609                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72375.669882                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72375.669882                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1055000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1055000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 75357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       575000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       575000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5882                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5882                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024311                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024311                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4020.979020                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4020.979020                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       432000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       432000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024311                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024311                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3020.979020                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3020.979020                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336131                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465732                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465732                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128021477499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128021477499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385529                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87343.032354                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87343.032354                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465732                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465732                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126555745499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126555745499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385529                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86343.032354                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86343.032354                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996020                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          953027253                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74936114                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.717863                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996020                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2044009082                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2044009082                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54707919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70370076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              809540                       # number of demand (read+write) hits
system.l2.demand_hits::total                125911691                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54707919                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70370076                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24156                       # number of overall hits
system.l2.overall_hits::.cpu1.data             809540                       # number of overall hits
system.l2.overall_hits::total               125911691                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            696302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4556576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2895614                       # number of demand (read+write) misses
system.l2.demand_misses::total                8159300                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           696302                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4556576                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10808                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2895614                       # number of overall misses
system.l2.overall_misses::total               8159300                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  59659088469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 477729257178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1012173485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 324218973453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     862619492585                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  59659088469                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 477729257178                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1012173485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 324218973453                       # number of overall miss cycles
system.l2.overall_miss_latency::total    862619492585                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55404221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74926652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3705154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134070991                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55404221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74926652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3705154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134070991                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012567                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060813                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.309117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.781509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060858                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012567                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060813                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.309117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.781509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060858                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85679.903933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104843.912880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93650.396465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111968.989462                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105722.242420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85679.903933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104843.912880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93650.396465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111968.989462                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105722.242420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1766760                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     49877                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      35.422338                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17675606                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5729412                       # number of writebacks
system.l2.writebacks::total                   5729412                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            372                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         340230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         154425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              495080                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           372                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        340230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        154425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             495080                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       695930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4216346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2741189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7664220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       695930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4216346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2741189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19218668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26882888                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  52679334970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 406680675567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    902006985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 281140427922                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 741402445444                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  52679334970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 406680675567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    902006985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 281140427922                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1797089718264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2538492163708                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.056272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.307602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.739831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.056272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.307602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.739831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75696.312804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96453.345044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83868.617852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102561.489894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96735.538051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75696.312804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96453.345044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83868.617852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102561.489894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93507.506257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94427.807150                       # average overall mshr miss latency
system.l2.replacements                       36023931                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17931209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17931209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17931209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17931209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115843182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115843182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115843182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115843182                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19218668                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19218668                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1797089718264                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1797089718264                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93507.506257                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93507.506257                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       346500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       346500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.859999                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.858490                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4029.069767                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3807.692307                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1703000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       101000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1804000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.849999                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.849056                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20035.294117                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20044.444444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.879999                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.879999                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       441000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       441000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.879999                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.879999                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20045.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8269934                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           360631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8630565                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2946691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2141347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5088038                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 299858494148                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 228822577644                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  528681071792                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11216625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2501978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13718603                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.262707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.855861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.370886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101761.092068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106859.176791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103906.667322                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       161221                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        75547                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           236768                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2785470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2065800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4851270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 256743215567                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 199699678890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 456442894457                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.248334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.825666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92172.314032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96669.415669                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94087.299708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54707919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54732075                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       696302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           707110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  59659088469                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1012173485                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  60671261954                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55404221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55439185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012567                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.309117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85679.903933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93650.396465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85801.730924                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          372                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           425                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       695930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10755                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       706685                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  52679334970                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    902006985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  53581341955                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.307602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75696.312804                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83868.617852                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75820.686663                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62100142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       448909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62549051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1609885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       754267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2364152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 177870763030                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  95396395809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 273267158839                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63710027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1203176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64913203                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.626896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110486.626703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126475.632380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115587.812813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       179009                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        78878                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       257887                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1430876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       675389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2106265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 149937460000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81440749032                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 231378209032                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.561338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104787.179322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 120583.469721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109852.373292                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          331                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           68                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               399                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2373                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          396                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2769                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     79172419                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7520444                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     86692863                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2704                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          464                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3168                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.877588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.853448                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.874053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33363.851243                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18991.020202                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31308.365113                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          965                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           94                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1059                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1408                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          302                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1710                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     28053948                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6215467                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34269415                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.520710                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.650862                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.539772                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19924.678977                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20581.016556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20040.593567                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999949                       # Cycle average of tags in use
system.l2.tags.total_refs                   286237116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36025389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.945427                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.061620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.612244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.355732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.902484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.060021                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.360312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2178814917                       # Number of tag accesses
system.l2.tags.data_accesses               2178814917                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      44539648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     270326336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        688320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     175594304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1208103744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1699252352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     44539648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       688320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      45227968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    366682368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       366682368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         695932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4223849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2743661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18876621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26550818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5729412                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5729412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20348216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123500277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           314463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80221355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    551929750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             776314063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20348216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       314463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20662680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167521132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167521132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167521132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20348216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123500277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          314463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80221355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    551929750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            943835196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5495316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    695932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3949311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2665228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18854225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016339769250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336984                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336984                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44410070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5176437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    26550819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5729412                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26550819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5729412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 375368                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                234096                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1304776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1308754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1605106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3030062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2017591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2580098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1526667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1513720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1703350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1438066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1467360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1332170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1365569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1336325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1300174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1345663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            350052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            342086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            398088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            413789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            388789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            401527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            399256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294880                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1134049970151                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               130877255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1624839676401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43324.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62074.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21071005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2935615                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26550819                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5729412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4352211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3962617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2905370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2186843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1627309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1511674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1395010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1249775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1038369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  792391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 874456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1833024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 782590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 455237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 398753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 346115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 282734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 160326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  16039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 235078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 290605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 315996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 335128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 340106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 345901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 353615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 368787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 356478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 354090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 343886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 334330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 332247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 331460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  16304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  16041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  15724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  15339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7664118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.469523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.674794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.027495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2939775     38.35%     38.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2209899     28.83%     67.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       552171      7.20%     74.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       402285      5.24%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       544927      7.11%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       251082      3.27%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       141132      1.84%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        76418      0.99%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       546429      7.12%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7664118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      77.675515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.761105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1001.185251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       336983     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::557056-589823            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.307290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.286692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.862874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           291548     86.51%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6945      2.06%     88.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26115      7.74%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7943      2.35%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2717      0.80%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1039      0.30%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              410      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              168      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               65      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336984                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1675228864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24023552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351698944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1699252416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            366682368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       765.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    776.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2188872291000                       # Total gap between requests
system.mem_ctrls.avgGap                      67808.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     44539648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    252755904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       688320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    170574592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1206670400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351698944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20348216.722809892147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 115473115.381642267107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 314463.296491353190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77928069.063789516687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 551274918.297506570816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160675861.957763552665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       695932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4223849                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2743661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18876622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5729412                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  23941145518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 233953991326                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    450017691                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 167668412703                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1198826109163                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52400755669356                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34401.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55388.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41842.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61111.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63508.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9145922.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25243562820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13417260450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         80601153780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13670710200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172787596800.000030                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     432073501590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     476675594880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1214469380520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.837931                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1234022482878                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73091200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 881758620122                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29478303960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15668067360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        106291566360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15014734920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172787596800.000030                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     734443115010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     222048552000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1295731936410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.963238                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 569169802957                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73091200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1546611300043                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20555146696.629211                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100292813393.798446                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%     99.99% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 790247865000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   359464247000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1829408056000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19306927                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19306927                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19306927                       # number of overall hits
system.cpu1.icache.overall_hits::total       19306927                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40814                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40814                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40814                       # number of overall misses
system.cpu1.icache.overall_misses::total        40814                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1498439000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1498439000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1498439000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1498439000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19347741                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19347741                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19347741                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19347741                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002109                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002109                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002109                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002109                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36713.848189                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36713.848189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36713.848189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36713.848189                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34932                       # number of writebacks
system.cpu1.icache.writebacks::total            34932                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5850                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5850                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5850                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5850                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34964                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34964                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34964                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34964                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1335391000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1335391000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1335391000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1335391000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001807                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001807                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001807                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001807                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 38193.313122                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 38193.313122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 38193.313122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 38193.313122                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34932                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19306927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19306927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40814                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40814                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1498439000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1498439000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19347741                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19347741                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002109                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002109                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36713.848189                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36713.848189                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5850                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5850                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34964                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34964                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1335391000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1335391000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001807                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 38193.313122                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 38193.313122                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201403                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18273167                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34932                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           523.106807                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363138500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201403                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975043                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975043                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38730446                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38730446                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37658148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37658148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37658148                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37658148                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8818135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8818135                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8818135                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8818135                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 897830103697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 897830103697                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 897830103697                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 897830103697                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46476283                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46476283                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46476283                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46476283                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189734                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189734                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101816.325526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101816.325526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101816.325526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101816.325526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4445352                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       933743                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            62003                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7758                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.695756                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   120.358726                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3705368                       # number of writebacks
system.cpu1.dcache.writebacks::total          3705368                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6457272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6457272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6457272                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6457272                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2360863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2360863                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2360863                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2360863                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 222105976615                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 222105976615                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 222105976615                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 222105976615                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050797                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050797                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050797                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050797                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94078.299594                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94078.299594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94078.299594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94078.299594                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3705368                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33169747                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33169747                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5184642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5184642                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 485474848000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 485474848000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38354389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38354389                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135177                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93637.101269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93637.101269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3980783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3980783                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1203859                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1203859                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 103258429500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 103258429500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031387                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031387                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85772.860027                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85772.860027                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4488401                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4488401                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3633493                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3633493                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 412355255697                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 412355255697                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121894                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.447370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.447370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113487.285016                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113487.285016                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2476489                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2476489                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1157004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1157004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 118847547115                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 118847547115                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142454                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102720.083176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102720.083176                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5280000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5280000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.332644                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332644                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32795.031055                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32795.031055                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        47500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        47500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11875                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1245500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.322295                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.322295                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8530.821917                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8530.821917                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1099500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.322295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.322295                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7530.821917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7530.821917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450068                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450068                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120272258000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120272258000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355512                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355512                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88991.352603                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88991.352603                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118920753000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118920753000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355512                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355512                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87991.352603                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87991.352603                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.746877                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43819651                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3712225                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.804147                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363150000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.746877                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929589                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929589                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104269839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104269839                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2188872303000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120353491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23660621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116143154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30294519                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         32748191                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             410                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13730927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13730927                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55439188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64914304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3168                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3168                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166212633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224795914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11123536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402236943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7091738176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9590817984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4473344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474273408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17161302912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        68786123                       # Total snoops (count)
system.tol2bus.snoopTraffic                 367542080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        202870741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051945                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.225969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              192516747     94.89%     94.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10169858      5.01%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 184121      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     15      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          202870741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268173397537                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112407143655                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83186394557                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5569317459                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52494403                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9309932080500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46863                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705272                       # Number of bytes of host memory used
host_op_rate                                    46911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                181015.34                       # Real time elapsed on the host
host_tick_rate                               39339538                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482972986                       # Number of instructions simulated
sim_ops                                    8491580857                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.121060                       # Number of seconds simulated
sim_ticks                                7121059777500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.283979                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529577522                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           550016240                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36946540                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        606493269                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            623640                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         634456                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10816                       # Number of indirect misses.
system.cpu0.branchPred.lookups              608401656                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8179                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        500917                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36930826                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404497714                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105628837                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1510412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      582783989                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3065961628                       # Number of instructions committed
system.cpu0.commit.committedOps            3066462807                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  14110645555                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.217316                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.123729                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  13361648759     94.69%     94.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    268591182      1.90%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68804223      0.49%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21581061      0.15%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22263855      0.16%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20523555      0.15%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    132412476      0.94%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    109191607      0.77%     99.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105628837      0.75%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  14110645555                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1019501615                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1582241                       # Number of function calls committed.
system.cpu0.commit.int_insts               2540572585                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834912875                       # Number of loads committed
system.cpu0.commit.membars                     998675                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       999686      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1576214412     51.40%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398688721     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94606971      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31574786      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31575173      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468417531     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1315030      0.04%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366996261     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64603940      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3066462807                       # Class of committed instruction
system.cpu0.commit.refs                     901332762                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3065961628                       # Number of Instructions Simulated
system.cpu0.committedOps                   3066462807                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.638518                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.638518                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12906424817                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15760                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447955118                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3973955896                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223738538                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                801133790                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38932881                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24452                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            236420537                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  608401656                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114262872                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  14046543680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               741356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4632307884                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          131                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               77897224                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042780                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121158048                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         530201162                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.325725                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       14206650563                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.326108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.858002                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             11316607402     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2186790821     15.39%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97390128      0.69%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               449461067      3.16%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29229348      0.21%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1459589      0.01%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101265441      0.71%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24433178      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13589      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         14206650563                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1097071158                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               975564338                       # number of floating regfile writes
system.cpu0.idleCycles                       14868101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38659449                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               446023628                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.355432                       # Inst execution rate
system.cpu0.iew.exec_refs                  2739810883                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67422422                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5918353944                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            993157812                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            582672                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33759348                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76311849                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3639296094                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2672388461                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33836768                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5054776901                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              52441899                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3784909847                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38932881                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3886495691                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    192745955                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          996395                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          142                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2292851                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    158244937                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9891962                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2292851                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9955261                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28704188                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2840632623                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3247373604                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812336                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2307547842                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.228342                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3252658421                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5310187806                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1764367673                       # number of integer regfile writes
system.cpu0.ipc                              0.215586                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.215586                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1002654      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732963972     34.06%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13974      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2007      0.00%     34.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          403241429      7.92%     42.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1002      0.00%     42.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103302844      2.03%     44.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32520385      0.64%     44.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32414686      0.64%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1623901913     31.91%     77.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1330163      0.03%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1060799954     20.85%     98.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65663916      1.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5088613668                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2005128018                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3736544593                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1040704032                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1409852899                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  622024762                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122239                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               26788754      4.31%      4.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2977      0.00%      4.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               165495      0.03%      4.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               57939      0.01%      4.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            158286179     25.45%     29.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               78073      0.01%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             319497111     51.36%     81.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9864      0.00%     81.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        117138364     18.83%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3704507758                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       21287999056                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2206669572                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2804567983                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3637574546                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5088613668                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1721548                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      572833290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18640987                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        211136                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    540423882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  14206650563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.358185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.105004                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        12289979436     86.51%     86.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          718176285      5.06%     91.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          335541351      2.36%     93.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          224611361      1.58%     95.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          359947982      2.53%     98.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          172054690      1.21%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           50128066      0.35%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           25004312      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           31207080      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    14206650563                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.357811                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39186652                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24993818                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           993157812                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76311849                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1100218108                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587901414                       # number of misc regfile writes
system.cpu0.numCycles                     14221518664                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    20600997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10346070080                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2596093795                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             578264437                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               338785169                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2255119440                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             18927124                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5390736622                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3788937518                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3220071285                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                865284008                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13688719                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38932881                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2617061839                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               623977495                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1378635338                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4012101284                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        516586                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12119                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1473135181                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12152                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17654148477                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7394591188                       # The number of ROB writes
system.cpu0.timesIdled                         160227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2949                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.726717                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              528549975                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           563926695                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36638499                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        604548572                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            588633                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         593581                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4948                       # Number of indirect misses.
system.cpu1.branchPred.lookups              606358181                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3208                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        495036                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36629463                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 403982923                       # Number of branches committed
system.cpu1.commit.bw_lim_events            105001516                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1495985                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      577101688                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3062240040                       # Number of instructions committed
system.cpu1.commit.committedOps            3062737810                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  14129272316                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.216765                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.122746                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  13382682496     94.72%     94.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    266950565      1.89%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     68339437      0.48%     97.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21371507      0.15%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     22210524      0.16%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20412363      0.14%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    132049545      0.93%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    110254363      0.78%     99.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    105001516      0.74%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  14129272316                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1017893688                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1509399                       # Number of function calls committed.
system.cpu1.commit.int_insts               2538031413                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834166558                       # Number of loads committed
system.cpu1.commit.membars                     991217                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       991217      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1575168322     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398248575     13.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94124028      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31334334      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31334334      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467625991     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1056944      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367035603     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64362414      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3062737810                       # Class of committed instruction
system.cpu1.commit.refs                     900080952                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3062240040                       # Number of Instructions Simulated
system.cpu1.committedOps                   3062737810                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.646173                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.646173                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12928906807                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 9047                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           447321438                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3962069499                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               219381817                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                802087052                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38604864                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19373                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            235385274                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  606358181                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                112925262                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  14068682181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               712509                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4616488189                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77227800                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042618                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         117069733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         529138608                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.324472                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       14224365814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.324590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.855235                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             11341227052     79.73%     79.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2182136161     15.34%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97153407      0.68%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               449040925      3.16%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                28996031      0.20%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1438179      0.01%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100279925      0.70%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24090823      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3311      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         14224365814                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1094483022                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               973887600                       # number of floating regfile writes
system.cpu1.idleCycles                        3330905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38337435                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445050969                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.354580                       # Inst execution rate
system.cpu1.iew.exec_refs                  2734142393                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66889876                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5939847679                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            990909355                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            574931                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33423837                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75662519                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3629952544                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2667252517                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33501417                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5044854212                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              52608435                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3770788193                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38604864                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3872871517                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    192033784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          978489                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2263387                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    156742797                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9748125                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2263387                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9830839                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28506596                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2835910745                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3241367861                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812862                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2305203540                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.227821                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3246584413                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5300628635                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1761436875                       # number of integer regfile writes
system.cpu1.ipc                              0.215231                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.215231                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           993497      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1730153846     34.07%     34.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     34.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          402718590      7.93%     42.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102695842      2.02%     44.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32262471      0.64%     44.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32157792      0.63%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1620097707     31.90%     77.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1061248      0.02%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1059356063     20.86%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65402522      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5078355629                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2002723776                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3730763135                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1038770569                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1404183700                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  622746508                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122628                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27004490      4.34%      4.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2927      0.00%      4.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               148606      0.02%      4.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               59962      0.01%      4.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            159184879     25.56%     29.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               78313      0.01%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             319065810     51.24%     81.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  112      0.00%     81.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        117201403     18.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3697384864                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       21291588375                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2202597292                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2795245588                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3628248528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5078355629                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1704016                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      567214734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18527930                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        208031                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    535768050                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  14224365814                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.357018                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.103477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        12310804792     86.55%     86.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          717936576      5.05%     91.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335363645      2.36%     93.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          223474872      1.57%     95.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          358525073      2.52%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          171886885      1.21%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           50130083      0.35%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24999172      0.18%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           31244716      0.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    14224365814                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.356934                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         38826463                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        24753135                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           990909355                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75662519                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1097813891                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             586495671                       # number of misc regfile writes
system.cpu1.numCycles                     14227696719                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14311108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10350207209                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2593352333                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             577202672                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               333899248                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2275189139                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             18849526                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5375544574                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3778268042                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3211409023                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                865837405                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12792571                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38604864                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2635382283                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               618056690                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1373078103                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4002466471                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        434805                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11531                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1467758977                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11525                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17664003243                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7374864635                       # The number of ROB writes
system.cpu1.timesIdled                          35002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        549145761                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit            132131812                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           736560201                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           36195031                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35081088                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    878351696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1745782113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25465878                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     10236342                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496175762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    414559589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992318721                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      424795931                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          873273603                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12599534                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5408                       # Transaction distribution
system.membus.trans_dist::CleanEvict        854839411                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           556062                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5532                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4502564                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4492478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     873273602                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2623548194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2623548194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  56983745472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             56983745472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           427767                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         878337760                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               878337760    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           878337760                       # Request fanout histogram
system.membus.respLayer1.occupancy       4523577958250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             63.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        2052990898425                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1522                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          761                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13535977.660972                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15615994.548485                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          761    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     42202500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            761                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7110758898500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  10300879000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114098301                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114098301                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114098301                       # number of overall hits
system.cpu0.icache.overall_hits::total      114098301                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164571                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164571                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164571                       # number of overall misses
system.cpu0.icache.overall_misses::total       164571                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11073120499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11073120499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11073120499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11073120499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114262872                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114262872                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114262872                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114262872                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001440                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001440                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001440                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001440                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67284.761586                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67284.761586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67284.761586                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67284.761586                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2038                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.395349                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151295                       # number of writebacks
system.cpu0.icache.writebacks::total           151295                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13277                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13277                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13277                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13277                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151294                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151294                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151294                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151294                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10249038999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10249038999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10249038999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10249038999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001324                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001324                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001324                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001324                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67742.534397                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67742.534397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67742.534397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67742.534397                       # average overall mshr miss latency
system.cpu0.icache.replacements                151295                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114098301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114098301                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11073120499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11073120499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114262872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114262872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001440                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001440                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67284.761586                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67284.761586                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13277                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13277                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151294                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151294                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10249038999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10249038999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001324                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67742.534397                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67742.534397                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114249885                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151327                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           754.986784                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        228677039                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       228677039                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    460938497                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       460938497                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    460938497                       # number of overall hits
system.cpu0.dcache.overall_hits::total      460938497                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    502700362                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     502700362                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    502700362                       # number of overall misses
system.cpu0.dcache.overall_misses::total    502700362                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 43482797188050                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 43482797188050                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 43482797188050                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 43482797188050                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963638859                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963638859                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963638859                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963638859                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.521669                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.521669                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.521669                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.521669                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86498.440174                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86498.440174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86498.440174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86498.440174                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9937317926                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3215833                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        195811372                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          54028                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.749442                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.521600                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247784687                       # number of writebacks
system.cpu0.dcache.writebacks::total        247784687                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    254675005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    254675005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    254675005                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    254675005                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248025357                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248025357                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248025357                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248025357                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 24385720619065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 24385720619065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 24385720619065                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 24385720619065                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257384                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257384                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257384                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257384                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98319.465856                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98319.465856                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98319.465856                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98319.465856                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247784379                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    418505794                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      418505794                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    479220955                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    479220955                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 41540928009500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 41540928009500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897726749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897726749                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.533816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.533816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86684.289525                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86684.289525                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    235405346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    235405346                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243815609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243815609                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 24083264868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 24083264868000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271592                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271592                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98776.550717                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98776.550717                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     42432703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      42432703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23479407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23479407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1941869178550                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1941869178550                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65912110                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65912110                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.356223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.356223                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82705.205398                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82705.205398                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     19269659                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     19269659                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4209748                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4209748                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 302455751065                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 302455751065                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063869                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063869                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 71846.521707                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71846.521707                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5610                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5610                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     78309000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     78309000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.250100                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250100                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41854.088723                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41854.088723                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1768                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1768                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1619500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1619500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15723.300971                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15723.300971                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4438                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4438                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2389                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2389                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11387000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11387000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6827                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6827                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.349934                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.349934                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4766.429468                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4766.429468                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2389                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2389                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8999000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8999000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.349934                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.349934                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3766.848054                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3766.848054                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5401                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5401                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       495516                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       495516                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  14813860000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  14813860000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       500917                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       500917                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 29895.825765                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 29895.825765                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       495516                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       495516                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  14318344000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  14318344000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989218                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989218                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 28895.825765                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 28895.825765                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          709626394                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248269608                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.858289                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999426                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2176577744                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2176577744                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               42645                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33970798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            34046482                       # number of demand (read+write) hits
system.l2.demand_hits::total                 68069070                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              42645                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33970798                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9145                       # number of overall hits
system.l2.overall_hits::.cpu1.data           34046482                       # number of overall hits
system.l2.overall_hits::total                68069070                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            108650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         213803121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         212904486                       # number of demand (read+write) misses
system.l2.demand_misses::total              426843264                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           108650                       # number of overall misses
system.l2.overall_misses::.cpu0.data        213803121                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27007                       # number of overall misses
system.l2.overall_misses::.cpu1.data        212904486                       # number of overall misses
system.l2.overall_misses::total             426843264                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9545053777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 23502675507665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2396122997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 23462933760654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     46977550445093                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9545053777                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 23502675507665                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2396122997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 23462933760654                       # number of overall miss cycles
system.l2.overall_miss_latency::total    46977550445093                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247773919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246950968                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494912334                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247773919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246950968                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494912334                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.718133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.862896                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.747040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862462                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.718133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.862896                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.747040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862462                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87851.392333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109926.718552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88722.294109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110204.036568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110058.080816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87851.392333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109926.718552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88722.294109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110204.036568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110058.080816                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           73022252                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3020745                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.173590                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 468242841                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12599496                       # number of writebacks
system.l2.writebacks::total                  12599496                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       16755918                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            481                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       16122689                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            32879801                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      16755918                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           481                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      16122689                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           32879801                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       107937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    197047203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        26526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    196781797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         393963463                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       107937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    197047203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        26526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    196781797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    494538488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        888501951                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8412695288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20408682129547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2113241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20405523196839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 40824731263174                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8412695288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20408682129547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2113241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20405523196839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 45614113745574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 86438845008748                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.713421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.795270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.733735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.796846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.796027                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.713421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.795270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.733735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.796846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.795271                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77940.792203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103572.554286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79666.798613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103696.192981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103625.678768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77940.792203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103572.554286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79666.798613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103696.192981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92235.720480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97286.049751                       # average overall mshr miss latency
system.l2.replacements                     1280476436                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17139683                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17139683                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           38                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             38                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17139721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17139721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453099100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453099100                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         5408                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           5408                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453104508                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453104508                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         5408                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         5408                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    494538488                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      494538488                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 45614113745574                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 45614113745574                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92235.720480                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92235.720480                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           27542                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           27744                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                55286                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         71775                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         71408                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             143183                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    575629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    583967500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1159596500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        99317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        99152                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           198469                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.722686                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720187                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.721438                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8019.909439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8177.900235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8098.702360                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5671                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5836                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           11507                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        66104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        65572                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        131676                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1590876443                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1576377982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3167254425                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.665586                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.661328                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.663459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24066.265929                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24040.413317                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24053.391848                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              133                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1608000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1608000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            162                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.865672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.820988                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data        21440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 12090.225564                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          115                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1950500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3147500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.865672                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.709877                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20637.931034                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 34219.298246                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 27369.565217                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1488599                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1505133                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2993732                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2770576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2718164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5488740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281239251164                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 286207014948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  567446266112                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4259175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4223297                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8482472                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.650496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.643612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101509.307510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105294.240873                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103383.703020                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       510906                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       495084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1005990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2259670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2223080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4482750                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 222300168537                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 227667525537                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 449967694074                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.530542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.526385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.528472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98377.271255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102410.855901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100377.601712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         42645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       108650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9545053777                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2396122997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11941176774                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         187447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.718133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.747040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.723709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87851.392333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88722.294109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88024.774055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          713                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          481                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1194                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       107937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        26526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       134463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8412695288                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2113241500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10525936788                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.713421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.733735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.717339                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77940.792203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79666.798613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78281.287700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     32482199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     32541349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          65023548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    211032545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    210186322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       421218867                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 23221436256501                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 23176726745706                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 46398163002207                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243514744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242727671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486242415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.866611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.865935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.866273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110037.227938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110267.530852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110152.148057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     16245012                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     15627605                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     31872617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    194787533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    194558717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    389346250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20186381961010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20177855671302                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40364237632312                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.799900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.801551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.800725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103632.823159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103710.879587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103671.828436                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1416143119                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1280476500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.105950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.740743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.005394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.710872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.708055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.832850                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.370949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.120438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.388013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9003398340                       # Number of tag accesses
system.l2.tags.data_accesses               9003398340                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6908032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12628116736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1697664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12609813184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  30930493568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        56177029184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6908032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1697664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8605696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    806370176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       806370176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         107938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      197314324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          26526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      197028331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    483288962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           877766081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12599534                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12599534                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           970085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1773347947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           238400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1770777606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4343523932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7888857970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       970085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       238400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1208485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113237383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113237383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113237383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          970085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1773347947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          238400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1770777606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4343523932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8002095354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8466745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    107938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 195213736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     26526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 194932664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 482215626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003923519750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       528637                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       528637                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1144312281                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7995408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   877766080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12604942                       # Number of write requests accepted
system.mem_ctrls.readBursts                 877766080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12604942                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5269590                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4138197                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          44701284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          44519156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          92788761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          76006048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          81089318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          73203076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          59000253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          51927908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          49506385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          40568978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         41263550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         40533309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         47078915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         52539206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         41616045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         36154298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            506714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            462634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            571619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            540925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            549318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            506207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            506365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            639903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            508187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           636372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           510131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           506570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           506479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           506026                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 38476802965821                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               4362482450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            54836112153321                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44099.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62849.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                667021682                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7667618                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             877766080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12604942                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9807795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19781944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                34483688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                54241126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                77436840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                95217077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                97675520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                90676260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                81544357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                70832679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               64892494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               75001379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               46099231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               22015159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               14948761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                9746609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                5468967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2157695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 348623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 120286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 241277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 275551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 282321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 286585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 290586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 294611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 298209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 301723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 305774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 311387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 309823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 311031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 313052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 314265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 317019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  36571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  29564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  28862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  28941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  29303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  29884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  94797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 168335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 212734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 231197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 236066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 235824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 234161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 232560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 231011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 229532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 228052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 226045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 224257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 222112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 220797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 231335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  44658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    206273921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.333855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.354997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.644843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21715653     10.53%     10.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    104632452     50.73%     61.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     32386742     15.70%     76.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     15179083      7.36%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      8924060      4.33%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4852871      2.35%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      3297045      1.60%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2496697      1.21%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     12789318      6.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    206273921                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       528637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1650.464175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    530.915884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3571.121061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       417358     78.95%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        61238     11.58%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        19710      3.73%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        10910      2.06%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         6295      1.19%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3105      0.59%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1963      0.37%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1308      0.25%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          871      0.16%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          793      0.15%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          910      0.17%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          918      0.17%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          848      0.16%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          616      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          453      0.09%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          388      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          221      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          173      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          115      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          107      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           65      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           79      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           85      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           52      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           40      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        528637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       528637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.205074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           524309     99.18%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1621      0.31%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1870      0.35%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              468      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              199      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               91      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        528637                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            55839775360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               337253760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               541871104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             56177029120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            806716288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7841.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7888.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        61.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7121059657000                       # Total gap between requests
system.mem_ctrls.avgGap                       7997.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6908032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12493679104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1697664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12475690496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  30861800064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    541871104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 970084.821058082976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1754469067.016619205475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 238400.470301346242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1751942953.128790855408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4333877404.247081756592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76094165.886953890324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       107938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    197314324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        26526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    197028331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    483288961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12604942                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3936733287                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 12205049207424                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1009385635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 12213938005344                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 30412178821631                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 183781488735181                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36472.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61855.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38052.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61990.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62927.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14580113.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         641735688720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         341090596275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2493721298040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22549789260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     562130075520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3192819657720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45796716480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       7299843822015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1025.106382                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90500866907                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 237787680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6792771230593                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         831060142920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         441718933920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3735903640560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21646572660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     562130075520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3214683545580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27385021440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8834527932600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1240.619825                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39444364377                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 237787680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6843827733123                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1976                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          989                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7292125.379171                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8520984.097707                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          989    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     60397500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            989                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   7113847865500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7211912000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    112886066                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       112886066                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    112886066                       # number of overall hits
system.cpu1.icache.overall_hits::total      112886066                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39196                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39196                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39196                       # number of overall misses
system.cpu1.icache.overall_misses::total        39196                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2784238500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2784238500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2784238500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2784238500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    112925262                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    112925262                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    112925262                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    112925262                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000347                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000347                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71033.740688                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71033.740688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71033.740688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71033.740688                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36152                       # number of writebacks
system.cpu1.icache.writebacks::total            36152                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3044                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3044                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3044                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3044                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36152                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36152                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36152                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36152                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2554284000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2554284000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2554284000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2554284000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000320                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000320                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000320                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000320                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70654.016375                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70654.016375                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70654.016375                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70654.016375                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36152                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    112886066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      112886066                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39196                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39196                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2784238500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2784238500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    112925262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    112925262                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71033.740688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71033.740688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3044                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3044                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36152                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36152                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2554284000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2554284000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70654.016375                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70654.016375                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113990942                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36184                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3150.313453                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        225886676                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       225886676                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    458637424                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       458637424                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    458637424                       # number of overall hits
system.cpu1.dcache.overall_hits::total      458637424                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    502938771                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     502938771                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    502938771                       # number of overall misses
system.cpu1.dcache.overall_misses::total    502938771                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 43641120486984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 43641120486984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 43641120486984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 43641120486984                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    961576195                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    961576195                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    961576195                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    961576195                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.523036                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.523036                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.523036                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.523036                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86772.233527                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86772.233527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86772.233527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86772.233527                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9904824975                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3205246                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        195069844                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          53488                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.775788                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.924581                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246939309                       # number of writebacks
system.cpu1.dcache.writebacks::total        246939309                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    255745607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    255745607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    255745607                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    255745607                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247193164                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247193164                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247193164                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247193164                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 24344828898060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 24344828898060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 24344828898060                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 24344828898060                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257071                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257071                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257071                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257071                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98485.041027                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98485.041027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98485.041027                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98485.041027                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246939043                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    416961472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      416961472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    479202817                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    479202817                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 41671051182000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 41671051182000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    896164289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    896164289                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.534727                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.534727                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86959.111474                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86959.111474                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    236177193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    236177193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243025624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243025624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 24037473946000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 24037473946000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271184                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271184                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98909.216034                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98909.216034                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     41675952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      41675952                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23735954                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23735954                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1970069304984                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1970069304984                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65411906                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65411906                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.362869                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.362869                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82999.373229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82999.373229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     19568414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     19568414                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4167540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4167540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 307354952060                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 307354952060                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063712                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063712                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73749.730551                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73749.730551                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1513                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1513                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     52823500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     52823500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.185099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.185099                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34913.086583                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34913.086583                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1225                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1225                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          288                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          288                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14388.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14388.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4071                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4071                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3183                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3183                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16216500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16216500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7254                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438792                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5094.721960                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5094.721960                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3182                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3182                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13034500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13034500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.438655                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.438655                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4096.323067                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4096.323067                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3634                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3634                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       491402                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       491402                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  14787434497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  14787434497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       495036                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       495036                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992659                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992659                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30092.336818                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30092.336818                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       491402                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       491402                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  14296032497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  14296032497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992659                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992659                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29092.336818                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29092.336818                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.975441                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          706490872                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247438114                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.855223                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.975441                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999233                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999233                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2171611404                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2171611404                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7121059777500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487022767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29739217                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477770772                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1267877840                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        727852197                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             371                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          610742                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5570                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         616312                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8872915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8872915                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        187447                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486835320                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744238102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741733381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486533824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19365760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31715732480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4627456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31608958976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63348684672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      2009730934                       # Total snoops (count)
system.tol2bus.snoopTraffic                 869325824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2505317814                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184132                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397994                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             2054244247     82.00%     82.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1              440837225     17.60%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2               10236342      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2505317814                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       991514146658                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373104923213                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227152577                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371857685082                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54493468                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           556646                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
