# Compile of polyVHDL.vhd was successful.
vsim -gui work.polyvhdl
# vsim -gui work.polyvhdl 
# Start time: 09:21:06 on Oct 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.polyvhdl(behavioral)
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./../test.do line 10
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd "C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL""
quit -sim
# End time: 09:22:07 on Oct 23,2025, Elapsed time: 0:01:01
# Errors: 1, Warnings: 3
vsim work.polyvhdl
# vsim work.polyvhdl 
# Start time: 09:22:13 on Oct 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.polyvhdl(behavioral)
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./../test.do line 10
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd "C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL""
do ../test.do
# End time: 09:23:27 on Oct 23,2025, Elapsed time: 0:01:14
# Errors: 1, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:23:31 on Oct 23,2025
# vcom -reportprogress 300 -2008 polyVHDL.vhd 
# ** Error: (vcom-7) Failed to open design unit file "polyVHDL.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:23:31 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../test.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 polyVHDL.vhd"
vsim work.polyvhdl
# vsim work.polyvhdl 
# Start time: 09:23:37 on Oct 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.polyvhdl(behavioral)
do ../test.do
# End time: 09:23:48 on Oct 23,2025, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:04 on Oct 23,2025
# vcom -reportprogress 300 -2008 polyVHDL.vhd 
# ** Error: (vcom-7) Failed to open design unit file "polyVHDL.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:24:04 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../test.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 polyVHDL.vhd"
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:24:10 on Oct 23,2025
# vcom -reportprogress 300 -2008 polyVHDL.vhd 
# ** Error: (vcom-7) Failed to open design unit file "polyVHDL.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:24:10 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../test.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 polyVHDL.vhd"
vsim work.polyvhdl
# vsim work.polyvhdl 
# Start time: 09:24:14 on Oct 23,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.polyvhdl(behavioral)
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# ** Error: Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
# Error in macro ./../test.do line 10
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
#     while executing
# "cd "C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL""
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:25:01 on Oct 23,2025
# vcom -reportprogress 300 -2008 polyVHDL.vhd 
# ** Error: (vcom-7) Failed to open design unit file "polyVHDL.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:25:01 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../test.do line 13
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 polyVHDL.vhd"
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:26:45 on Oct 23,2025
# vcom -reportprogress 300 -2008 polyVHDL.vhd 
# ** Error: (vcom-7) Failed to open design unit file "polyVHDL.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:26:46 on Oct 23,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../test.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 polyVHDL.vhd"
do ../test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying C:/Users/fishe/OneDrive/Documents/Villanova JR Year/Capstone/polyetauniformVHDL/DilithiumPQCCapstone/polyVHDL/polyrejModelSim/polyrejModelSim.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:27:14 on Oct 23,2025
# vcom -reportprogress 300 -2008 polyVHDL.vhd 
# ** Error: (vcom-7) Failed to open design unit file "polyVHDL.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:27:14 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../test.do line 8
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 polyVHDL.vhd"
