#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 28 10:04:31 2023
# Process ID: 10336
# Current directory: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10312 D:\GitHub\VTC\RAU_22\LCD_ctrl\VivadoProject\lcd_ctrl\lcd_ctrl.xpr
# Log file: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/vivado.log
# Journal file: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/hrach/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/hrach/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 775.355 ; gain = 160.055
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0 -dir d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {12} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/init_data.coe}] [get_ips dist_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/init_data.coe' provided. It will be converted relative to IP Instance files '../../../../../../RTL/init_data.coe'
generate_target {instantiation_template} [get_files d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs -jobs 4 dist_mem_gen_0_synth_1
[Tue Feb 28 10:26:44 2023] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.runs/dist_mem_gen_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 861.793 ; gain = 10.898
export_simulation -of_objects [get_files d:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.ip_user_files -ipstatic_source_dir D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.cache/compile_simlib/modelsim} {questa=D:/Xilinx_CompLib_19_1} {riviera=D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.cache/compile_simlib/riviera} {activehdl=D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: lcd_drv
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
ERROR: [Synth 8-1031] InitComplite is not declared [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:220]
ERROR: [Synth 8-1031] InitComplite is not declared [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:221]
ERROR: [Synth 8-1031] InitComplite is not declared [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:222]
INFO: [Synth 8-2350] module lcd_drv ignored due to previous errors [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:4]
Failed to read verilog 'D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v'
2 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
Top: lcd_drv
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1347.113 ; gain = 20.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lcd_drv' [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:4]
	Parameter DATA_FETCHING bound to: 3'b001 
	Parameter END_OF_INIT bound to: 3'b010 
	Parameter WAITING bound to: 3'b011 
	Parameter DATA_VALID bound to: 3'b100 
	Parameter ADDR_INCR bound to: 3'b101 
	Parameter IDLE bound to: 2'b00 
	Parameter SET bound to: 2'b01 
	Parameter STROBE bound to: 2'b10 
	Parameter DELAY bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/.Xil/Vivado-10336-DESKTOP-FSNETFU/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (1#1) [D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/.Xil/Vivado-10336-DESKTOP-FSNETFU/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:171]
WARNING: [Synth 8-3848] Net InitValid in module/entity lcd_drv does not have driver. [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:36]
INFO: [Synth 8-6155] done synthesizing module 'lcd_drv' (2#1) [D:/GitHub/VTC/RAU_22/LCD_ctrl/RTL/lcd_drv.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1379.367 ; gain = 52.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.367 ; gain = 52.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.367 ; gain = 52.555
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'ROM_inst'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/constrs_1/imports/digilent-xdc/Arty-Master.xdc]
Finished Parsing XDC File [D:/GitHub/VTC/RAU_22/LCD_ctrl/VivadoProject/lcd_ctrl/lcd_ctrl.srcs/constrs_1/imports/digilent-xdc/Arty-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1509.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.914 ; gain = 183.102
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.914 ; gain = 183.102
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 11:33:33 2023...
