|Toplevel
rst => vga_sync:vga_s.rst
rst => detector_borda:bordabotgen:0:bordabot0.rst
rst => detector_borda:bordabotgen:1:bordabot0.rst
rst => detector_borda:bordabotgen2:2:bordabot0.rst
rst => detector_borda:bordabotgen2:3:bordabot0.rst
rst => count_px_l[0].PRESET
rst => count_px_l[1].PRESET
rst => count_px_l[2].PRESET
rst => count_px_l[3].PRESET
rst => count_px_l[4].PRESET
rst => count_px_l[5].PRESET
rst => count_px_l[6].PRESET
rst => count_px_l[7].PRESET
rst => count_px_l[8].PRESET
rst => count_px_l[9].PRESET
rst => count_px_l[10].PRESET
clks[0] => SD_dataflow:sd_df.clk
clks[0] => RAM_CLOCK:r_pll.refclk
clks[1] => detector_borda:bordabotgen:0:bordabot0.clk
clks[1] => detector_borda:bordabotgen:1:bordabot0.clk
clks[2] => vga_sync:vga_s.clk
clks[3] => ~NO_FANOUT~
hex0[0] <= HEX2Seg:hexi1.seg[0]
hex0[1] <= HEX2Seg:hexi1.seg[1]
hex0[2] <= HEX2Seg:hexi1.seg[2]
hex0[3] <= HEX2Seg:hexi1.seg[3]
hex0[4] <= HEX2Seg:hexi1.seg[4]
hex0[5] <= HEX2Seg:hexi1.seg[5]
hex0[6] <= HEX2Seg:hexi1.seg[6]
hex1[0] <= HEX2Seg:hexi2.seg[0]
hex1[1] <= HEX2Seg:hexi2.seg[1]
hex1[2] <= HEX2Seg:hexi2.seg[2]
hex1[3] <= HEX2Seg:hexi2.seg[3]
hex1[4] <= HEX2Seg:hexi2.seg[4]
hex1[5] <= HEX2Seg:hexi2.seg[5]
hex1[6] <= HEX2Seg:hexi2.seg[6]
hex2[0] <= HEX2Seg:hexi3.seg[0]
hex2[1] <= HEX2Seg:hexi3.seg[1]
hex2[2] <= HEX2Seg:hexi3.seg[2]
hex2[3] <= HEX2Seg:hexi3.seg[3]
hex2[4] <= HEX2Seg:hexi3.seg[4]
hex2[5] <= HEX2Seg:hexi3.seg[5]
hex2[6] <= HEX2Seg:hexi3.seg[6]
hex3[0] <= HEX2Seg:hexi4.seg[0]
hex3[1] <= HEX2Seg:hexi4.seg[1]
hex3[2] <= HEX2Seg:hexi4.seg[2]
hex3[3] <= HEX2Seg:hexi4.seg[3]
hex3[4] <= HEX2Seg:hexi4.seg[4]
hex3[5] <= HEX2Seg:hexi4.seg[5]
hex3[6] <= HEX2Seg:hexi4.seg[6]
hex4[0] <= <VCC>
hex4[1] <= <VCC>
hex4[2] <= <VCC>
hex4[3] <= <VCC>
hex4[4] <= <VCC>
hex4[5] <= <VCC>
hex4[6] <= <VCC>
hex5[0] <= <VCC>
hex5[1] <= <VCC>
hex5[2] <= <VCC>
hex5[3] <= <VCC>
hex5[4] <= <VCC>
hex5[5] <= <VCC>
hex5[6] <= <VCC>
LEDs[0] <= RAM_CLOCK:r_pll.outclk_0
LEDs[1] <= sdram_control:ram_ctrl.BUSY
LEDs[2] <= RAM_RD_CMD.DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] <= RAM_WR_CMD.DB_MAX_OUTPUT_PORT_TYPE
LEDs[4] <= W_FIFO_ADV.DB_MAX_OUTPUT_PORT_TYPE
LEDs[5] <= seg_data[0].DB_MAX_OUTPUT_PORT_TYPE
LEDs[6] <= LEDs[6].DB_MAX_OUTPUT_PORT_TYPE
LEDs[7] <= RAM_R_CACHE:r_cache.full
LEDs[8] <= RAM_R_CACHE:r_cache.empty
LEDs[9] <= SD_dataflow:sd_df.sd_has_data
DIPs[0] => ~NO_FANOUT~
DIPs[1] => ~NO_FANOUT~
DIPs[2] => ~NO_FANOUT~
DIPs[3] => ~NO_FANOUT~
DIPs[4] => ~NO_FANOUT~
DIPs[5] => ~NO_FANOUT~
DIPs[6] => ~NO_FANOUT~
DIPs[7] => ~NO_FANOUT~
DIPs[8] => ~NO_FANOUT~
DIPs[9] => ~NO_FANOUT~
KEYs[0] => detector_borda:bordabotgen:0:bordabot0.borda
KEYs[1] => detector_borda:bordabotgen:1:bordabot0.borda
KEYs[2] => detector_borda:bordabotgen2:2:bordabot0.borda
KEYs[3] => detector_borda:bordabotgen2:3:bordabot0.borda
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
GPIO[8] <> GPIO[8]
GPIO[9] <> GPIO[9]
GPIO[10] <> GPIO[10]
GPIO[11] <> GPIO[11]
GPIO[12] <> GPIO[12]
GPIO[13] <> GPIO[13]
GPIO[14] <> GPIO[14]
GPIO[15] <> GPIO[15]
GPIO[16] <> GPIO[16]
GPIO[17] <> GPIO[17]
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>
VGA_H <= h_delay5.DB_MAX_OUTPUT_PORT_TYPE
VGA_V <= v_delay5.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK <= SD_dataflow:sd_df.SD_CLK
SD_CMD <> SD_dataflow:sd_df.SD_CMD
SD_DAT[0] <> SD_dataflow:sd_df.SD_DAT[0]
SD_DAT[1] <> SD_dataflow:sd_df.SD_DAT[1]
SD_DAT[2] <> SD_dataflow:sd_df.SD_DAT[2]
SD_DAT[3] <> SD_dataflow:sd_df.SD_DAT[3]
DRAM_DQ[0] <> sdram_control:ram_ctrl.DRAM_DQ[0]
DRAM_DQ[1] <> sdram_control:ram_ctrl.DRAM_DQ[1]
DRAM_DQ[2] <> sdram_control:ram_ctrl.DRAM_DQ[2]
DRAM_DQ[3] <> sdram_control:ram_ctrl.DRAM_DQ[3]
DRAM_DQ[4] <> sdram_control:ram_ctrl.DRAM_DQ[4]
DRAM_DQ[5] <> sdram_control:ram_ctrl.DRAM_DQ[5]
DRAM_DQ[6] <> sdram_control:ram_ctrl.DRAM_DQ[6]
DRAM_DQ[7] <> sdram_control:ram_ctrl.DRAM_DQ[7]
DRAM_DQ[8] <> sdram_control:ram_ctrl.DRAM_DQ[8]
DRAM_DQ[9] <> sdram_control:ram_ctrl.DRAM_DQ[9]
DRAM_DQ[10] <> sdram_control:ram_ctrl.DRAM_DQ[10]
DRAM_DQ[11] <> sdram_control:ram_ctrl.DRAM_DQ[11]
DRAM_DQ[12] <> sdram_control:ram_ctrl.DRAM_DQ[12]
DRAM_DQ[13] <> sdram_control:ram_ctrl.DRAM_DQ[13]
DRAM_DQ[14] <> sdram_control:ram_ctrl.DRAM_DQ[14]
DRAM_DQ[15] <> sdram_control:ram_ctrl.DRAM_DQ[15]
DRAM_ADDR[0] <= sdram_control:ram_ctrl.DRAM_ADDR[0]
DRAM_ADDR[1] <= sdram_control:ram_ctrl.DRAM_ADDR[1]
DRAM_ADDR[2] <= sdram_control:ram_ctrl.DRAM_ADDR[2]
DRAM_ADDR[3] <= sdram_control:ram_ctrl.DRAM_ADDR[3]
DRAM_ADDR[4] <= sdram_control:ram_ctrl.DRAM_ADDR[4]
DRAM_ADDR[5] <= sdram_control:ram_ctrl.DRAM_ADDR[5]
DRAM_ADDR[6] <= sdram_control:ram_ctrl.DRAM_ADDR[6]
DRAM_ADDR[7] <= sdram_control:ram_ctrl.DRAM_ADDR[7]
DRAM_ADDR[8] <= sdram_control:ram_ctrl.DRAM_ADDR[8]
DRAM_ADDR[9] <= sdram_control:ram_ctrl.DRAM_ADDR[9]
DRAM_ADDR[10] <= sdram_control:ram_ctrl.DRAM_ADDR[10]
DRAM_ADDR[11] <= sdram_control:ram_ctrl.DRAM_ADDR[11]
DRAM_ADDR[12] <= sdram_control:ram_ctrl.DRAM_ADDR[12]
DRAM_BA[0] <= sdram_control:ram_ctrl.DRAM_BA[0]
DRAM_BA[1] <= sdram_control:ram_ctrl.DRAM_BA[1]
DRAM_CLK <= sdram_control:ram_ctrl.DRAM_CLK
DRAM_CKE <= sdram_control:ram_ctrl.DRAM_CKE
DRAM_LDQM <= sdram_control:ram_ctrl.DRAM_LDQM
DRAM_UDQM <= sdram_control:ram_ctrl.DRAM_UDQM
DRAM_WE_N <= sdram_control:ram_ctrl.DRAM_WE_N
DRAM_CAS_N <= sdram_control:ram_ctrl.DRAM_CAS_N
DRAM_RAS_N <= sdram_control:ram_ctrl.DRAM_RAS_N
DRAM_CS_N <= sdram_control:ram_ctrl.DRAM_CS_N


|Toplevel|vga_sync:vga_s
clk => ClockVGA:clk_vga.refclk
rst => v_cnt[0].ACLR
rst => v_cnt[1].ACLR
rst => v_cnt[2].ACLR
rst => v_cnt[3].ACLR
rst => v_cnt[4].ACLR
rst => v_cnt[5].ACLR
rst => v_cnt[6].ACLR
rst => v_cnt[7].ACLR
rst => v_cnt[8].ACLR
rst => v_cnt[9].ACLR
rst => v_cnt[10].ACLR
rst => v_cnt[11].ACLR
rst => h_cnt[0].ACLR
rst => h_cnt[1].ACLR
rst => h_cnt[2].ACLR
rst => h_cnt[3].ACLR
rst => h_cnt[4].ACLR
rst => h_cnt[5].ACLR
rst => h_cnt[6].ACLR
rst => h_cnt[7].ACLR
rst => h_cnt[8].ACLR
rst => h_cnt[9].ACLR
rst => h_cnt[10].ACLR
rst => h_cnt[11].ACLR
H_sync <= H_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_sync <= V_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= ClockVGA:clk_vga.outclk_0
V_valid <= V_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_valid <= H_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
ColorBurst <= ColorBurst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|vga_sync:vga_s|ClockVGA:clk_vga
refclk => ClockVGA_0002:clockvga_inst.refclk
rst => ClockVGA_0002:clockvga_inst.rst
outclk_0 <= ClockVGA_0002:clockvga_inst.outclk_0
locked <= ClockVGA_0002:clockvga_inst.locked


|Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Toplevel|vga_sync:vga_s|ClockVGA:clk_vga|ClockVGA_0002:clockvga_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|Toplevel|detector_borda:borda_vs
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|rom_linha:rl
addr[0] => Mux0.IN2058
addr[0] => Mux1.IN2058
addr[0] => Mux2.IN2058
addr[0] => Mux3.IN2058
addr[0] => Mux4.IN2058
addr[0] => Mux5.IN2058
addr[0] => Mux6.IN2058
addr[0] => Mux7.IN2058
addr[1] => Mux0.IN2057
addr[1] => Mux1.IN2057
addr[1] => Mux2.IN2057
addr[1] => Mux3.IN2057
addr[1] => Mux4.IN2057
addr[1] => Mux5.IN2057
addr[1] => Mux6.IN2057
addr[1] => Mux7.IN2057
addr[2] => Mux0.IN2056
addr[2] => Mux1.IN2056
addr[2] => Mux2.IN2056
addr[2] => Mux3.IN2056
addr[2] => Mux4.IN2056
addr[2] => Mux5.IN2056
addr[2] => Mux6.IN2056
addr[2] => Mux7.IN2056
addr[3] => Mux0.IN2055
addr[3] => Mux1.IN2055
addr[3] => Mux2.IN2055
addr[3] => Mux3.IN2055
addr[3] => Mux4.IN2055
addr[3] => Mux5.IN2055
addr[3] => Mux6.IN2055
addr[3] => Mux7.IN2055
addr[4] => Mux0.IN2054
addr[4] => Mux1.IN2054
addr[4] => Mux2.IN2054
addr[4] => Mux3.IN2054
addr[4] => Mux4.IN2054
addr[4] => Mux5.IN2054
addr[4] => Mux6.IN2054
addr[4] => Mux7.IN2054
addr[5] => Mux0.IN2053
addr[5] => Mux1.IN2053
addr[5] => Mux2.IN2053
addr[5] => Mux3.IN2053
addr[5] => Mux4.IN2053
addr[5] => Mux5.IN2053
addr[5] => Mux6.IN2053
addr[5] => Mux7.IN2053
addr[6] => Mux0.IN2052
addr[6] => Mux1.IN2052
addr[6] => Mux2.IN2052
addr[6] => Mux3.IN2052
addr[6] => Mux4.IN2052
addr[6] => Mux5.IN2052
addr[6] => Mux6.IN2052
addr[6] => Mux7.IN2052
addr[7] => Mux0.IN2051
addr[7] => Mux1.IN2051
addr[7] => Mux2.IN2051
addr[7] => Mux3.IN2051
addr[7] => Mux4.IN2051
addr[7] => Mux5.IN2051
addr[7] => Mux6.IN2051
addr[7] => Mux7.IN2051
addr[8] => Mux0.IN2050
addr[8] => Mux1.IN2050
addr[8] => Mux2.IN2050
addr[8] => Mux3.IN2050
addr[8] => Mux4.IN2050
addr[8] => Mux5.IN2050
addr[8] => Mux6.IN2050
addr[8] => Mux7.IN2050
addr[9] => Mux0.IN2049
addr[9] => Mux1.IN2049
addr[9] => Mux2.IN2049
addr[9] => Mux3.IN2049
addr[9] => Mux4.IN2049
addr[9] => Mux5.IN2049
addr[9] => Mux6.IN2049
addr[9] => Mux7.IN2049
addr[10] => Mux0.IN2048
addr[10] => Mux1.IN2048
addr[10] => Mux2.IN2048
addr[10] => Mux3.IN2048
addr[10] => Mux4.IN2048
addr[10] => Mux5.IN2048
addr[10] => Mux6.IN2048
addr[10] => Mux7.IN2048
data[0] <= <VCC>
data[1] <= <VCC>
data[2] <= <VCC>
data[3] <= <VCC>
data[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|detector_borda:\bordabotgen:0:bordabot0
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|detector_borda:\bordabotgen:1:bordabot0
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|detector_borda:\bordabotgen2:2:bordabot0
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|detector_borda:\bordabotgen2:3:bordabot0
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df
clk => SdCardCtrl:sd_cartao.clk_i
clk => clock_count[0].CLK
clk => clock_count[1].CLK
clk => clock_count[2].CLK
clk => clock_count[3].CLK
clk => clock_count[4].CLK
clk => clock_count[5].CLK
clk => clock_count[6].CLK
clk => clock_count[7].CLK
clk => clock_count[8].CLK
clk => clock_count[9].CLK
clk => clock_count[10].CLK
clk => clock_count[11].CLK
clk => clock_count[12].CLK
clk => clock_count[13].CLK
clk => clock_count[14].CLK
clk => clock_count[15].CLK
clk => clock_count[16].CLK
clk => clock_count[17].CLK
clk => clock_count[18].CLK
r_clk => SD_FIFO_16x1K:SD_FIFO_1.r_clk
r_clk => last_read.CLK
r_clk => sd_out[0]~reg0.CLK
r_clk => sd_out[1]~reg0.CLK
r_clk => sd_out[2]~reg0.CLK
r_clk => sd_out[3]~reg0.CLK
r_clk => sd_out[4]~reg0.CLK
r_clk => sd_out[5]~reg0.CLK
r_clk => sd_out[6]~reg0.CLK
r_clk => sd_out[7]~reg0.CLK
r_clk => sd_out[8]~reg0.CLK
r_clk => sd_out[9]~reg0.CLK
r_clk => sd_out[10]~reg0.CLK
r_clk => sd_out[11]~reg0.CLK
r_clk => sd_out[12]~reg0.CLK
r_clk => sd_out[13]~reg0.CLK
r_clk => sd_out[14]~reg0.CLK
r_clk => sd_out[15]~reg0.CLK
r_clk => fifo2_re.CLK
r_clk => fifo1_re.CLK
r_clk => SD_FIFO_16x1K:SD_FIFO_2.r_clk
r_clk => detector_borda:borda_read.clk
r_clk => sd_r_fifo_state~5.DATAIN
rst => SD_FIFO_16x1K:SD_FIFO_1.rst
rst => clock_count[0].ACLR
rst => clock_count[1].ACLR
rst => clock_count[2].ACLR
rst => clock_count[3].ACLR
rst => clock_count[4].ACLR
rst => clock_count[5].ACLR
rst => clock_count[6].ACLR
rst => clock_count[7].ACLR
rst => clock_count[8].ACLR
rst => clock_count[9].ACLR
rst => clock_count[10].ACLR
rst => clock_count[11].ACLR
rst => clock_count[12].ACLR
rst => clock_count[13].ACLR
rst => clock_count[14].ACLR
rst => clock_count[15].ACLR
rst => clock_count[16].ACLR
rst => clock_count[17].ACLR
rst => clock_count[18].ACLR
rst => SD_FIFO_16x1K:SD_FIFO_2.rst
ena => ~NO_FANOUT~
rst_sd => SdCardCtrl:sd_cartao.reset_i
sd_has_data <= sd_has_data.DB_MAX_OUTPUT_PORT_TYPE
read_sd_page => detector_borda:borda_read.borda
sd_out[0] <= sd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[1] <= sd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[2] <= sd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[3] <= sd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[4] <= sd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[5] <= sd_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[6] <= sd_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[7] <= sd_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[8] <= sd_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[9] <= sd_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[10] <= sd_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[11] <= sd_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[12] <= sd_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[13] <= sd_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[14] <= sd_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_out[15] <= sd_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_CLK <= SdCardCtrl:sd_cartao.sclk_o
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> SD_DAT[3]
SD_CMD <> SD_CMD
f1e <= SD_FIFO_16x1K:SD_FIFO_1.empty
f1f <= SD_FIFO_16x1K:SD_FIFO_1.f_we
f2e <= fifo1_re.DB_MAX_OUTPUT_PORT_TYPE
f2f <= fifo2_re.DB_MAX_OUTPUT_PORT_TYPE
lr <= last_read.DB_MAX_OUTPUT_PORT_TYPE
lw <= detector_borda:borda_read.update
h_o <= SdCardCtrl:sd_cartao.hndShk_o
h_i <= handshake_i.DB_MAX_OUTPUT_PORT_TYPE
bs <= SdCardCtrl:sd_cartao.busy_o


|Toplevel|SD_dataflow:sd_df|SdCardCtrl:sd_cartao
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => mosi_o~reg0.CLK
clk_i => cs_bo~reg0.CLK
clk_i => sclk_r.CLK
clk_i => error_o[0]~reg0.CLK
clk_i => error_o[1]~reg0.CLK
clk_i => error_o[2]~reg0.CLK
clk_i => error_o[3]~reg0.CLK
clk_i => error_o[4]~reg0.CLK
clk_i => error_o[5]~reg0.CLK
clk_i => error_o[6]~reg0.CLK
clk_i => error_o[7]~reg0.CLK
clk_i => error_o[8]~reg0.CLK
clk_i => error_o[9]~reg0.CLK
clk_i => error_o[10]~reg0.CLK
clk_i => error_o[11]~reg0.CLK
clk_i => error_o[12]~reg0.CLK
clk_i => error_o[13]~reg0.CLK
clk_i => error_o[14]~reg0.CLK
clk_i => error_o[15]~reg0.CLK
clk_i => hndShk_r.CLK
clk_i => busy_o~reg0.CLK
clk_i => rx_v[0].CLK
clk_i => rx_v[1].CLK
clk_i => rx_v[2].CLK
clk_i => rx_v[3].CLK
clk_i => rx_v[4].CLK
clk_i => rx_v[5].CLK
clk_i => rx_v[6].CLK
clk_i => rx_v[7].CLK
clk_i => byteCnt_v[0].CLK
clk_i => byteCnt_v[1].CLK
clk_i => byteCnt_v[2].CLK
clk_i => byteCnt_v[3].CLK
clk_i => byteCnt_v[4].CLK
clk_i => byteCnt_v[5].CLK
clk_i => byteCnt_v[6].CLK
clk_i => byteCnt_v[7].CLK
clk_i => byteCnt_v[8].CLK
clk_i => byteCnt_v[9].CLK
clk_i => doDeselect_v.CLK
clk_i => getCmdResponse_v.CLK
clk_i => bitCnt_v[0].CLK
clk_i => bitCnt_v[1].CLK
clk_i => bitCnt_v[2].CLK
clk_i => bitCnt_v[3].CLK
clk_i => bitCnt_v[4].CLK
clk_i => bitCnt_v[5].CLK
clk_i => bitCnt_v[6].CLK
clk_i => bitCnt_v[7].CLK
clk_i => rtnData_v.CLK
clk_i => addr_v[0].CLK
clk_i => addr_v[1].CLK
clk_i => addr_v[2].CLK
clk_i => addr_v[3].CLK
clk_i => addr_v[4].CLK
clk_i => addr_v[5].CLK
clk_i => addr_v[6].CLK
clk_i => addr_v[7].CLK
clk_i => addr_v[8].CLK
clk_i => addr_v[9].CLK
clk_i => addr_v[10].CLK
clk_i => addr_v[11].CLK
clk_i => addr_v[12].CLK
clk_i => addr_v[13].CLK
clk_i => addr_v[14].CLK
clk_i => addr_v[15].CLK
clk_i => addr_v[16].CLK
clk_i => addr_v[17].CLK
clk_i => addr_v[18].CLK
clk_i => addr_v[19].CLK
clk_i => addr_v[20].CLK
clk_i => addr_v[21].CLK
clk_i => addr_v[22].CLK
clk_i => addr_v[23].CLK
clk_i => addr_v[24].CLK
clk_i => addr_v[25].CLK
clk_i => addr_v[26].CLK
clk_i => addr_v[27].CLK
clk_i => addr_v[28].CLK
clk_i => addr_v[29].CLK
clk_i => addr_v[30].CLK
clk_i => addr_v[31].CLK
clk_i => clkDivider_v[0].CLK
clk_i => clkDivider_v[1].CLK
clk_i => clkDivider_v[2].CLK
clk_i => clkDivider_v[3].CLK
clk_i => clkDivider_v[4].CLK
clk_i => clkDivider_v[5].CLK
clk_i => tx_v[0].CLK
clk_i => tx_v[1].CLK
clk_i => tx_v[2].CLK
clk_i => tx_v[3].CLK
clk_i => tx_v[4].CLK
clk_i => tx_v[5].CLK
clk_i => tx_v[6].CLK
clk_i => tx_v[7].CLK
clk_i => tx_v[8].CLK
clk_i => tx_v[9].CLK
clk_i => tx_v[10].CLK
clk_i => tx_v[11].CLK
clk_i => tx_v[12].CLK
clk_i => tx_v[13].CLK
clk_i => tx_v[14].CLK
clk_i => tx_v[15].CLK
clk_i => tx_v[16].CLK
clk_i => tx_v[17].CLK
clk_i => tx_v[18].CLK
clk_i => tx_v[19].CLK
clk_i => tx_v[20].CLK
clk_i => tx_v[21].CLK
clk_i => tx_v[22].CLK
clk_i => tx_v[23].CLK
clk_i => tx_v[24].CLK
clk_i => tx_v[25].CLK
clk_i => tx_v[26].CLK
clk_i => tx_v[27].CLK
clk_i => tx_v[28].CLK
clk_i => tx_v[29].CLK
clk_i => tx_v[30].CLK
clk_i => tx_v[31].CLK
clk_i => tx_v[32].CLK
clk_i => tx_v[33].CLK
clk_i => tx_v[34].CLK
clk_i => tx_v[35].CLK
clk_i => tx_v[36].CLK
clk_i => tx_v[37].CLK
clk_i => tx_v[38].CLK
clk_i => tx_v[39].CLK
clk_i => tx_v[40].CLK
clk_i => tx_v[41].CLK
clk_i => tx_v[42].CLK
clk_i => tx_v[43].CLK
clk_i => tx_v[44].CLK
clk_i => tx_v[45].CLK
clk_i => tx_v[46].CLK
clk_i => tx_v[47].CLK
clk_i => sclkPhaseTimer_v[0].CLK
clk_i => sclkPhaseTimer_v[1].CLK
clk_i => sclkPhaseTimer_v[2].CLK
clk_i => sclkPhaseTimer_v[3].CLK
clk_i => sclkPhaseTimer_v[4].CLK
clk_i => sclkPhaseTimer_v[5].CLK
clk_i => rtnState_v~20.DATAIN
clk_i => state_v~19.DATAIN
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => state_v.OUTPUTSELECT
reset_i => sclkPhaseTimer_v.OUTPUTSELECT
reset_i => sclkPhaseTimer_v.OUTPUTSELECT
reset_i => sclkPhaseTimer_v.OUTPUTSELECT
reset_i => sclkPhaseTimer_v.OUTPUTSELECT
reset_i => sclkPhaseTimer_v.OUTPUTSELECT
reset_i => sclkPhaseTimer_v.OUTPUTSELECT
reset_i => busy_o.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => rtnState_v.OUTPUTSELECT
reset_i => data_o[3]~reg0.ENA
reset_i => data_o[2]~reg0.ENA
reset_i => data_o[1]~reg0.ENA
reset_i => data_o[0]~reg0.ENA
reset_i => data_o[4]~reg0.ENA
reset_i => data_o[5]~reg0.ENA
reset_i => data_o[6]~reg0.ENA
reset_i => data_o[7]~reg0.ENA
reset_i => mosi_o~reg0.ENA
reset_i => cs_bo~reg0.ENA
reset_i => sclk_r.ENA
reset_i => error_o[0]~reg0.ENA
reset_i => error_o[1]~reg0.ENA
reset_i => error_o[2]~reg0.ENA
reset_i => error_o[3]~reg0.ENA
reset_i => error_o[4]~reg0.ENA
reset_i => error_o[5]~reg0.ENA
reset_i => error_o[6]~reg0.ENA
reset_i => error_o[7]~reg0.ENA
reset_i => error_o[8]~reg0.ENA
reset_i => error_o[9]~reg0.ENA
reset_i => error_o[10]~reg0.ENA
reset_i => error_o[11]~reg0.ENA
reset_i => error_o[12]~reg0.ENA
reset_i => error_o[13]~reg0.ENA
reset_i => error_o[14]~reg0.ENA
reset_i => error_o[15]~reg0.ENA
reset_i => hndShk_r.ENA
reset_i => rx_v[0].ENA
reset_i => rx_v[1].ENA
reset_i => rx_v[2].ENA
reset_i => rx_v[3].ENA
reset_i => rx_v[4].ENA
reset_i => rx_v[5].ENA
reset_i => rx_v[6].ENA
reset_i => rx_v[7].ENA
reset_i => byteCnt_v[0].ENA
reset_i => byteCnt_v[1].ENA
reset_i => byteCnt_v[2].ENA
reset_i => byteCnt_v[3].ENA
reset_i => byteCnt_v[4].ENA
reset_i => byteCnt_v[5].ENA
reset_i => byteCnt_v[6].ENA
reset_i => byteCnt_v[7].ENA
reset_i => byteCnt_v[8].ENA
reset_i => byteCnt_v[9].ENA
reset_i => doDeselect_v.ENA
reset_i => getCmdResponse_v.ENA
reset_i => bitCnt_v[0].ENA
reset_i => bitCnt_v[1].ENA
reset_i => bitCnt_v[2].ENA
reset_i => bitCnt_v[3].ENA
reset_i => bitCnt_v[4].ENA
reset_i => bitCnt_v[5].ENA
reset_i => bitCnt_v[6].ENA
reset_i => bitCnt_v[7].ENA
reset_i => rtnData_v.ENA
reset_i => addr_v[0].ENA
reset_i => addr_v[1].ENA
reset_i => addr_v[2].ENA
reset_i => addr_v[3].ENA
reset_i => addr_v[4].ENA
reset_i => addr_v[5].ENA
reset_i => addr_v[6].ENA
reset_i => addr_v[7].ENA
reset_i => addr_v[8].ENA
reset_i => addr_v[9].ENA
reset_i => addr_v[10].ENA
reset_i => addr_v[11].ENA
reset_i => addr_v[12].ENA
reset_i => addr_v[13].ENA
reset_i => addr_v[14].ENA
reset_i => addr_v[15].ENA
reset_i => addr_v[16].ENA
reset_i => addr_v[17].ENA
reset_i => addr_v[18].ENA
reset_i => addr_v[19].ENA
reset_i => addr_v[20].ENA
reset_i => addr_v[21].ENA
reset_i => addr_v[22].ENA
reset_i => addr_v[23].ENA
reset_i => addr_v[24].ENA
reset_i => addr_v[25].ENA
reset_i => addr_v[26].ENA
reset_i => addr_v[27].ENA
reset_i => addr_v[28].ENA
reset_i => addr_v[29].ENA
reset_i => addr_v[30].ENA
reset_i => addr_v[31].ENA
reset_i => clkDivider_v[0].ENA
reset_i => clkDivider_v[1].ENA
reset_i => clkDivider_v[2].ENA
reset_i => clkDivider_v[3].ENA
reset_i => clkDivider_v[4].ENA
reset_i => clkDivider_v[5].ENA
reset_i => tx_v[0].ENA
reset_i => tx_v[1].ENA
reset_i => tx_v[2].ENA
reset_i => tx_v[3].ENA
reset_i => tx_v[4].ENA
reset_i => tx_v[5].ENA
reset_i => tx_v[6].ENA
reset_i => tx_v[7].ENA
reset_i => tx_v[8].ENA
reset_i => tx_v[9].ENA
reset_i => tx_v[10].ENA
reset_i => tx_v[11].ENA
reset_i => tx_v[12].ENA
reset_i => tx_v[13].ENA
reset_i => tx_v[14].ENA
reset_i => tx_v[15].ENA
reset_i => tx_v[16].ENA
reset_i => tx_v[17].ENA
reset_i => tx_v[18].ENA
reset_i => tx_v[19].ENA
reset_i => tx_v[20].ENA
reset_i => tx_v[21].ENA
reset_i => tx_v[22].ENA
reset_i => tx_v[23].ENA
reset_i => tx_v[24].ENA
reset_i => tx_v[25].ENA
reset_i => tx_v[26].ENA
reset_i => tx_v[27].ENA
reset_i => tx_v[28].ENA
reset_i => tx_v[29].ENA
reset_i => tx_v[30].ENA
reset_i => tx_v[31].ENA
reset_i => tx_v[32].ENA
reset_i => tx_v[33].ENA
reset_i => tx_v[34].ENA
reset_i => tx_v[35].ENA
reset_i => tx_v[36].ENA
reset_i => tx_v[37].ENA
reset_i => tx_v[38].ENA
reset_i => tx_v[39].ENA
reset_i => tx_v[40].ENA
reset_i => tx_v[41].ENA
reset_i => tx_v[42].ENA
reset_i => tx_v[43].ENA
reset_i => tx_v[44].ENA
reset_i => tx_v[45].ENA
reset_i => tx_v[46].ENA
reset_i => tx_v[47].ENA
rd_i => cs_bo.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => addr_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => tx_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => bitCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => byteCnt_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => rtnState_v.OUTPUTSELECT
rd_i => busy_o.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => addr_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => tx_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => bitCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => byteCnt_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => rtnState_v.OUTPUTSELECT
wr_i => busy_o.DATAA
wr_i => cs_bo.DATAA
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
continue_i => addr_v.OUTPUTSELECT
addr_i[0] => addr_v.DATAA
addr_i[1] => addr_v.DATAA
addr_i[2] => addr_v.DATAA
addr_i[3] => addr_v.DATAA
addr_i[4] => addr_v.DATAA
addr_i[5] => addr_v.DATAA
addr_i[6] => addr_v.DATAA
addr_i[7] => addr_v.DATAA
addr_i[8] => addr_v.DATAA
addr_i[9] => addr_v.DATAA
addr_i[10] => addr_v.DATAA
addr_i[11] => addr_v.DATAA
addr_i[12] => addr_v.DATAA
addr_i[13] => addr_v.DATAA
addr_i[14] => addr_v.DATAA
addr_i[15] => addr_v.DATAA
addr_i[16] => addr_v.DATAA
addr_i[17] => addr_v.DATAA
addr_i[18] => addr_v.DATAA
addr_i[19] => addr_v.DATAA
addr_i[20] => addr_v.DATAA
addr_i[21] => addr_v.DATAA
addr_i[22] => addr_v.DATAA
addr_i[23] => addr_v.DATAA
addr_i[24] => addr_v.DATAA
addr_i[25] => addr_v.DATAA
addr_i[26] => addr_v.DATAA
addr_i[27] => addr_v.DATAA
addr_i[28] => addr_v.DATAA
addr_i[29] => addr_v.DATAA
addr_i[30] => addr_v.DATAA
addr_i[31] => addr_v.DATAA
data_i[0] => tx_v.DATAB
data_i[1] => tx_v.DATAB
data_i[2] => tx_v.DATAB
data_i[3] => tx_v.DATAB
data_i[4] => tx_v.DATAB
data_i[5] => tx_v.DATAB
data_i[6] => tx_v.DATAB
data_i[7] => tx_v.DATAB
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy_o <= busy_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
hndShk_i => process_0.IN1
hndShk_i => process_0.IN1
hndShk_i => process_0.IN1
hndShk_i => process_0.IN1
hndShk_o <= hndShk_r.DB_MAX_OUTPUT_PORT_TYPE
error_o[0] <= error_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[1] <= error_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[2] <= error_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[3] <= error_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[4] <= error_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[5] <= error_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[6] <= error_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[7] <= error_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[8] <= error_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[9] <= error_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[10] <= error_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[11] <= error_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[12] <= error_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[13] <= error_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[14] <= error_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_o[15] <= error_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_bo <= cs_bo~reg0.DB_MAX_OUTPUT_PORT_TYPE
sclk_o <= sclk_r.DB_MAX_OUTPUT_PORT_TYPE
mosi_o <= mosi_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso_i => process_0.IN1
miso_i => rx_v.DATAB
miso_i => data_o.DATAB
miso_i => rx_v.DATAB
miso_i => process_0.IN1


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1
wr_clk => FIFO_16x1K:fifo_1.wrclk
wr_clk => ram_data[0].CLK
wr_clk => ram_data[1].CLK
wr_clk => ram_data[2].CLK
wr_clk => ram_data[3].CLK
wr_clk => ram_data[4].CLK
wr_clk => ram_data[5].CLK
wr_clk => ram_data[6].CLK
wr_clk => ram_data[7].CLK
wr_clk => ram_data[8].CLK
wr_clk => ram_data[9].CLK
wr_clk => ram_data[10].CLK
wr_clk => ram_data[11].CLK
wr_clk => ram_data[12].CLK
wr_clk => ram_data[13].CLK
wr_clk => ram_data[14].CLK
wr_clk => ram_data[15].CLK
wr_clk => handshake~reg0.CLK
wr_clk => fifo_we.CLK
wr_clk => estado~7.DATAIN
r_clk => FIFO_16x1K:fifo_1.rdclk
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
rst => FIFO_16x1K:fifo_1.aclr
rst => fifo_we.ACLR
rst => estado~9.DATAIN
rst => ram_data[7].ENA
rst => ram_data[6].ENA
rst => ram_data[5].ENA
rst => ram_data[4].ENA
rst => ram_data[3].ENA
rst => ram_data[2].ENA
rst => ram_data[1].ENA
rst => ram_data[0].ENA
rst => ram_data[8].ENA
rst => ram_data[9].ENA
rst => ram_data[10].ENA
rst => ram_data[11].ENA
rst => ram_data[12].ENA
rst => ram_data[13].ENA
rst => ram_data[14].ENA
rst => ram_data[15].ENA
rst => handshake~reg0.ENA
din[0] => ram_data.DATAB
din[0] => ram_data.DATAB
din[1] => ram_data.DATAB
din[1] => ram_data.DATAB
din[2] => ram_data.DATAB
din[2] => ram_data.DATAB
din[3] => ram_data.DATAB
din[3] => ram_data.DATAB
din[4] => ram_data.DATAB
din[4] => ram_data.DATAB
din[5] => ram_data.DATAB
din[5] => ram_data.DATAB
din[6] => ram_data.DATAB
din[6] => ram_data.DATAB
din[7] => ram_data.DATAB
din[7] => ram_data.DATAB
dout[0] <= FIFO_16x1K:fifo_1.q[0]
dout[1] <= FIFO_16x1K:fifo_1.q[1]
dout[2] <= FIFO_16x1K:fifo_1.q[2]
dout[3] <= FIFO_16x1K:fifo_1.q[3]
dout[4] <= FIFO_16x1K:fifo_1.q[4]
dout[5] <= FIFO_16x1K:fifo_1.q[5]
dout[6] <= FIFO_16x1K:fifo_1.q[6]
dout[7] <= FIFO_16x1K:fifo_1.q[7]
dout[8] <= FIFO_16x1K:fifo_1.q[8]
dout[9] <= FIFO_16x1K:fifo_1.q[9]
dout[10] <= FIFO_16x1K:fifo_1.q[10]
dout[11] <= FIFO_16x1K:fifo_1.q[11]
dout[12] <= FIFO_16x1K:fifo_1.q[12]
dout[13] <= FIFO_16x1K:fifo_1.q[13]
dout[14] <= FIFO_16x1K:fifo_1.q[14]
dout[15] <= FIFO_16x1K:fifo_1.q[15]
handshake <= handshake~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => ram_data[0].OUTPUTSELECT
we => ram_data[1].OUTPUTSELECT
we => ram_data[2].OUTPUTSELECT
we => ram_data[3].OUTPUTSELECT
we => ram_data[4].OUTPUTSELECT
we => ram_data[5].OUTPUTSELECT
we => ram_data[6].OUTPUTSELECT
we => ram_data[7].OUTPUTSELECT
we => ram_data[8].OUTPUTSELECT
we => ram_data[9].OUTPUTSELECT
we => ram_data[10].OUTPUTSELECT
we => ram_data[11].OUTPUTSELECT
we => ram_data[12].OUTPUTSELECT
we => ram_data[13].OUTPUTSELECT
we => ram_data[14].OUTPUTSELECT
we => ram_data[15].OUTPUTSELECT
we => handshake.OUTPUTSELECT
we => estado.dump2.OUTPUTSELECT
we => estado.dump.OUTPUTSELECT
we => estado.byte2.OUTPUTSELECT
we => estado.byte1.OUTPUTSELECT
we => estado.espera2.OUTPUTSELECT
we => estado.espera1.OUTPUTSELECT
we => fifo_we.ENA
re => FIFO_16x1K:fifo_1.rdreq
empty <= FIFO_16x1K:fifo_1.rdempty
full <= FIFO_16x1K:fifo_1.wrfull
w_data[0] <= ram_data[0].DB_MAX_OUTPUT_PORT_TYPE
w_data[1] <= ram_data[1].DB_MAX_OUTPUT_PORT_TYPE
w_data[2] <= ram_data[2].DB_MAX_OUTPUT_PORT_TYPE
w_data[3] <= ram_data[3].DB_MAX_OUTPUT_PORT_TYPE
w_data[4] <= ram_data[4].DB_MAX_OUTPUT_PORT_TYPE
w_data[5] <= ram_data[5].DB_MAX_OUTPUT_PORT_TYPE
w_data[6] <= ram_data[6].DB_MAX_OUTPUT_PORT_TYPE
w_data[7] <= ram_data[7].DB_MAX_OUTPUT_PORT_TYPE
w_data[8] <= ram_data[8].DB_MAX_OUTPUT_PORT_TYPE
w_data[9] <= ram_data[9].DB_MAX_OUTPUT_PORT_TYPE
w_data[10] <= ram_data[10].DB_MAX_OUTPUT_PORT_TYPE
w_data[11] <= ram_data[11].DB_MAX_OUTPUT_PORT_TYPE
w_data[12] <= ram_data[12].DB_MAX_OUTPUT_PORT_TYPE
w_data[13] <= ram_data[13].DB_MAX_OUTPUT_PORT_TYPE
w_data[14] <= ram_data[14].DB_MAX_OUTPUT_PORT_TYPE
w_data[15] <= ram_data[15].DB_MAX_OUTPUT_PORT_TYPE
f_we <= fifo_we.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1
aclr => dcfifo_mixed_widths:dcfifo_mixed_widths_component.aclr
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
data[8] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[8]
data[9] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[9]
data[10] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[10]
data[11] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[11]
data[12] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[12]
data[13] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[13]
data[14] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[14]
data[15] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[15]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[8]
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[9]
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[10]
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[11]
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[12]
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[13]
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[14]
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[15]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_paq1:auto_generated.aclr
data[0] => dcfifo_paq1:auto_generated.data[0]
data[1] => dcfifo_paq1:auto_generated.data[1]
data[2] => dcfifo_paq1:auto_generated.data[2]
data[3] => dcfifo_paq1:auto_generated.data[3]
data[4] => dcfifo_paq1:auto_generated.data[4]
data[5] => dcfifo_paq1:auto_generated.data[5]
data[6] => dcfifo_paq1:auto_generated.data[6]
data[7] => dcfifo_paq1:auto_generated.data[7]
data[8] => dcfifo_paq1:auto_generated.data[8]
data[9] => dcfifo_paq1:auto_generated.data[9]
data[10] => dcfifo_paq1:auto_generated.data[10]
data[11] => dcfifo_paq1:auto_generated.data[11]
data[12] => dcfifo_paq1:auto_generated.data[12]
data[13] => dcfifo_paq1:auto_generated.data[13]
data[14] => dcfifo_paq1:auto_generated.data[14]
data[15] => dcfifo_paq1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_paq1:auto_generated.q[0]
q[1] <= dcfifo_paq1:auto_generated.q[1]
q[2] <= dcfifo_paq1:auto_generated.q[2]
q[3] <= dcfifo_paq1:auto_generated.q[3]
q[4] <= dcfifo_paq1:auto_generated.q[4]
q[5] <= dcfifo_paq1:auto_generated.q[5]
q[6] <= dcfifo_paq1:auto_generated.q[6]
q[7] <= dcfifo_paq1:auto_generated.q[7]
q[8] <= dcfifo_paq1:auto_generated.q[8]
q[9] <= dcfifo_paq1:auto_generated.q[9]
q[10] <= dcfifo_paq1:auto_generated.q[10]
q[11] <= dcfifo_paq1:auto_generated.q[11]
q[12] <= dcfifo_paq1:auto_generated.q[12]
q[13] <= dcfifo_paq1:auto_generated.q[13]
q[14] <= dcfifo_paq1:auto_generated.q[14]
q[15] <= dcfifo_paq1:auto_generated.q[15]
rdclk => dcfifo_paq1:auto_generated.rdclk
rdempty <= dcfifo_paq1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_paq1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
wrclk => dcfifo_paq1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_paq1:auto_generated.wrfull
wrreq => dcfifo_paq1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated
aclr => a_graycounter_ov6:rdptr_g1p.aclr
aclr => a_graycounter_kdc:wrptr_g1p.aclr
aclr => altsyncram_o8d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_o8d1:fifo_ram.data_a[0]
data[1] => altsyncram_o8d1:fifo_ram.data_a[1]
data[2] => altsyncram_o8d1:fifo_ram.data_a[2]
data[3] => altsyncram_o8d1:fifo_ram.data_a[3]
data[4] => altsyncram_o8d1:fifo_ram.data_a[4]
data[5] => altsyncram_o8d1:fifo_ram.data_a[5]
data[6] => altsyncram_o8d1:fifo_ram.data_a[6]
data[7] => altsyncram_o8d1:fifo_ram.data_a[7]
data[8] => altsyncram_o8d1:fifo_ram.data_a[8]
data[9] => altsyncram_o8d1:fifo_ram.data_a[9]
data[10] => altsyncram_o8d1:fifo_ram.data_a[10]
data[11] => altsyncram_o8d1:fifo_ram.data_a[11]
data[12] => altsyncram_o8d1:fifo_ram.data_a[12]
data[13] => altsyncram_o8d1:fifo_ram.data_a[13]
data[14] => altsyncram_o8d1:fifo_ram.data_a[14]
data[15] => altsyncram_o8d1:fifo_ram.data_a[15]
q[0] <= altsyncram_o8d1:fifo_ram.q_b[0]
q[1] <= altsyncram_o8d1:fifo_ram.q_b[1]
q[2] <= altsyncram_o8d1:fifo_ram.q_b[2]
q[3] <= altsyncram_o8d1:fifo_ram.q_b[3]
q[4] <= altsyncram_o8d1:fifo_ram.q_b[4]
q[5] <= altsyncram_o8d1:fifo_ram.q_b[5]
q[6] <= altsyncram_o8d1:fifo_ram.q_b[6]
q[7] <= altsyncram_o8d1:fifo_ram.q_b[7]
q[8] <= altsyncram_o8d1:fifo_ram.q_b[8]
q[9] <= altsyncram_o8d1:fifo_ram.q_b[9]
q[10] <= altsyncram_o8d1:fifo_ram.q_b[10]
q[11] <= altsyncram_o8d1:fifo_ram.q_b[11]
q[12] <= altsyncram_o8d1:fifo_ram.q_b[12]
q[13] <= altsyncram_o8d1:fifo_ram.q_b[13]
q[14] <= altsyncram_o8d1:fifo_ram.q_b[14]
q[15] <= altsyncram_o8d1:fifo_ram.q_b[15]
rdclk => a_graycounter_ov6:rdptr_g1p.clock
rdclk => altsyncram_o8d1:fifo_ram.clock1
rdclk => alt_synch_pipe_9pl:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_kdc:wrptr_g1p.clock
wrclk => altsyncram_o8d1:fifo_ram.clock0
wrclk => alt_synch_pipe_apl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
clock => dffpipe_qe9:dffpipe12.clock
clrn => dffpipe_qe9:dffpipe12.clrn
d[0] => dffpipe_qe9:dffpipe12.d[0]
d[1] => dffpipe_qe9:dffpipe12.d[1]
d[2] => dffpipe_qe9:dffpipe12.d[2]
d[3] => dffpipe_qe9:dffpipe12.d[3]
d[4] => dffpipe_qe9:dffpipe12.d[4]
d[5] => dffpipe_qe9:dffpipe12.d[5]
d[6] => dffpipe_qe9:dffpipe12.d[6]
d[7] => dffpipe_qe9:dffpipe12.d[7]
d[8] => dffpipe_qe9:dffpipe12.d[8]
d[9] => dffpipe_qe9:dffpipe12.d[9]
d[10] => dffpipe_qe9:dffpipe12.d[10]
q[0] <= dffpipe_qe9:dffpipe12.q[0]
q[1] <= dffpipe_qe9:dffpipe12.q[1]
q[2] <= dffpipe_qe9:dffpipe12.q[2]
q[3] <= dffpipe_qe9:dffpipe12.q[3]
q[4] <= dffpipe_qe9:dffpipe12.q[4]
q[5] <= dffpipe_qe9:dffpipe12.q[5]
q[6] <= dffpipe_qe9:dffpipe12.q[6]
q[7] <= dffpipe_qe9:dffpipe12.q[7]
q[8] <= dffpipe_qe9:dffpipe12.q[8]
q[9] <= dffpipe_qe9:dffpipe12.q[9]
q[10] <= dffpipe_qe9:dffpipe12.q[10]


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
clock => dffpipe_re9:dffpipe15.clock
clrn => dffpipe_re9:dffpipe15.clrn
d[0] => dffpipe_re9:dffpipe15.d[0]
d[1] => dffpipe_re9:dffpipe15.d[1]
d[2] => dffpipe_re9:dffpipe15.d[2]
d[3] => dffpipe_re9:dffpipe15.d[3]
d[4] => dffpipe_re9:dffpipe15.d[4]
d[5] => dffpipe_re9:dffpipe15.d[5]
d[6] => dffpipe_re9:dffpipe15.d[6]
d[7] => dffpipe_re9:dffpipe15.d[7]
d[8] => dffpipe_re9:dffpipe15.d[8]
d[9] => dffpipe_re9:dffpipe15.d[9]
d[10] => dffpipe_re9:dffpipe15.d[10]
q[0] <= dffpipe_re9:dffpipe15.q[0]
q[1] <= dffpipe_re9:dffpipe15.q[1]
q[2] <= dffpipe_re9:dffpipe15.q[2]
q[3] <= dffpipe_re9:dffpipe15.q[3]
q[4] <= dffpipe_re9:dffpipe15.q[4]
q[5] <= dffpipe_re9:dffpipe15.q[5]
q[6] <= dffpipe_re9:dffpipe15.q[6]
q[7] <= dffpipe_re9:dffpipe15.q[7]
q[8] <= dffpipe_re9:dffpipe15.q[8]
q[9] <= dffpipe_re9:dffpipe15.q[9]
q[10] <= dffpipe_re9:dffpipe15.q[10]


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_1|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2
wr_clk => FIFO_16x1K:fifo_1.wrclk
wr_clk => ram_data[0].CLK
wr_clk => ram_data[1].CLK
wr_clk => ram_data[2].CLK
wr_clk => ram_data[3].CLK
wr_clk => ram_data[4].CLK
wr_clk => ram_data[5].CLK
wr_clk => ram_data[6].CLK
wr_clk => ram_data[7].CLK
wr_clk => ram_data[8].CLK
wr_clk => ram_data[9].CLK
wr_clk => ram_data[10].CLK
wr_clk => ram_data[11].CLK
wr_clk => ram_data[12].CLK
wr_clk => ram_data[13].CLK
wr_clk => ram_data[14].CLK
wr_clk => ram_data[15].CLK
wr_clk => handshake~reg0.CLK
wr_clk => fifo_we.CLK
wr_clk => estado~7.DATAIN
r_clk => FIFO_16x1K:fifo_1.rdclk
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
load_b => estado.OUTPUTSELECT
rst => FIFO_16x1K:fifo_1.aclr
rst => fifo_we.ACLR
rst => estado~9.DATAIN
rst => ram_data[7].ENA
rst => ram_data[6].ENA
rst => ram_data[5].ENA
rst => ram_data[4].ENA
rst => ram_data[3].ENA
rst => ram_data[2].ENA
rst => ram_data[1].ENA
rst => ram_data[0].ENA
rst => ram_data[8].ENA
rst => ram_data[9].ENA
rst => ram_data[10].ENA
rst => ram_data[11].ENA
rst => ram_data[12].ENA
rst => ram_data[13].ENA
rst => ram_data[14].ENA
rst => ram_data[15].ENA
rst => handshake~reg0.ENA
din[0] => ram_data.DATAB
din[0] => ram_data.DATAB
din[1] => ram_data.DATAB
din[1] => ram_data.DATAB
din[2] => ram_data.DATAB
din[2] => ram_data.DATAB
din[3] => ram_data.DATAB
din[3] => ram_data.DATAB
din[4] => ram_data.DATAB
din[4] => ram_data.DATAB
din[5] => ram_data.DATAB
din[5] => ram_data.DATAB
din[6] => ram_data.DATAB
din[6] => ram_data.DATAB
din[7] => ram_data.DATAB
din[7] => ram_data.DATAB
dout[0] <= FIFO_16x1K:fifo_1.q[0]
dout[1] <= FIFO_16x1K:fifo_1.q[1]
dout[2] <= FIFO_16x1K:fifo_1.q[2]
dout[3] <= FIFO_16x1K:fifo_1.q[3]
dout[4] <= FIFO_16x1K:fifo_1.q[4]
dout[5] <= FIFO_16x1K:fifo_1.q[5]
dout[6] <= FIFO_16x1K:fifo_1.q[6]
dout[7] <= FIFO_16x1K:fifo_1.q[7]
dout[8] <= FIFO_16x1K:fifo_1.q[8]
dout[9] <= FIFO_16x1K:fifo_1.q[9]
dout[10] <= FIFO_16x1K:fifo_1.q[10]
dout[11] <= FIFO_16x1K:fifo_1.q[11]
dout[12] <= FIFO_16x1K:fifo_1.q[12]
dout[13] <= FIFO_16x1K:fifo_1.q[13]
dout[14] <= FIFO_16x1K:fifo_1.q[14]
dout[15] <= FIFO_16x1K:fifo_1.q[15]
handshake <= handshake~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => ram_data[0].OUTPUTSELECT
we => ram_data[1].OUTPUTSELECT
we => ram_data[2].OUTPUTSELECT
we => ram_data[3].OUTPUTSELECT
we => ram_data[4].OUTPUTSELECT
we => ram_data[5].OUTPUTSELECT
we => ram_data[6].OUTPUTSELECT
we => ram_data[7].OUTPUTSELECT
we => ram_data[8].OUTPUTSELECT
we => ram_data[9].OUTPUTSELECT
we => ram_data[10].OUTPUTSELECT
we => ram_data[11].OUTPUTSELECT
we => ram_data[12].OUTPUTSELECT
we => ram_data[13].OUTPUTSELECT
we => ram_data[14].OUTPUTSELECT
we => ram_data[15].OUTPUTSELECT
we => handshake.OUTPUTSELECT
we => estado.dump2.OUTPUTSELECT
we => estado.dump.OUTPUTSELECT
we => estado.byte2.OUTPUTSELECT
we => estado.byte1.OUTPUTSELECT
we => estado.espera2.OUTPUTSELECT
we => estado.espera1.OUTPUTSELECT
we => fifo_we.ENA
re => FIFO_16x1K:fifo_1.rdreq
empty <= FIFO_16x1K:fifo_1.rdempty
full <= FIFO_16x1K:fifo_1.wrfull
w_data[0] <= ram_data[0].DB_MAX_OUTPUT_PORT_TYPE
w_data[1] <= ram_data[1].DB_MAX_OUTPUT_PORT_TYPE
w_data[2] <= ram_data[2].DB_MAX_OUTPUT_PORT_TYPE
w_data[3] <= ram_data[3].DB_MAX_OUTPUT_PORT_TYPE
w_data[4] <= ram_data[4].DB_MAX_OUTPUT_PORT_TYPE
w_data[5] <= ram_data[5].DB_MAX_OUTPUT_PORT_TYPE
w_data[6] <= ram_data[6].DB_MAX_OUTPUT_PORT_TYPE
w_data[7] <= ram_data[7].DB_MAX_OUTPUT_PORT_TYPE
w_data[8] <= ram_data[8].DB_MAX_OUTPUT_PORT_TYPE
w_data[9] <= ram_data[9].DB_MAX_OUTPUT_PORT_TYPE
w_data[10] <= ram_data[10].DB_MAX_OUTPUT_PORT_TYPE
w_data[11] <= ram_data[11].DB_MAX_OUTPUT_PORT_TYPE
w_data[12] <= ram_data[12].DB_MAX_OUTPUT_PORT_TYPE
w_data[13] <= ram_data[13].DB_MAX_OUTPUT_PORT_TYPE
w_data[14] <= ram_data[14].DB_MAX_OUTPUT_PORT_TYPE
w_data[15] <= ram_data[15].DB_MAX_OUTPUT_PORT_TYPE
f_we <= fifo_we.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1
aclr => dcfifo_mixed_widths:dcfifo_mixed_widths_component.aclr
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
data[8] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[8]
data[9] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[9]
data[10] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[10]
data[11] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[11]
data[12] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[12]
data[13] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[13]
data[14] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[14]
data[15] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[15]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[8]
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[9]
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[10]
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[11]
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[12]
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[13]
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[14]
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[15]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_paq1:auto_generated.aclr
data[0] => dcfifo_paq1:auto_generated.data[0]
data[1] => dcfifo_paq1:auto_generated.data[1]
data[2] => dcfifo_paq1:auto_generated.data[2]
data[3] => dcfifo_paq1:auto_generated.data[3]
data[4] => dcfifo_paq1:auto_generated.data[4]
data[5] => dcfifo_paq1:auto_generated.data[5]
data[6] => dcfifo_paq1:auto_generated.data[6]
data[7] => dcfifo_paq1:auto_generated.data[7]
data[8] => dcfifo_paq1:auto_generated.data[8]
data[9] => dcfifo_paq1:auto_generated.data[9]
data[10] => dcfifo_paq1:auto_generated.data[10]
data[11] => dcfifo_paq1:auto_generated.data[11]
data[12] => dcfifo_paq1:auto_generated.data[12]
data[13] => dcfifo_paq1:auto_generated.data[13]
data[14] => dcfifo_paq1:auto_generated.data[14]
data[15] => dcfifo_paq1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_paq1:auto_generated.q[0]
q[1] <= dcfifo_paq1:auto_generated.q[1]
q[2] <= dcfifo_paq1:auto_generated.q[2]
q[3] <= dcfifo_paq1:auto_generated.q[3]
q[4] <= dcfifo_paq1:auto_generated.q[4]
q[5] <= dcfifo_paq1:auto_generated.q[5]
q[6] <= dcfifo_paq1:auto_generated.q[6]
q[7] <= dcfifo_paq1:auto_generated.q[7]
q[8] <= dcfifo_paq1:auto_generated.q[8]
q[9] <= dcfifo_paq1:auto_generated.q[9]
q[10] <= dcfifo_paq1:auto_generated.q[10]
q[11] <= dcfifo_paq1:auto_generated.q[11]
q[12] <= dcfifo_paq1:auto_generated.q[12]
q[13] <= dcfifo_paq1:auto_generated.q[13]
q[14] <= dcfifo_paq1:auto_generated.q[14]
q[15] <= dcfifo_paq1:auto_generated.q[15]
rdclk => dcfifo_paq1:auto_generated.rdclk
rdempty <= dcfifo_paq1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_paq1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
wrclk => dcfifo_paq1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_paq1:auto_generated.wrfull
wrreq => dcfifo_paq1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated
aclr => a_graycounter_ov6:rdptr_g1p.aclr
aclr => a_graycounter_kdc:wrptr_g1p.aclr
aclr => altsyncram_o8d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_o8d1:fifo_ram.data_a[0]
data[1] => altsyncram_o8d1:fifo_ram.data_a[1]
data[2] => altsyncram_o8d1:fifo_ram.data_a[2]
data[3] => altsyncram_o8d1:fifo_ram.data_a[3]
data[4] => altsyncram_o8d1:fifo_ram.data_a[4]
data[5] => altsyncram_o8d1:fifo_ram.data_a[5]
data[6] => altsyncram_o8d1:fifo_ram.data_a[6]
data[7] => altsyncram_o8d1:fifo_ram.data_a[7]
data[8] => altsyncram_o8d1:fifo_ram.data_a[8]
data[9] => altsyncram_o8d1:fifo_ram.data_a[9]
data[10] => altsyncram_o8d1:fifo_ram.data_a[10]
data[11] => altsyncram_o8d1:fifo_ram.data_a[11]
data[12] => altsyncram_o8d1:fifo_ram.data_a[12]
data[13] => altsyncram_o8d1:fifo_ram.data_a[13]
data[14] => altsyncram_o8d1:fifo_ram.data_a[14]
data[15] => altsyncram_o8d1:fifo_ram.data_a[15]
q[0] <= altsyncram_o8d1:fifo_ram.q_b[0]
q[1] <= altsyncram_o8d1:fifo_ram.q_b[1]
q[2] <= altsyncram_o8d1:fifo_ram.q_b[2]
q[3] <= altsyncram_o8d1:fifo_ram.q_b[3]
q[4] <= altsyncram_o8d1:fifo_ram.q_b[4]
q[5] <= altsyncram_o8d1:fifo_ram.q_b[5]
q[6] <= altsyncram_o8d1:fifo_ram.q_b[6]
q[7] <= altsyncram_o8d1:fifo_ram.q_b[7]
q[8] <= altsyncram_o8d1:fifo_ram.q_b[8]
q[9] <= altsyncram_o8d1:fifo_ram.q_b[9]
q[10] <= altsyncram_o8d1:fifo_ram.q_b[10]
q[11] <= altsyncram_o8d1:fifo_ram.q_b[11]
q[12] <= altsyncram_o8d1:fifo_ram.q_b[12]
q[13] <= altsyncram_o8d1:fifo_ram.q_b[13]
q[14] <= altsyncram_o8d1:fifo_ram.q_b[14]
q[15] <= altsyncram_o8d1:fifo_ram.q_b[15]
rdclk => a_graycounter_ov6:rdptr_g1p.clock
rdclk => altsyncram_o8d1:fifo_ram.clock1
rdclk => alt_synch_pipe_9pl:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_kdc:wrptr_g1p.clock
wrclk => altsyncram_o8d1:fifo_ram.clock0
wrclk => alt_synch_pipe_apl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
clock => dffpipe_qe9:dffpipe12.clock
clrn => dffpipe_qe9:dffpipe12.clrn
d[0] => dffpipe_qe9:dffpipe12.d[0]
d[1] => dffpipe_qe9:dffpipe12.d[1]
d[2] => dffpipe_qe9:dffpipe12.d[2]
d[3] => dffpipe_qe9:dffpipe12.d[3]
d[4] => dffpipe_qe9:dffpipe12.d[4]
d[5] => dffpipe_qe9:dffpipe12.d[5]
d[6] => dffpipe_qe9:dffpipe12.d[6]
d[7] => dffpipe_qe9:dffpipe12.d[7]
d[8] => dffpipe_qe9:dffpipe12.d[8]
d[9] => dffpipe_qe9:dffpipe12.d[9]
d[10] => dffpipe_qe9:dffpipe12.d[10]
q[0] <= dffpipe_qe9:dffpipe12.q[0]
q[1] <= dffpipe_qe9:dffpipe12.q[1]
q[2] <= dffpipe_qe9:dffpipe12.q[2]
q[3] <= dffpipe_qe9:dffpipe12.q[3]
q[4] <= dffpipe_qe9:dffpipe12.q[4]
q[5] <= dffpipe_qe9:dffpipe12.q[5]
q[6] <= dffpipe_qe9:dffpipe12.q[6]
q[7] <= dffpipe_qe9:dffpipe12.q[7]
q[8] <= dffpipe_qe9:dffpipe12.q[8]
q[9] <= dffpipe_qe9:dffpipe12.q[9]
q[10] <= dffpipe_qe9:dffpipe12.q[10]


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp
clock => dffpipe_re9:dffpipe15.clock
clrn => dffpipe_re9:dffpipe15.clrn
d[0] => dffpipe_re9:dffpipe15.d[0]
d[1] => dffpipe_re9:dffpipe15.d[1]
d[2] => dffpipe_re9:dffpipe15.d[2]
d[3] => dffpipe_re9:dffpipe15.d[3]
d[4] => dffpipe_re9:dffpipe15.d[4]
d[5] => dffpipe_re9:dffpipe15.d[5]
d[6] => dffpipe_re9:dffpipe15.d[6]
d[7] => dffpipe_re9:dffpipe15.d[7]
d[8] => dffpipe_re9:dffpipe15.d[8]
d[9] => dffpipe_re9:dffpipe15.d[9]
d[10] => dffpipe_re9:dffpipe15.d[10]
q[0] <= dffpipe_re9:dffpipe15.q[0]
q[1] <= dffpipe_re9:dffpipe15.q[1]
q[2] <= dffpipe_re9:dffpipe15.q[2]
q[3] <= dffpipe_re9:dffpipe15.q[3]
q[4] <= dffpipe_re9:dffpipe15.q[4]
q[5] <= dffpipe_re9:dffpipe15.q[5]
q[6] <= dffpipe_re9:dffpipe15.q[6]
q[7] <= dffpipe_re9:dffpipe15.q[7]
q[8] <= dffpipe_re9:dffpipe15.q[8]
q[9] <= dffpipe_re9:dffpipe15.q[9]
q[10] <= dffpipe_re9:dffpipe15.q[10]


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Toplevel|SD_dataflow:sd_df|SD_FIFO_16x1K:SD_FIFO_2|FIFO_16x1K:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_paq1:auto_generated|cmpr_a06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|Toplevel|SD_dataflow:sd_df|detector_borda:dec_st_read
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|detector_borda:dec_busy
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|SD_dataflow:sd_df|detector_borda:borda_read
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|RAM_CLOCK:r_pll
refclk => RAM_CLOCK_0002:ram_clock_inst.refclk
rst => RAM_CLOCK_0002:ram_clock_inst.rst
outclk_0 <= RAM_CLOCK_0002:ram_clock_inst.outclk_0
locked <= RAM_CLOCK_0002:ram_clock_inst.locked


|Toplevel|RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Toplevel|RAM_CLOCK:r_pll|RAM_CLOCK_0002:ram_clock_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|Toplevel|sdram_control:ram_ctrl
clk => DRAM_CLK.DATAIN
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => bank_buff[0].CLK
clk => bank_buff[1].CLK
clk => init_mode_registered.CLK
clk => DRAM_BA[0]~reg0.CLK
clk => DRAM_BA[1]~reg0.CLK
clk => init_refresh_count[0].CLK
clk => init_refresh_count[1].CLK
clk => init_refresh_count[2].CLK
clk => init_precharged.CLK
clk => DRAM_ADDR[0]~reg0.CLK
clk => DRAM_ADDR[1]~reg0.CLK
clk => DRAM_ADDR[2]~reg0.CLK
clk => DRAM_ADDR[3]~reg0.CLK
clk => DRAM_ADDR[4]~reg0.CLK
clk => DRAM_ADDR[5]~reg0.CLK
clk => DRAM_ADDR[6]~reg0.CLK
clk => DRAM_ADDR[7]~reg0.CLK
clk => DRAM_ADDR[8]~reg0.CLK
clk => DRAM_ADDR[9]~reg0.CLK
clk => DRAM_ADDR[10]~reg0.CLK
clk => DRAM_ADDR[11]~reg0.CLK
clk => DRAM_ADDR[12]~reg0.CLK
clk => init_count[0].CLK
clk => init_count[1].CLK
clk => init_count[2].CLK
clk => CURR_CMD.WE_N.CLK
clk => CURR_CMD.CAS_N.CLK
clk => CURR_CMD.RAS_N.CLK
clk => CURR_CMD.CS_N.CLK
clk => DRAM_DQ[0]~reg0.CLK
clk => DRAM_DQ[0]~en.CLK
clk => DRAM_DQ[1]~reg0.CLK
clk => DRAM_DQ[1]~en.CLK
clk => DRAM_DQ[2]~reg0.CLK
clk => DRAM_DQ[2]~en.CLK
clk => DRAM_DQ[3]~reg0.CLK
clk => DRAM_DQ[3]~en.CLK
clk => DRAM_DQ[4]~reg0.CLK
clk => DRAM_DQ[4]~en.CLK
clk => DRAM_DQ[5]~reg0.CLK
clk => DRAM_DQ[5]~en.CLK
clk => DRAM_DQ[6]~reg0.CLK
clk => DRAM_DQ[6]~en.CLK
clk => DRAM_DQ[7]~reg0.CLK
clk => DRAM_DQ[7]~en.CLK
clk => DRAM_DQ[8]~reg0.CLK
clk => DRAM_DQ[8]~en.CLK
clk => DRAM_DQ[9]~reg0.CLK
clk => DRAM_DQ[9]~en.CLK
clk => DRAM_DQ[10]~reg0.CLK
clk => DRAM_DQ[10]~en.CLK
clk => DRAM_DQ[11]~reg0.CLK
clk => DRAM_DQ[11]~en.CLK
clk => DRAM_DQ[12]~reg0.CLK
clk => DRAM_DQ[12]~en.CLK
clk => DRAM_DQ[13]~reg0.CLK
clk => DRAM_DQ[13]~en.CLK
clk => DRAM_DQ[14]~reg0.CLK
clk => DRAM_DQ[14]~en.CLK
clk => DRAM_DQ[15]~reg0.CLK
clk => DRAM_DQ[15]~en.CLK
clk => write_buff2[0].CLK
clk => write_buff2[1].CLK
clk => write_buff2[2].CLK
clk => write_buff2[3].CLK
clk => write_buff2[4].CLK
clk => write_buff2[5].CLK
clk => write_buff2[6].CLK
clk => write_buff2[7].CLK
clk => write_buff2[8].CLK
clk => write_buff2[9].CLK
clk => write_buff2[10].CLK
clk => write_buff2[11].CLK
clk => write_buff2[12].CLK
clk => write_buff2[13].CLK
clk => write_buff2[14].CLK
clk => write_buff2[15].CLK
clk => read_substate~6.DATAIN
clk => write_substate~6.DATAIN
clk => init_substate~5.DATAIN
clk => estado~4.DATAIN
WR_DATA[0] => write_buff2[0].DATAIN
WR_DATA[1] => write_buff2[1].DATAIN
WR_DATA[2] => write_buff2[2].DATAIN
WR_DATA[3] => write_buff2[3].DATAIN
WR_DATA[4] => write_buff2[4].DATAIN
WR_DATA[5] => write_buff2[5].DATAIN
WR_DATA[6] => write_buff2[6].DATAIN
WR_DATA[7] => write_buff2[7].DATAIN
WR_DATA[8] => write_buff2[8].DATAIN
WR_DATA[9] => write_buff2[9].DATAIN
WR_DATA[10] => write_buff2[10].DATAIN
WR_DATA[11] => write_buff2[11].DATAIN
WR_DATA[12] => write_buff2[12].DATAIN
WR_DATA[13] => write_buff2[13].DATAIN
WR_DATA[14] => write_buff2[14].DATAIN
WR_DATA[15] => write_buff2[15].DATAIN
RD_DATA[0] <= RD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= RD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= RD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= RD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= RD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= RD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= RD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= RD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= RD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= RD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= RD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= RD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= RD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= RD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= RD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= RD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
BUSY <= BUSY.DB_MAX_OUTPUT_PORT_TYPE
WR => CURR_CMD.OUTPUTSELECT
WR => estado.OUTPUTSELECT
WR => Selector36.IN3
RD => estado.DATAA
RD => CURR_CMD.DATAA
ROW_ADDR[0] => Selector50.IN3
ROW_ADDR[1] => Selector49.IN3
ROW_ADDR[2] => Selector48.IN3
ROW_ADDR[3] => Selector47.IN3
ROW_ADDR[4] => Selector46.IN3
ROW_ADDR[5] => Selector45.IN3
ROW_ADDR[6] => Selector44.IN3
ROW_ADDR[7] => Selector43.IN3
ROW_ADDR[8] => Selector42.IN3
ROW_ADDR[9] => Selector41.IN3
ROW_ADDR[10] => Selector40.IN3
ROW_ADDR[11] => Selector39.IN3
ROW_ADDR[12] => Selector38.IN3
ROW_ADDR[13] => Selector52.IN1
ROW_ADDR[13] => bank_buff[0].DATAIN
ROW_ADDR[14] => Selector51.IN1
ROW_ADDR[14] => bank_buff[1].DATAIN
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= DRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= <VCC>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= CURR_CMD.WE_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= CURR_CMD.CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= CURR_CMD.RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= CURR_CMD.CS_N.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|RAM_R_CACHE:r_cache
rd_clk => DPRAM_4Kx16b:Read_cache.rdclock
wr_clk => DPRAM_4Kx16b:Read_cache.wrclock
wr_clk => count[0].CLK
wr_clk => count[1].CLK
wr_clk => count[2].CLK
wr_clk => count[3].CLK
wr_clk => count[4].CLK
wr_clk => count[5].CLK
wr_clk => count[6].CLK
wr_clk => count[7].CLK
wr_clk => count[8].CLK
wr_clk => count[9].CLK
wr_clk => count[10].CLK
wr_clk => count[11].CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
we => DPRAM_4Kx16b:Read_cache.wren
we => count[2].ENA
we => count[1].ENA
we => count[0].ENA
we => count[3].ENA
we => count[4].ENA
we => count[5].ENA
we => count[6].ENA
we => count[7].ENA
we => count[8].ENA
we => count[9].ENA
we => count[10].ENA
we => count[11].ENA
din[0] => DPRAM_4Kx16b:Read_cache.data[0]
din[1] => DPRAM_4Kx16b:Read_cache.data[1]
din[2] => DPRAM_4Kx16b:Read_cache.data[2]
din[3] => DPRAM_4Kx16b:Read_cache.data[3]
din[4] => DPRAM_4Kx16b:Read_cache.data[4]
din[5] => DPRAM_4Kx16b:Read_cache.data[5]
din[6] => DPRAM_4Kx16b:Read_cache.data[6]
din[7] => DPRAM_4Kx16b:Read_cache.data[7]
din[8] => DPRAM_4Kx16b:Read_cache.data[8]
din[9] => DPRAM_4Kx16b:Read_cache.data[9]
din[10] => DPRAM_4Kx16b:Read_cache.data[10]
din[11] => DPRAM_4Kx16b:Read_cache.data[11]
din[12] => DPRAM_4Kx16b:Read_cache.data[12]
din[13] => DPRAM_4Kx16b:Read_cache.data[13]
din[14] => DPRAM_4Kx16b:Read_cache.data[14]
din[15] => DPRAM_4Kx16b:Read_cache.data[15]
addr[0] => DPRAM_4Kx16b:Read_cache.rdaddress[0]
addr[1] => DPRAM_4Kx16b:Read_cache.rdaddress[1]
addr[2] => DPRAM_4Kx16b:Read_cache.rdaddress[2]
addr[3] => DPRAM_4Kx16b:Read_cache.rdaddress[3]
addr[4] => DPRAM_4Kx16b:Read_cache.rdaddress[4]
addr[5] => DPRAM_4Kx16b:Read_cache.rdaddress[5]
addr[6] => DPRAM_4Kx16b:Read_cache.rdaddress[6]
addr[7] => DPRAM_4Kx16b:Read_cache.rdaddress[7]
addr[8] => DPRAM_4Kx16b:Read_cache.rdaddress[8]
addr[9] => DPRAM_4Kx16b:Read_cache.rdaddress[9]
addr[10] => DPRAM_4Kx16b:Read_cache.rdaddress[10]
addr[11] => DPRAM_4Kx16b:Read_cache.rdaddress[11]
cnt[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
cnt[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= DPRAM_4Kx16b:Read_cache.q[0]
dout[1] <= DPRAM_4Kx16b:Read_cache.q[1]
dout[2] <= DPRAM_4Kx16b:Read_cache.q[2]
dout[3] <= DPRAM_4Kx16b:Read_cache.q[3]
dout[4] <= DPRAM_4Kx16b:Read_cache.q[4]
dout[5] <= DPRAM_4Kx16b:Read_cache.q[5]
dout[6] <= DPRAM_4Kx16b:Read_cache.q[6]
dout[7] <= DPRAM_4Kx16b:Read_cache.q[7]
dout[8] <= DPRAM_4Kx16b:Read_cache.q[8]
dout[9] <= DPRAM_4Kx16b:Read_cache.q[9]
dout[10] <= DPRAM_4Kx16b:Read_cache.q[10]
dout[11] <= DPRAM_4Kx16b:Read_cache.q[11]
dout[12] <= DPRAM_4Kx16b:Read_cache.q[12]
dout[13] <= DPRAM_4Kx16b:Read_cache.q[13]
dout[14] <= DPRAM_4Kx16b:Read_cache.q[14]
dout[15] <= DPRAM_4Kx16b:Read_cache.q[15]
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component
wren_a => altsyncram_2vu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2vu3:auto_generated.data_a[0]
data_a[1] => altsyncram_2vu3:auto_generated.data_a[1]
data_a[2] => altsyncram_2vu3:auto_generated.data_a[2]
data_a[3] => altsyncram_2vu3:auto_generated.data_a[3]
data_a[4] => altsyncram_2vu3:auto_generated.data_a[4]
data_a[5] => altsyncram_2vu3:auto_generated.data_a[5]
data_a[6] => altsyncram_2vu3:auto_generated.data_a[6]
data_a[7] => altsyncram_2vu3:auto_generated.data_a[7]
data_a[8] => altsyncram_2vu3:auto_generated.data_a[8]
data_a[9] => altsyncram_2vu3:auto_generated.data_a[9]
data_a[10] => altsyncram_2vu3:auto_generated.data_a[10]
data_a[11] => altsyncram_2vu3:auto_generated.data_a[11]
data_a[12] => altsyncram_2vu3:auto_generated.data_a[12]
data_a[13] => altsyncram_2vu3:auto_generated.data_a[13]
data_a[14] => altsyncram_2vu3:auto_generated.data_a[14]
data_a[15] => altsyncram_2vu3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_2vu3:auto_generated.address_a[0]
address_a[1] => altsyncram_2vu3:auto_generated.address_a[1]
address_a[2] => altsyncram_2vu3:auto_generated.address_a[2]
address_a[3] => altsyncram_2vu3:auto_generated.address_a[3]
address_a[4] => altsyncram_2vu3:auto_generated.address_a[4]
address_a[5] => altsyncram_2vu3:auto_generated.address_a[5]
address_a[6] => altsyncram_2vu3:auto_generated.address_a[6]
address_a[7] => altsyncram_2vu3:auto_generated.address_a[7]
address_a[8] => altsyncram_2vu3:auto_generated.address_a[8]
address_a[9] => altsyncram_2vu3:auto_generated.address_a[9]
address_a[10] => altsyncram_2vu3:auto_generated.address_a[10]
address_a[11] => altsyncram_2vu3:auto_generated.address_a[11]
address_b[0] => altsyncram_2vu3:auto_generated.address_b[0]
address_b[1] => altsyncram_2vu3:auto_generated.address_b[1]
address_b[2] => altsyncram_2vu3:auto_generated.address_b[2]
address_b[3] => altsyncram_2vu3:auto_generated.address_b[3]
address_b[4] => altsyncram_2vu3:auto_generated.address_b[4]
address_b[5] => altsyncram_2vu3:auto_generated.address_b[5]
address_b[6] => altsyncram_2vu3:auto_generated.address_b[6]
address_b[7] => altsyncram_2vu3:auto_generated.address_b[7]
address_b[8] => altsyncram_2vu3:auto_generated.address_b[8]
address_b[9] => altsyncram_2vu3:auto_generated.address_b[9]
address_b[10] => altsyncram_2vu3:auto_generated.address_b[10]
address_b[11] => altsyncram_2vu3:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2vu3:auto_generated.clock0
clock1 => altsyncram_2vu3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_2vu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2vu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2vu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2vu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2vu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2vu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2vu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2vu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_2vu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_2vu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_2vu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_2vu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_2vu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_2vu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_2vu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_2vu3:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Toplevel|RAM_R_CACHE:r_cache|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|Toplevel|HEX2Seg:hexi1
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|HEX2Seg:hexi2
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|HEX2Seg:hexi3
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|HEX2Seg:hexi4
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


