#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16cf580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16cf200 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x16d30d0 .functor NOT 1, L_0x173c270, C4<0>, C4<0>, C4<0>;
L_0x173c020 .functor XOR 2, L_0x173bdc0, L_0x173bf80, C4<00>, C4<00>;
L_0x173c160 .functor XOR 2, L_0x173c020, L_0x173c090, C4<00>, C4<00>;
v0x172a090_0 .net *"_ivl_10", 1 0, L_0x173c090;  1 drivers
v0x172a190_0 .net *"_ivl_12", 1 0, L_0x173c160;  1 drivers
v0x172a270_0 .net *"_ivl_2", 1 0, L_0x173bd20;  1 drivers
v0x172a330_0 .net *"_ivl_4", 1 0, L_0x173bdc0;  1 drivers
v0x172a410_0 .net *"_ivl_6", 1 0, L_0x173bf80;  1 drivers
v0x172a540_0 .net *"_ivl_8", 1 0, L_0x173c020;  1 drivers
v0x172a620_0 .var "clk", 0 0;
v0x172a6c0_0 .net "f_dut", 0 0, v0x1729710_0;  1 drivers
v0x172a760_0 .net "f_ref", 0 0, L_0x173b150;  1 drivers
v0x172a890_0 .net "g_dut", 0 0, v0x1729870_0;  1 drivers
v0x172a930_0 .net "g_ref", 0 0, L_0x16f3cc0;  1 drivers
v0x172a9d0_0 .net "resetn", 0 0, v0x1728f80_0;  1 drivers
v0x172aa70_0 .var/2u "stats1", 223 0;
v0x172ab10_0 .var/2u "strobe", 0 0;
v0x172abb0_0 .net "tb_match", 0 0, L_0x173c270;  1 drivers
v0x172ac50_0 .net "tb_mismatch", 0 0, L_0x16d30d0;  1 drivers
v0x172ad10_0 .net "x", 0 0, v0x1729050_0;  1 drivers
v0x172aec0_0 .net "y", 0 0, v0x1729150_0;  1 drivers
E_0x16eafd0/0 .event negedge, v0x17285c0_0;
E_0x16eafd0/1 .event posedge, v0x17285c0_0;
E_0x16eafd0 .event/or E_0x16eafd0/0, E_0x16eafd0/1;
L_0x173bd20 .concat [ 1 1 0 0], L_0x16f3cc0, L_0x173b150;
L_0x173bdc0 .concat [ 1 1 0 0], L_0x16f3cc0, L_0x173b150;
L_0x173bf80 .concat [ 1 1 0 0], v0x1729870_0, v0x1729710_0;
L_0x173c090 .concat [ 1 1 0 0], L_0x16f3cc0, L_0x173b150;
L_0x173c270 .cmp/eeq 2, L_0x173bd20, L_0x173c160;
S_0x16f2ff0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x16cf200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x16f31d0 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x16f3210 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x16f3250 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x16f3290 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x16f32d0 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x16f3310 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x16f3350 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x16f3390 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x16f33d0 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x16d32b0 .functor OR 1, L_0x173b420, L_0x173b6d0, C4<0>, C4<0>;
L_0x16f3cc0 .functor OR 1, L_0x16d32b0, L_0x173b990, C4<0>, C4<0>;
v0x16d3140_0 .net *"_ivl_0", 31 0, L_0x172afe0;  1 drivers
L_0x7f4ce5eb20a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16d3320_0 .net *"_ivl_11", 27 0, L_0x7f4ce5eb20a8;  1 drivers
L_0x7f4ce5eb20f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x17279a0_0 .net/2u *"_ivl_12", 31 0, L_0x7f4ce5eb20f0;  1 drivers
v0x1727a90_0 .net *"_ivl_14", 0 0, L_0x173b420;  1 drivers
v0x1727b50_0 .net *"_ivl_16", 31 0, L_0x173b590;  1 drivers
L_0x7f4ce5eb2138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1727c80_0 .net *"_ivl_19", 27 0, L_0x7f4ce5eb2138;  1 drivers
L_0x7f4ce5eb2180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1727d60_0 .net/2u *"_ivl_20", 31 0, L_0x7f4ce5eb2180;  1 drivers
v0x1727e40_0 .net *"_ivl_22", 0 0, L_0x173b6d0;  1 drivers
v0x1727f00_0 .net *"_ivl_25", 0 0, L_0x16d32b0;  1 drivers
v0x1727fc0_0 .net *"_ivl_26", 31 0, L_0x173b8f0;  1 drivers
L_0x7f4ce5eb21c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17280a0_0 .net *"_ivl_29", 27 0, L_0x7f4ce5eb21c8;  1 drivers
L_0x7f4ce5eb2018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1728180_0 .net *"_ivl_3", 27 0, L_0x7f4ce5eb2018;  1 drivers
L_0x7f4ce5eb2210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1728260_0 .net/2u *"_ivl_30", 31 0, L_0x7f4ce5eb2210;  1 drivers
v0x1728340_0 .net *"_ivl_32", 0 0, L_0x173b990;  1 drivers
L_0x7f4ce5eb2060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1728400_0 .net/2u *"_ivl_4", 31 0, L_0x7f4ce5eb2060;  1 drivers
v0x17284e0_0 .net *"_ivl_8", 31 0, L_0x173b2e0;  1 drivers
v0x17285c0_0 .net "clk", 0 0, v0x172a620_0;  1 drivers
v0x1728680_0 .net "f", 0 0, L_0x173b150;  alias, 1 drivers
v0x1728740_0 .net "g", 0 0, L_0x16f3cc0;  alias, 1 drivers
v0x1728800_0 .var "next", 3 0;
v0x17288e0_0 .net "resetn", 0 0, v0x1728f80_0;  alias, 1 drivers
v0x17289a0_0 .var "state", 3 0;
v0x1728a80_0 .net "x", 0 0, v0x1729050_0;  alias, 1 drivers
v0x1728b40_0 .net "y", 0 0, v0x1729150_0;  alias, 1 drivers
E_0x16eb730 .event anyedge, v0x17289a0_0, v0x1728a80_0, v0x1728b40_0;
E_0x16cb9f0 .event posedge, v0x17285c0_0;
L_0x172afe0 .concat [ 4 28 0 0], v0x17289a0_0, L_0x7f4ce5eb2018;
L_0x173b150 .cmp/eq 32, L_0x172afe0, L_0x7f4ce5eb2060;
L_0x173b2e0 .concat [ 4 28 0 0], v0x17289a0_0, L_0x7f4ce5eb20a8;
L_0x173b420 .cmp/eq 32, L_0x173b2e0, L_0x7f4ce5eb20f0;
L_0x173b590 .concat [ 4 28 0 0], v0x17289a0_0, L_0x7f4ce5eb2138;
L_0x173b6d0 .cmp/eq 32, L_0x173b590, L_0x7f4ce5eb2180;
L_0x173b8f0 .concat [ 4 28 0 0], v0x17289a0_0, L_0x7f4ce5eb21c8;
L_0x173b990 .cmp/eq 32, L_0x173b8f0, L_0x7f4ce5eb2210;
S_0x1728cc0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x16cf200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1728e90_0 .net "clk", 0 0, v0x172a620_0;  alias, 1 drivers
v0x1728f80_0 .var "resetn", 0 0;
v0x1729050_0 .var "x", 0 0;
v0x1729150_0 .var "y", 0 0;
E_0x16eb230 .event negedge, v0x17285c0_0;
S_0x1729250 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x16cf200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
v0x1729560_0 .net "clk", 0 0, v0x172a620_0;  alias, 1 drivers
v0x1729650_0 .net "f", 0 0, v0x1729710_0;  alias, 1 drivers
v0x1729710_0 .var "f_reg", 0 0;
v0x17297b0_0 .net "g", 0 0, v0x1729870_0;  alias, 1 drivers
v0x1729870_0 .var "g_reg", 0 0;
v0x1729980_0 .net "resetn", 0 0, v0x1728f80_0;  alias, 1 drivers
v0x1729a70_0 .var "state", 2 0;
v0x1729b50_0 .net "x", 0 0, v0x1729050_0;  alias, 1 drivers
v0x1729c40_0 .net "y", 0 0, v0x1729150_0;  alias, 1 drivers
E_0x1729500/0 .event negedge, v0x17288e0_0;
E_0x1729500/1 .event posedge, v0x17285c0_0;
E_0x1729500 .event/or E_0x1729500/0, E_0x1729500/1;
S_0x1729e70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x16cf200;
 .timescale -12 -12;
E_0x17099e0 .event anyedge, v0x172ab10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x172ab10_0;
    %nor/r;
    %assign/vec4 v0x172ab10_0, 0;
    %wait E_0x17099e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1728cc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1728f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1729050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1729150_0, 0, 1;
    %wait E_0x16cb9f0;
    %wait E_0x16cb9f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1728f80_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16eb230;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1728f80_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1729150_0, 0;
    %assign/vec4 v0x1729050_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x16f2ff0;
T_2 ;
    %wait E_0x16cb9f0;
    %load/vec4 v0x17288e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x17289a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1728800_0;
    %assign/vec4 v0x17289a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x16f2ff0;
T_3 ;
Ewait_0 .event/or E_0x16eb730, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17289a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1728a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1728a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1728a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1728b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1728b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1728800_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1729250;
T_4 ;
    %wait E_0x1729500;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1729a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x1729b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
T_4.12 ;
T_4.11 ;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x1729b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x1729b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
T_4.18 ;
T_4.17 ;
T_4.15 ;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x1729b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0x1729b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
T_4.24 ;
T_4.23 ;
T_4.21 ;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x1729b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x1729b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
T_4.30 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %load/vec4 v0x1729c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.34, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %jmp T_4.35;
T_4.34 ;
    %load/vec4 v0x1729c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
T_4.36 ;
T_4.35 ;
T_4.33 ;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x1729c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0x1729c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.42, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
T_4.42 ;
T_4.41 ;
T_4.39 ;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x1729980_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1729870_0, 0;
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1729a70_0, 0;
T_4.45 ;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16cf200;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172a620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172ab10_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x16cf200;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x172a620_0;
    %inv;
    %store/vec4 v0x172a620_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x16cf200;
T_7 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1728e90_0, v0x172ac50_0, v0x172a620_0, v0x172a9d0_0, v0x172ad10_0, v0x172aec0_0, v0x172a760_0, v0x172a6c0_0, v0x172a930_0, v0x172a890_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x16cf200;
T_8 ;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_8.1 ;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_8.3 ;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x16cf200;
T_9 ;
    %wait E_0x16eafd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172aa70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172aa70_0, 4, 32;
    %load/vec4 v0x172abb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172aa70_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172aa70_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172aa70_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x172a760_0;
    %load/vec4 v0x172a760_0;
    %load/vec4 v0x172a6c0_0;
    %xor;
    %load/vec4 v0x172a760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172aa70_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172aa70_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x172a930_0;
    %load/vec4 v0x172a930_0;
    %load/vec4 v0x172a890_0;
    %xor;
    %load/vec4 v0x172a930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172aa70_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x172aa70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172aa70_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/2013_q2bfsm/iter1/response3/top_module.sv";
