0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sim_1/new/tb_ALU_GL.v,1771748409,verilog,,,,tb_ALU_GL_Top,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/Div_row.v,1771687864,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/Div_top_seq.v,,Div_row,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/Div_top_seq.v,1771687904,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/S5bFA/S5bFA.srcs/sources_1/new/FBFA.v,,Div_top_seq,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/PU.v,1769776304,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/new/full_adder.v,,PU,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/N_bit_multiplier/2_bit_multiplier.srcs/sources_1/new/2BMult.v,1771744408,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/new/ALU_GL_Top.v,,Mul8_seq,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/S5bFA/S5bFA.srcs/sources_1/new/FBFA.v,1771744345,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/PU.v,,S8BFAS,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/new/full_adder.v,1769671792,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/new/half_adder.v,,full_adder,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/new/half_adder.v,1768454402,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sim_1/new/tb_ALU_GL.v,,half_adder,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/new/ALU_GL_Top.v,1771745745,verilog,,C:/Users/gkash/Verilog/ALU_GateLevel_8bit/ALU_GateLevel_8bit.srcs/sources_1/imports/Verilog files/Divider/Divider.srcs/sources_1/new/Div_row.v,,ALU_GL_Top,,,../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
