
*** Running vivado
    with args -log bd_d10d_phy_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_d10d_phy_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_d10d_phy_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zw/share/ultra96/ultra96_design/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zw/software/vivado_2019/Vivado/2019.1/data/ip'.
Command: synth_design -top bd_d10d_phy_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 706 
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_ppm_fifo with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:3713]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5186]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5187]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5188]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5189]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5190]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5191]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5192]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_calib_cntrl with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:5193]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_tx_rst_logic with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:9748]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_rst_logic with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:10262]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_tx_support_rst_logic with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:10993]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_support_rst_logic with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:11368]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_data_lane with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:13799]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_data_lane with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:13800]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_fab_top with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:24376]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_fab_top with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:24377]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_fab_top with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:24378]
WARNING: [Synth 8-2507] parameter declaration becomes local in mipi_dphy_v4_1_3_rx_fab_top with formal parameter declaration list [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/78ee/hdl/mipi_dphy_v4_1_vl_rfs.sv:24412]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2263.102 ; gain = 0.000 ; free physical = 5266 ; free virtual = 12516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.v:91]
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 1000 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: float 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter C_DIV4_CLK_PERIOD bound to: 8.000000 - type: float 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_core' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_core.v:93]
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 1000 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: float 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter C_DIV4_CLK_PERIOD bound to: 8.000000 - type: float 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_c1' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_c1.v:100]
	Parameter C_IS_7SERIES bound to: FALSE - type: string 
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 1000 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: float 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_EN_ULPS_WAKEUP_CNT bound to: FALSE - type: string 
	Parameter C_EN_HS_OBUFTDS bound to: FALSE - type: string 
	Parameter C_USE_LANE0_TXREADYHS bound to: FALSE - type: string 
	Parameter C_HS_SETTLE_NS bound to: 145 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter C_DIV4_CLK_PERIOD bound to: 8.000000 - type: float 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_support' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:102]
	Parameter C_IS_7SERIES bound to: FALSE - type: string 
	Parameter C_SHARE_IDLYCTRL bound to: false - type: string 
	Parameter C_DL0_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL1_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL2_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL3_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL4_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL5_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL6_IO_SWAP bound to: 0 - type: integer 
	Parameter C_DL7_IO_SWAP bound to: 0 - type: integer 
	Parameter C_EN_CLK300M bound to: FALSE - type: string 
	Parameter C_DPHY_MODE bound to: SLAVE - type: string 
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 1000 - type: integer 
	Parameter C_XMIT_FIRST_DESKEW_SEQ bound to: false - type: string 
	Parameter C_XMIT_PERIODIC_DESKEW_SEQ bound to: false - type: string 
	Parameter C_SKEWCAL_FIRST_TIME bound to: 4096 - type: integer 
	Parameter C_SKEWCAL_PERIODIC_TIME bound to: 128 - type: integer 
	Parameter C_RCVE_DESKEW_SEQ bound to: false - type: string 
	Parameter C_LPX_PERIOD bound to: 50 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_ESC_CLK_PERIOD bound to: 50.000000 - type: float 
	Parameter C_INIT bound to: 100000 - type: integer 
	Parameter C_WAKEUP bound to: 1000000 - type: integer 
	Parameter C_EN_ULPS_WAKEUP_CNT bound to: FALSE - type: string 
	Parameter C_EN_HS_OBUFTDS bound to: FALSE - type: string 
	Parameter C_USE_LANE0_TXREADYHS bound to: FALSE - type: string 
	Parameter C_HS_SETTLE_NS bound to: 145 - type: integer 
	Parameter C_HS_TIMEOUT bound to: 65541 - type: integer 
	Parameter C_ESC_TIMEOUT bound to: 25600 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_EN_TIMEOUT_REGS bound to: 0 - type: integer 
	Parameter DPHY_PRESET bound to: CSI2RX_XLNX - type: string 
	Parameter SUPPORT_LEVEL bound to: 1 - type: integer 
	Parameter C_EN_REG_IF bound to: 0 - type: integer 
	Parameter C_EN_DEBUG_REGS bound to: 0 - type: integer 
	Parameter C_EXAMPLE_SIMULATION bound to: false - type: string 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter C_DIV4_CLK_PERIOD bound to: 8.000000 - type: float 
	Parameter C_CAL_MODE bound to: FIXED - type: string 
	Parameter C_IDLY_TAP bound to: 0 - type: integer 
WARNING: [Synth 8-7023] instance 'dphy_rx_fab_top' of module 'mipi_dphy_v4_1_3_rx_fab_top' has 310 connections declared, but only 295 given [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:668]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/synth/bd_d10d_phy_0_hssio_rx.v:82]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_5_1' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_5_1.v:51]
	Parameter C_REC_IN_FREQ bound to: 93.750 - type: string 
	Parameter C_ENABLE_N_PINS bound to: 1 - type: integer 
	Parameter C_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BANK bound to: 65 - type: integer 
	Parameter C_TEMPLATE bound to: 2 - type: integer 
	Parameter C_EXDES_BANK bound to: (null) - type: string 
	Parameter C_DIV_MODE bound to: DIV4 - type: string 
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter C_PLL0_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL1_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL0_CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter C_PLL1_CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter C_PLL0_RX_EXTERNAL_CLK_TO_DATA bound to: 3 - type: integer 
	Parameter C_ENABLE_PLL0_PLLOUTFB bound to: 0 - type: integer 
	Parameter C_PLL0_CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter C_PLL0_DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter C_PLL1_CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter C_PLL1_DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter C_ENABLE_PLL0_PLLOUT1 bound to: 0 - type: integer 
	Parameter C_PLL0_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter C_PLL0_MMCM_CLKFBOUT_MULT_F bound to: 7.875000 - type: float 
	Parameter C_PLL0_MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter C_PLL0_MMCM_CLKOUT0_DIVIDE_F bound to: 7.875000 - type: float 
	Parameter C_PLL0_FIFO_WRITE_CLK_EN bound to: 1 - type: integer 
	Parameter C_PLL0_CLK_SOURCE bound to: BUFG_TO_PLL - type: string 
	Parameter C_RX_DELAY_CASCADE bound to: 0 - type: integer 
	Parameter C_RX_DELAY_TYPE bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE bound to: 0 - type: integer 
	Parameter C_RX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT0 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT1 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT2 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT3 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT4 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT5 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT6 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT7 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT8 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT9 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT10 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT11 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT12 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT13 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT14 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT15 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT16 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT17 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT18 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT19 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT20 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT21 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT22 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT23 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT24 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT25 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT26 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT27 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT28 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT29 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT30 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT31 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT32 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT33 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT34 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT35 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT36 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT37 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT38 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT39 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT40 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT41 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT42 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT43 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT44 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT45 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT46 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT47 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT48 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT49 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT50 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT51 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_CLK_FWD_PHASE bound to: 0 - type: integer 
	Parameter C_TX_DATA_PHASE bound to: 0 - type: integer 
	Parameter C_DIFFERENTIAL_IO_STD bound to: MIPI_DPHY_DCI - type: string 
	Parameter C_DIFFERENTIAL_IO_TERMINATION bound to: TERM_100 - type: string 
	Parameter C_SINGLE_ENDED_IO_STD bound to: NONE - type: string 
	Parameter C_SINGLE_ENDED_IO_TERMINATION bound to: NONE - type: string 
	Parameter C_TX_DRIVE_S bound to: NONE - type: string 
	Parameter C_TX_DRIVE_D bound to: NONE - type: string 
	Parameter C_TX_SLEW_S bound to: NONE - type: string 
	Parameter C_TX_SLEW_D bound to: NONE - type: string 
	Parameter C_TX_PRE_EMPHASIS_S bound to: NONE - type: string 
	Parameter C_TX_PRE_EMPHASIS_D bound to: NONE - type: string 
	Parameter C_RX_EQUALIZATION_S bound to: NONE - type: string 
	Parameter C_RX_EQUALIZATION_D bound to: EQ_NONE - type: string 
	Parameter C_ENABLE_BITSLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_DATA_BITSLIP bound to: 0 - type: integer 
	Parameter C_BITSLIP_MODE bound to: SLIP_PER_BIT - type: string 
	Parameter C_BITSLIP_VAL bound to: 8'b00101100 
	Parameter C_ENABLE_RIU_INTERFACE bound to: 0 - type: integer 
	Parameter C_EN_MULTI_INTF_PORTS bound to: 0 - type: integer 
	Parameter C_ENABLE_TX_TRI bound to: 0 - type: integer 
	Parameter C_DATA_TRI bound to: 1 - type: integer 
	Parameter C_CLOCK_TRI bound to: 1 - type: integer 
	Parameter C_DEVICE_FAMILY bound to: zynquplus - type: string 
	Parameter C_DEVICE bound to: xczu3eg - type: string 
	Parameter C_EN_BSC0 bound to: 0 - type: integer 
	Parameter C_EN_BSC1 bound to: 0 - type: integer 
	Parameter C_EN_BSC2 bound to: 1 - type: integer 
	Parameter C_EN_BSC3 bound to: 0 - type: integer 
	Parameter C_EN_BSC4 bound to: 0 - type: integer 
	Parameter C_EN_BSC5 bound to: 0 - type: integer 
	Parameter C_EN_BSC6 bound to: 0 - type: integer 
	Parameter C_EN_BSC7 bound to: 0 - type: integer 
	Parameter C_NIB0_BS0_EN bound to: 0 - type: integer 
	Parameter C_NIB1_BS0_EN bound to: 0 - type: integer 
	Parameter C_NIB2_BS0_EN bound to: 0 - type: integer 
	Parameter C_NIB3_BS0_EN bound to: 0 - type: integer 
	Parameter C_NIB4_BS0_EN bound to: 0 - type: integer 
	Parameter C_NIB5_BS0_EN bound to: 0 - type: integer 
	Parameter C_NIB6_BS0_EN bound to: 0 - type: integer 
	Parameter C_NIB7_BS0_EN bound to: 0 - type: integer 
	Parameter C_BS0_INFO bound to: 0 {name bg0_pin0_nc loc T3} 1 {name bg0_pin6_nc loc R4} 2 {name bg1_pin0_nc loc N2} 3 {name bg1_pin6_nc loc M5} 4 {name bg2_pin0_nc loc J3} 5 {name bg2_pin6_nc loc J5} 6 {name bg3_pin0_nc loc G1} 7 {name bg3_pin6_nc loc D3} - type: string 
	Parameter C_EX_INST_GEN bound to: 0 - type: integer 
	Parameter C_PIN_INFO bound to: 13 {nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc N2} 14 {nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc P1} 15 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc N5} 16 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc N4} 17 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc M2} 18 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc M1} - type: string 
	Parameter C_STRB_INFO bound to: 99 99 99 99 99 99 99 99 99 99 99 99 99 18 99 18 18 18 18 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 - type: string 
	Parameter C_ALL_EN_PIN_INFO bound to: 13 {nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxp loc N2} 14 {nibble 2 dir RX sig_type DIFF data_strb Strobe data_strb_org Strobe sig_name clk_rxn loc P1} 15 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp0 loc N5} 16 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn0 loc N4} 17 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxp1 loc M2} 18 {nibble 2 dir RX sig_type DIFF data_strb Data data_strb_org Data sig_name data_rxn1 loc M1} - type: string 
	Parameter C_INCLK_LOC bound to: NONE - type: string 
	Parameter C_INCLK_PIN bound to: 100 - type: integer 
	Parameter C_GC_LOC bound to: 21 {name IO_L11P_T1U_N8_GC_65 loc L2} 23 {name IO_L12P_T1U_N10_GC_65 loc L4} 28 {name IO_L14P_T2L_N2_GC_65 loc K4} - type: string 
	Parameter C_CLK_FWD bound to: 0 - type: integer 
	Parameter C_SERIAL_MODE bound to: FALSE - type: string 
	Parameter C_EN_TX bound to: 0 - type: integer 
	Parameter C_EN_RX bound to: 1 - type: integer 
	Parameter C_EN_BIDIR bound to: 0 - type: integer 
	Parameter C_NIBBLE0_TRI bound to: 0 - type: integer 
	Parameter C_NIBBLE1_TRI bound to: 0 - type: integer 
	Parameter C_NIBBLE2_TRI bound to: 0 - type: integer 
	Parameter C_NIBBLE3_TRI bound to: 0 - type: integer 
	Parameter C_NIBBLE4_TRI bound to: 0 - type: integer 
	Parameter C_NIBBLE5_TRI bound to: 0 - type: integer 
	Parameter C_NIBBLE6_TRI bound to: 0 - type: integer 
	Parameter C_NIBBLE7_TRI bound to: 0 - type: integer 
	Parameter C_EN_VTC bound to: 0 - type: integer 
	Parameter C_ENABLE_RIU_SPLIT bound to: 0 - type: integer 
	Parameter C_EN_RIU_OR0 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR1 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR2 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR3 bound to: FALSE - type: string 
	Parameter C_NIB0_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB0_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB0_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB0_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB1_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB1_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB1_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB1_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB2_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB2_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB3_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB3_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB4_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB4_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB5_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB5_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB6_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB6_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB6_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB6_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB7_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB7_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB7_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB7_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_CLK_SIG_TYPE bound to: SINGLE - type: string 
	Parameter C_RX_BITSLICE0_EN bound to: 8'b00000000 
	Parameter C_INV_RX_CLK bound to: 8'b00000000 
	Parameter C_RX_STROBE_EN bound to: 16'b0000000000110000 
	Parameter C_RX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_TX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_PLL_VCOMIN bound to: 750.000000 - type: float 
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_BITSLICE_TRI_EN bound to: 8'b00000000 
	Parameter C_CLK_FWD_BITSLICE_NO bound to: 0 - type: integer 
	Parameter C_CLK_FWD_ENABLE bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_CLKIN_DIFF_EN bound to: 0 - type: integer 
	Parameter C_DIFF_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_TX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_BS_INIT_VAL bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_BIDIR_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_RX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_ALL_RX_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_RX_PIN_EN bound to: 52'b0000000000000000000000000000000000101010000000000000 
	Parameter C_DATA_PIN_EN bound to: 3 - type: integer 
	Parameter C_PLL_SHARING bound to: 0 - type: integer 
	Parameter C_FIFO_SYNC_MODE bound to: 1 - type: integer 
	Parameter C_EX_CLK_FREQ bound to: 200.000000 - type: float 
	Parameter C_PLL0_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL0_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter C_RX_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_RX_IS_CLK_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_BIDIR_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter C_BSC_CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter C_BSC_EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter C_BSC_IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_READ_IDLE_COUNT bound to: 6'b000000 
	Parameter C_BSC_REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter C_BSC_ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter C_BSC_RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter C_BSC_RX_GATING bound to: DISABLE - type: string 
	Parameter C_BSC_SIM_SPEEDUP bound to: FAST - type: string 
	Parameter C_BSC_SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter C_TX_TRI_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_TRI_INIT bound to: 1'b1 
	Parameter C_TX_TRI_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter C_TX_TRI_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx_hssio_wiz_top' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:48]
	Parameter C_DEVICE bound to: xczu3eg - type: string 
	Parameter C_EN_MULTI_INTF bound to: 0 - type: integer 
	Parameter C_ENABLE_N_PINS bound to: 1 - type: integer 
	Parameter C_NUM_IO bound to: 52 - type: integer 
	Parameter C_TEMPLATE bound to: 2 - type: integer 
	Parameter C_PLL_SHARE bound to: 0 - type: integer 
	Parameter C_USE_RIU_CLK_FROM_PLL bound to: 0 - type: integer 
	Parameter C_NUM_BS_CTRL bound to: 8 - type: integer 
	Parameter C_PLL0_CLK_SOURCE bound to: BUFG_TO_PLL - type: string 
	Parameter C_PLL0_RX_EXTERNAL_CLK_TO_DATA bound to: 3 - type: integer 
	Parameter C_CLKIN_DIFF_EN bound to: 0 - type: integer 
	Parameter C_INCLK_PIN bound to: 100 - type: integer 
	Parameter C_DIFF_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_TX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_RX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_BIDIR_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_RX_PIN_EN bound to: 52'b0000000000000000000000000000000000101010000000000000 
	Parameter C_ALL_RX_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_BS_INIT_VAL bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_EN_TX bound to: 0 - type: integer 
	Parameter C_EN_RX bound to: 1 - type: integer 
	Parameter C_PLL0_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL1_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL0_CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter C_PLL1_CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter C_CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter C_PLL0_CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter C_PLL0_DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter C_PLL0_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter C_PLL1_CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter C_PLL1_DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter C_SERIAL_MODE bound to: FALSE - type: string 
	Parameter C_EN_BSC0 bound to: 0 - type: integer 
	Parameter C_EN_BSC1 bound to: 0 - type: integer 
	Parameter C_EN_BSC2 bound to: 1 - type: integer 
	Parameter C_EN_BSC3 bound to: 0 - type: integer 
	Parameter C_EN_BSC4 bound to: 0 - type: integer 
	Parameter C_EN_BSC5 bound to: 0 - type: integer 
	Parameter C_EN_BSC6 bound to: 0 - type: integer 
	Parameter C_EN_BSC7 bound to: 0 - type: integer 
	Parameter C_BSC_CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter C_BSC_EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter C_BSC_IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_READ_IDLE_COUNT bound to: 6'b000000 
	Parameter C_BSC_REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter C_BSC_ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter C_BSC_RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter C_BSC_RX_GATING bound to: DISABLE - type: string 
	Parameter C_BSC_SIM_SPEEDUP bound to: FAST - type: string 
	Parameter C_BSC_SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter C_DIV_MODE bound to: DIV4 - type: string 
	Parameter C_NIB0_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB0_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB0_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB0_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB1_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB1_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB1_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB1_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB2_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB2_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB3_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB3_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB4_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB4_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB5_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB5_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB6_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB6_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB6_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB6_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB7_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB7_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB7_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB7_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_ENABLE_RIU_SPLIT bound to: 0 - type: integer 
	Parameter C_EN_RIU_OR0 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR1 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR2 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR3 bound to: FALSE - type: string 
	Parameter C_CLK_FWD_BITSLICE_NO bound to: 0 - type: integer 
	Parameter C_CLK_FWD_PHASE bound to: 0 - type: integer 
	Parameter C_TX_DATA_PHASE bound to: 0 - type: integer 
	Parameter C_CLK_FWD_ENABLE bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter C_TX_PREEMPHASIS_S bound to: NONE - type: string 
	Parameter C_TX_PREEMPHASIS_D bound to: NONE - type: string 
	Parameter C_TX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_TX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_TX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_RX_BITSLICE0_EN bound to: 8'b00000000 
	Parameter C_RX_STROBE_EN bound to: 16'b0000000000110000 
	Parameter C_RX_DELAY_CASCADE bound to: 0 - type: integer 
	Parameter C_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_RX_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_RX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_CLK_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_RX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT51 bound to: 12'b000000000000 
	Parameter C_RX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_FIFO_SYNC_MODE bound to: 1 - type: integer 
	Parameter C_BITSLIP_VAL bound to: 8'b00101100 
	Parameter C_BITSLIP_MODE bound to: SLIP_PER_BIT - type: string 
	Parameter C_ENABLE_BITSLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_DATA_BITSLIP bound to: 0 - type: integer 
	Parameter C_PLL0_FIFO_WRITE_CLK_EN bound to: 1 - type: integer 
	Parameter C_EN_TX_TRI bound to: 0 - type: integer 
	Parameter C_DATA_TRI bound to: 1 - type: integer 
	Parameter C_CLOCK_TRI bound to: 1 - type: integer 
	Parameter C_BIDIR_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_BIDIR_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter C_DATA_PIN_EN bound to: 3 - type: integer 
	Parameter TX_BITSLICE_TRI_EN bound to: 8'b00000000 
	Parameter C_TX_TRI_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_TRI_INIT bound to: 1'b1 
	Parameter C_TX_TRI_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter C_TX_TRI_DELAY_TYPE0 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE1 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE2 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE3 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE4 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE5 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE6 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE7 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_TX_TRI_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter C_INV_RX_CLK bound to: 8'b00000000 
	Parameter C_PLL0_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL0_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_RX_IN_NIB0 bound to: 1'b0 
	Parameter C_RX_IN_NIB1 bound to: 1'b0 
	Parameter C_RX_IN_NIB2 bound to: 1'b1 
	Parameter C_RX_IN_NIB3 bound to: 1'b0 
	Parameter C_RX_IN_NIB4 bound to: 1'b0 
	Parameter C_RX_IN_NIB5 bound to: 1'b0 
	Parameter C_RX_IN_NIB6 bound to: 1'b0 
	Parameter C_RX_IN_NIB7 bound to: 1'b0 
	Parameter C_TX_IN_NIB0 bound to: 1'b0 
	Parameter C_TX_IN_NIB1 bound to: 1'b0 
	Parameter C_TX_IN_NIB2 bound to: 1'b0 
	Parameter C_TX_IN_NIB3 bound to: 1'b0 
	Parameter C_TX_IN_NIB4 bound to: 1'b0 
	Parameter C_TX_IN_NIB5 bound to: 1'b0 
	Parameter C_TX_IN_NIB6 bound to: 1'b0 
	Parameter C_TX_IN_NIB7 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB0 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB1 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB2 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB3 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB4 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB5 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB6 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB7 bound to: 1'b0 
	Parameter C_NIB0_PLL1 bound to: 1'b0 
	Parameter C_NIB1_PLL1 bound to: 1'b0 
	Parameter C_NIB2_PLL1 bound to: 1'b0 
	Parameter C_NIB3_PLL1 bound to: 1'b0 
	Parameter C_NIB4_PLL1 bound to: 1'b0 
	Parameter C_NIB5_PLL1 bound to: 1'b0 
	Parameter C_NIB6_PLL1 bound to: 1'b0 
	Parameter C_NIB7_PLL1 bound to: 1'b0 
	Parameter USE_PLL1 bound to: 1'b0 
	Parameter RX_CLK_PHASE bound to: SHIFT_0 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3620]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3626]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3636]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3642]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3653]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3660]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3671]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3677]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3702]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3703]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3704]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:3721]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:49]
	Parameter C_NUM_IO bound to: 52 - type: integer 
	Parameter C_TEMPLATE bound to: 2 - type: integer 
	Parameter C_DATA_PIN_EN bound to: 3 - type: integer 
	Parameter C_CLK_SOURCE bound to: BUFG_TO_PLL - type: string 
	Parameter C_CLKIN_DIFF_EN bound to: 0 - type: integer 
	Parameter C_DIFF_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_TX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_RX_PIN_EN bound to: 52'b0000000000000000000000000000000000101010000000000000 
	Parameter C_BIDIR_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_RX_PIN_EN_INT bound to: 52'b0000000000000000000000000000000000101010000000000000 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_DPHY' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32986]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: MIPI_DPHY_DCI - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_DPHY' (10#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32986]
WARNING: [Synth 8-3848] Net data_to_bs_n_out in module/entity bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:79]
WARNING: [Synth 8-3848] Net data_to_pins in module/entity bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:80]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx' (11#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/hdl/bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx.v:49]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_bs_top' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16955]
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_PLL0_RX_EXTERNAL_CLK_TO_DATA bound to: 3 - type: integer 
	Parameter C_RX_PIN_EN bound to: 52'b0000000000000000000000000000000000101010000000000000 
	Parameter C_DIFF_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_TEMPLATE bound to: 2 - type: integer 
	Parameter C_ENABLE_N_PINS bound to: 1 - type: integer 
	Parameter C_CLK_FWD_BITSLICE_NO bound to: 0 - type: integer 
	Parameter C_CLK_FWD_PHASE bound to: 0 - type: integer 
	Parameter C_TX_DATA_PHASE bound to: 0 - type: integer 
	Parameter C_CLK_FWD_ENABLE bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_TX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_BS_INIT_VAL bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter C_TX_PREEMPHASIS_S bound to: NONE - type: string 
	Parameter C_TX_PREEMPHASIS_D bound to: NONE - type: string 
	Parameter C_TX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_TX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_TX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_BIDIR_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_SERIAL_MODE bound to: FALSE - type: string 
	Parameter C_RX_BITSLICE0_EN bound to: 8'b00000000 
	Parameter C_RX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_RX_STROBE_EN bound to: 16'b0000000000110000 
	Parameter C_RX_DELAY_CASCADE bound to: 0 - type: integer 
	Parameter C_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_RX_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_RX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_CLK_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_RX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT51 bound to: 12'b000000000000 
	Parameter C_RX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_FIFO_SYNC_MODE bound to: 1 - type: integer 
	Parameter C_BITSLIP_VAL bound to: 8'b00101100 
	Parameter C_BITSLIP_MODE bound to: SLIP_PER_BIT - type: string 
	Parameter C_ENABLE_BITSLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_DATA_BITSLIP bound to: 0 - type: integer 
	Parameter C_FIFO_WR_CLK_EN bound to: 1 - type: integer 
	Parameter C_EN_TX_TRI bound to: 0 - type: integer 
	Parameter C_DATA_TRI bound to: 1 - type: integer 
	Parameter C_CLOCK_TRI bound to: 1 - type: integer 
	Parameter C_BIDIR_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_BIDIR_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter TX_BITSLICE_TRI_EN bound to: 8'b00000000 
	Parameter C_TX_TRI_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_TRI_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter C_TX_TRI_INIT bound to: 1'b1 
	Parameter C_TX_TRI_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter C_TX_TRI_DELAY_TYPE0 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE1 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE2 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE3 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE4 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE5 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE6 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE7 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_NIB5_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_tx_bs' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:14359]
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_DIFF_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_TEMPLATE bound to: 2 - type: integer 
	Parameter C_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter C_EN_TX_TRI bound to: 0 - type: integer 
	Parameter C_DATA_TRI bound to: 1 - type: integer 
	Parameter C_TX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_TX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_TX_PREEMPHASIS_S bound to: NONE - type: string 
	Parameter C_TX_PREEMPHASIS_D bound to: NONE - type: string 
	Parameter C_CLK_FWD_BITSLICE_NO bound to: 0 - type: integer 
	Parameter C_CLK_FWD_PHASE bound to: 0 - type: integer 
	Parameter C_TX_DATA_PHASE bound to: 0 - type: integer 
	Parameter C_CLK_FWD_ENABLE bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_TX_BITSLICE_TRI_EN bound to: 8'b00000000 
	Parameter C_TX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_BS_INIT_VAL bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_TX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_TX_DELAY_TYPE bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TX_DELAY_VALUE bound to: 624'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-3848] Net w_tx_O_data_out in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16021]
WARNING: [Synth 8-3848] Net tx_bs_t_out in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16186]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[0] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[0] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[1] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[1] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[2] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[2] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[3] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[3] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[4] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[4] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[5] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[5] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[6] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[6] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[7] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[7] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[8] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[8] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[9] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[9] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[10] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[10] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[11] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[11] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[12] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[12] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[13] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[13] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[14] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[14] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[15] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[15] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[16] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[16] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[17] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[17] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[18] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[18] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[19] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[19] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[20] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[20] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[21] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[21] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[22] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[22] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[23] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[23] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[24] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[24] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[25] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[25] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[26] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[26] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[27] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[27] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[28] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[28] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[29] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[29] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[30] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[30] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[31] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[31] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[32] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[32] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[33] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[33] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[34] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[34] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[35] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[35] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[36] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[36] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[37] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[37] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[38] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[38] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[39] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[39] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[40] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[40] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[41] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[41] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[42] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[42] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[43] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[43] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[44] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[44] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[45] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[45] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[46] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[46] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
WARNING: [Synth 8-3848] Net tx_bs_rx_bit_ctrl_out[47] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16132]
WARNING: [Synth 8-3848] Net tx_bs_tx_bit_ctrl_out[47] in module/entity high_speed_selectio_wiz_v3_5_1_tx_bs does not have driver. [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16077]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_tx_bs' (12#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:14359]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_tx_bs_tri' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:9941]
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE0 bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_TX_TRI_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_TX_TRI_INIT bound to: 1'b1 
	Parameter C_TX_TRI_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_TX_TRI_NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter C_TX_TRI_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter C_TX_TRI_DELAY_TYPE1 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE2 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE3 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE4 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE5 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE6 bound to: 0 - type: integer 
	Parameter C_TX_TRI_DELAY_TYPE7 bound to: 0 - type: integer 
	Parameter TX_BITSLICE_TRI_EN bound to: 8'b00000000 
	Parameter C_TX_TRI_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_TRI_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_TX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_TX_DELAY_TYPE bound to: 16'b0000000000000000 
	Parameter C_TX_DELAY_VALUE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_tx_bs_tri' (13#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:9941]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_rx_bs' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:10344]
	Parameter C_ENABLE_N_PINS bound to: 1 - type: integer 
	Parameter C_RX_PIN_EN bound to: 52'b0000000000000000000000000000000000101010000000000000 
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_TEMPLATE bound to: 2 - type: integer 
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_SERIAL_MODE bound to: FALSE - type: string 
	Parameter C_RX_BITSLICE_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_DIFF_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_RX_STROBE_EN bound to: 16'b0000000000110000 
	Parameter C_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_RX_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_RX_IS_CLK_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_CLK_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_EXT_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_RX_IS_RST_INVERTED bound to: 1'b0 
	Parameter C_RX_DELAY_CASCADE bound to: 0 - type: integer 
	Parameter C_RX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE_EXT51 bound to: 12'b000000000000 
	Parameter C_RX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_FIFO_SYNC_MODE bound to: 1 - type: integer 
	Parameter C_FIFO_WR_CLK_EN bound to: 1 - type: integer 
	Parameter C_ENABLE_BITSLIP bound to: 0 - type: integer 
	Parameter C_ENABLE_DATA_BITSLIP bound to: 0 - type: integer 
	Parameter C_BITSLIP_MODE bound to: SLIP_PER_BIT - type: string 
	Parameter C_BITSLIP_VAL bound to: 8'b00101100 
	Parameter C_RX_BITSLICE0_EN bound to: 8'b00000000 
	Parameter C_NIB5_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_CASCADE bound to: FALSE - type: string 
	Parameter EN_N_PINS_M bound to: 52'b0000000000000000000000000000000000101010000000000000 
	Parameter C_RX_BS_INST bound to: 52'b0000000000000000000000000000000000101010000000000000 
	Parameter C_RX_DELAY_TYPE bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_DELAY_VALUE bound to: 624'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_DELAY_VALUE_EXT bound to: 624'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_FIFO_MODE bound to: TRUE - type: string 
	Parameter C_BITSLIP_MODE_ACT bound to: Slip - type: string 
	Parameter C_BITSLIP_VAL_ACT bound to: 3'b001 
	Parameter C_BITSLIP_COMP_VAL_ACT bound to: 8'b00101100 
	Parameter C_STROBE_EN_SET bound to: 52'b0000000000000000000000000000000000000010000000000000 
	Parameter C_STROBE_BS bound to: 52'b0000000000000000000000000000000000000110000000000000 
	Parameter C_RX_BITSLICE_INFER bound to: 52'b0000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'RX_BITSLICE' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77546]
	Parameter CASCADE bound to: FALSE - type: string 
	Parameter DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter DELAY_VALUE_EXT bound to: 0 - type: integer 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter IS_CLK_EXT_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_EXT_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 1500.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter UPDATE_MODE_EXT bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RX_BITSLICE' (14#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77546]
INFO: [Synth 8-6157] synthesizing module 'RX_BITSLICE__parameterized0' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77546]
	Parameter CASCADE bound to: FALSE - type: string 
	Parameter DATA_TYPE bound to: DATA - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter DELAY_VALUE_EXT bound to: 0 - type: integer 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter IS_CLK_EXT_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_EXT_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 1500.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter UPDATE_MODE_EXT bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RX_BITSLICE__parameterized0' (14#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77546]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_rx_bs' (15#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:10344]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_rxtx_bs' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:5372]
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_DIFF_EN bound to: 52'b0000000000000000000000000000000001111110000000000000 
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_PLL0_RX_EXTERNAL_CLK_TO_DATA bound to: 3 - type: integer 
	Parameter C_BIDIR_FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter C_BIDIR_RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter C_BIDIR_IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter C_BIDIR_IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter C_RX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_RX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_RX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_RX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_CLOCK_TRI bound to: 1 - type: integer 
	Parameter C_DATA_TRI bound to: 1 - type: integer 
	Parameter C_FIFO_SYNC_MODE bound to: 1 - type: integer 
	Parameter C_RX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_RX_STROBE_EN bound to: 16'b0000000000110000 
	Parameter C_TX_DELAY_TYPE0 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE1 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE2 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE3 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE4 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE5 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE6 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE7 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE8 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE9 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE10 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE11 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE12 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE13 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE14 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE15 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE16 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE17 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE18 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE19 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE20 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE21 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE22 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE23 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE24 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE25 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE26 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE27 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE28 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE29 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE30 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE31 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE32 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE33 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE34 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE35 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE36 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE37 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE38 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE39 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE40 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE41 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE42 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE43 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE44 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE45 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE46 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE47 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE48 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE49 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE50 bound to: 2'b00 
	Parameter C_TX_DELAY_TYPE51 bound to: 2'b00 
	Parameter C_TX_DELAY_VALUE0 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE1 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE2 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE3 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE4 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE5 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE6 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE7 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE8 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE9 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE10 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE11 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE12 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE13 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE14 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE15 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE16 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE17 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE18 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE19 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE20 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE21 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE22 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE23 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE24 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE25 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE26 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE27 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE28 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE29 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE30 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE31 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE32 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE33 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE34 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE35 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE36 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE37 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE38 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE39 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE40 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE41 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE42 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE43 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE44 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE45 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE46 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE47 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE48 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE49 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE50 bound to: 12'b000000000000 
	Parameter C_TX_DELAY_VALUE51 bound to: 12'b000000000000 
	Parameter C_TX_REFCLK_FREQ bound to: 1500.000000 - type: float 
	Parameter C_FIFO_WR_CLK_EN bound to: 1 - type: integer 
	Parameter C_ENABLE_BITSLIP bound to: 0 - type: integer 
	Parameter C_BITSLIP_MODE bound to: SLIP_PER_BIT - type: string 
	Parameter C_BIDIR_BITSLICE_EN bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_BS_INIT_VAL bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_BITSLIP_VAL bound to: 8'b00101100 
	Parameter C_NIB5_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_TX_PREEMPHASIS_S bound to: NONE - type: string 
	Parameter C_TX_PREEMPHASIS_D bound to: NONE - type: string 
	Parameter C_FIFO_MODE bound to: TRUE - type: string 
	Parameter C_RX_DELAY_TYPE bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_DELAY_VALUE bound to: 624'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TX_DELAY_TYPE bound to: 104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TX_DELAY_VALUE bound to: 624'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TBYTE_CTRL bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter C_BITSLIP_MODE_ACT bound to: Slip - type: string 
	Parameter C_BITSLIP_VAL_ACT bound to: 3'b001 
	Parameter C_BITSLIP_COMP_VAL_ACT bound to: 8'b00101100 
	Parameter C_STROBE_EN_SET bound to: 52'b0000000000000000000000000000000000000010000000000000 
	Parameter C_STROBE_BS bound to: 52'b0000000000000000000000000000000000000110000000000000 
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_rxtx_bs' (16#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:5372]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_bs_top' (17#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:16955]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_bs_ctrl_top' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:1624]
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_EN_BSC0 bound to: 0 - type: integer 
	Parameter C_EN_BSC1 bound to: 0 - type: integer 
	Parameter C_EN_BSC2 bound to: 1 - type: integer 
	Parameter C_EN_BSC3 bound to: 0 - type: integer 
	Parameter C_EN_BSC4 bound to: 0 - type: integer 
	Parameter C_EN_BSC5 bound to: 0 - type: integer 
	Parameter C_EN_BSC6 bound to: 0 - type: integer 
	Parameter C_EN_BSC7 bound to: 0 - type: integer 
	Parameter C_INV_RX_CLK bound to: 8'b00000000 
	Parameter C_BSC_CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter C_BSC_EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter C_BSC_IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter C_BSC_READ_IDLE_COUNT bound to: 6'b000000 
	Parameter C_BSC_REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter C_BSC_ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter C_BSC_RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter C_BSC_RX_GATING bound to: DISABLE - type: string 
	Parameter C_BSC_SIM_SPEEDUP bound to: FAST - type: string 
	Parameter C_BSC_SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter C_DIV_MODE bound to: DIV4 - type: string 
	Parameter C_NIB0_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB0_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB0_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB0_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB1_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB1_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB1_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB1_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB2_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB2_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB2_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB3_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB3_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB3_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB4_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB4_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB4_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB5_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB5_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB5_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB6_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB6_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB6_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB6_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_NIB7_EN_CLK_TO_EXT_NORTH bound to: 1'b0 
	Parameter C_NIB7_EN_CLK_TO_EXT_SOUTH bound to: 1'b0 
	Parameter C_NIB7_EN_OTHER_PCLK bound to: 1'b0 
	Parameter C_NIB7_EN_OTHER_NCLK bound to: 1'b0 
	Parameter C_ENABLE_RIU_SPLIT bound to: 0 - type: integer 
	Parameter C_EN_RIU_OR0 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR1 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR2 bound to: FALSE - type: string 
	Parameter C_EN_RIU_OR3 bound to: FALSE - type: string 
	Parameter C_RX_CLK_PHASE bound to: SHIFT_0 - type: string 
	Parameter C_SERIAL_MODE bound to: FALSE - type: string 
	Parameter C_NUM_BS_CTRL bound to: 8 - type: integer 
	Parameter C_TX_IN_NIB0 bound to: 1'b0 
	Parameter C_TX_IN_NIB1 bound to: 1'b0 
	Parameter C_TX_IN_NIB2 bound to: 1'b0 
	Parameter C_TX_IN_NIB3 bound to: 1'b0 
	Parameter C_TX_IN_NIB4 bound to: 1'b0 
	Parameter C_TX_IN_NIB5 bound to: 1'b0 
	Parameter C_TX_IN_NIB6 bound to: 1'b0 
	Parameter C_TX_IN_NIB7 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB0 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB1 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB2 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB3 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB4 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB5 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB6 bound to: 1'b0 
	Parameter C_BIDIR_IN_NIB7 bound to: 1'b0 
	Parameter C_RX_IN_NIB0 bound to: 1'b0 
	Parameter C_RX_IN_NIB1 bound to: 1'b0 
	Parameter C_RX_IN_NIB2 bound to: 1'b1 
	Parameter C_RX_IN_NIB3 bound to: 1'b0 
	Parameter C_RX_IN_NIB4 bound to: 1'b0 
	Parameter C_RX_IN_NIB5 bound to: 1'b0 
	Parameter C_RX_IN_NIB6 bound to: 1'b0 
	Parameter C_RX_IN_NIB7 bound to: 1'b0 
	Parameter C_RX_IN_NIB bound to: 8'b00000100 
	Parameter C_TX_IN_NIB bound to: 8'b00000000 
	Parameter C_BIDIR_IN_NIB bound to: 8'b00000000 
	Parameter C_NIB_EN_CLK_TO_EXT_NORTH bound to: 8'b00000000 
	Parameter C_NIB_EN_CLK_TO_EXT_SOUTH bound to: 8'b00000000 
	Parameter C_NIB_EN_OTHER_PCLK bound to: 8'b00000000 
	Parameter C_NIB_EN_OTHER_NCLK bound to: 8'b00000000 
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 6'b000000 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: DISABLE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (18#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:732]
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77346]
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (19#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77346]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_bs_ctrl_top' (20#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:1624]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_clk_rst_top' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:1409]
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_DEVICE bound to: xczu3eg - type: string 
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_EN_MULTI_INTF bound to: 0 - type: integer 
	Parameter C_PLL_SHARE bound to: 0 - type: integer 
	Parameter C_PLL0_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL1_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL0_PHY_MODE bound to: VCO - type: string 
	Parameter C_PLL1_PHY_MODE bound to: VCO - type: string 
	Parameter C_CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter C_PLL0_M bound to: 15 - type: integer 
	Parameter C_PLL0_D bound to: 2 - type: integer 
	Parameter C_PLL0_O1 bound to: 1 - type: integer 
	Parameter C_PLL1_M bound to: 15 - type: integer 
	Parameter C_PLL1_D bound to: 2 - type: integer 
	Parameter C_EN_TX bound to: 0 - type: integer 
	Parameter C_EN_RX bound to: 1 - type: integer 
	Parameter C_SERIAL_MODE bound to: FALSE - type: string 
	Parameter C_PLL0_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL0_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_USE_RIU_CLK_FROM_PLL bound to: 0 - type: integer 
	Parameter C_PLL0_RX_EXTERNAL_CLK_TO_DATA bound to: 3 - type: integer 
	Parameter USE_PLL1 bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_clk_scheme' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:975]
	Parameter C_SIM_DEVICE bound to: ULTRASCALE_PLUS_ES1 - type: string 
	Parameter C_SIM_VERSION bound to: 2.000000 - type: float 
	Parameter C_DEVICE bound to: xczu3eg - type: string 
	Parameter C_SERIALIZATION_FACTOR bound to: 8 - type: integer 
	Parameter C_PLL_SHARE bound to: 0 - type: integer 
	Parameter C_PLL0_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL1_DIV_FACTOR bound to: 1.000000 - type: float 
	Parameter C_PLL0_PHY_MODE bound to: VCO - type: string 
	Parameter C_PLL1_PHY_MODE bound to: VCO - type: string 
	Parameter C_CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter C_PLL0_M bound to: 15 - type: integer 
	Parameter C_PLL0_D bound to: 2 - type: integer 
	Parameter C_PLL0_O1 bound to: 1 - type: integer 
	Parameter C_PLL1_M bound to: 15 - type: integer 
	Parameter C_PLL1_D bound to: 2 - type: integer 
	Parameter C_EN_TX bound to: 0 - type: integer 
	Parameter C_EN_RX bound to: 1 - type: integer 
	Parameter C_PLL0_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL0_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter C_PLL1_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter C_SERIAL_MODE bound to: FALSE - type: string 
	Parameter C_PLL0_O0 bound to: 8.000000 - type: float 
	Parameter C_PLL1_O0 bound to: 8.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61442]
	Parameter CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (21#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61442]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (22#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_clk_scheme' (23#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:975]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_rst_scheme' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:332]
	Parameter C_USE_RIU_CLK_FROM_PLL bound to: 0 - type: integer 
	Parameter C_EN_MULTI_INTF bound to: 0 - type: integer 
	Parameter C_PLL0_RX_EXTERNAL_CLK_TO_DATA bound to: 3 - type: integer 
	Parameter USE_PLL1 bound to: 1'b0 
	Parameter TIMEOUT_1M bound to: 1000000 - type: integer 
	Parameter WAIT_FAB_CLK_CNT bound to: 64 - type: integer 
	Parameter CNTR_WIDTH bound to: 20 - type: integer 
	Parameter SW bound to: 9 - type: integer 
	Parameter ONE_HOT bound to: 9'b000000001 
	Parameter ASSERT_ALL_RESETS bound to: 9'b000000001 
	Parameter DEASSERT_PLL_RESET bound to: 9'b000000010 
	Parameter WAIT_FOR_PLL_LOCK bound to: 9'b000000100 
	Parameter DEASSERT_BS_RESETS bound to: 9'b000001000 
	Parameter ASSERT_PLL_CLKOUTPHYEN bound to: 9'b000010000 
	Parameter WAIT_FOR_BSC_DLY_RDY bound to: 9'b000100000 
	Parameter ASSERT_BSC_EN_VTC bound to: 9'b001000000 
	Parameter WAIT_FOR_BSC_VTC_RDY bound to: 9'b010000000 
	Parameter RESET_SEQ_DONE bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:388]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:389]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:392]
INFO: [Synth 8-6157] synthesizing module 'high_speed_selectio_wiz_v3_5_1_sync_cell' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:50]
	Parameter C_SYNC_STAGE bound to: 2 - type: integer 
	Parameter C_DW bound to: 1 - type: integer 
	Parameter pTCQ bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:64]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:65]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:66]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:67]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:68]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:69]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_sync_cell' (24#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:50]
WARNING: [Synth 8-6014] Unused sequential element wait_bsc_dly_rdy_timeout_reg was removed.  [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:559]
WARNING: [Synth 8-6014] Unused sequential element wait_bsc_vtc_rdy_timeout_reg was removed.  [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:560]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_rst_scheme' (25#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:332]
INFO: [Synth 8-6155] done synthesizing module 'high_speed_selectio_wiz_v3_5_1_clk_rst_top' (26#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:1409]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx_hssio_wiz_top' (27#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_hssio_wiz_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_5_1' (28#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_5_1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_hssio_rx' (29#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/synth/bd_d10d_phy_0_hssio_rx.v:82]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (30#1) [/home/zw/software/vivado_2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0_clock_module' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_clock_module.v:88]
	Parameter C_DPHY_LANES bound to: 2 - type: integer 
	Parameter MTBF_SYNC_STAGES bound to: 3 - type: integer 
	Parameter C_HS_LINE_RATE bound to: 1000 - type: integer 
	Parameter C_STABLE_CLK_PERIOD bound to: 5.000000 - type: float 
	Parameter C_TXPLL_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter EN_DPHY_IO bound to: 1 - type: integer 
	Parameter C_TXPLL_CLKIN_PERIOD_T bound to: 5.000000 - type: float 
	Parameter C_TXPLL_CLKOUTPHY_MODE bound to: VCO - type: string 
	Parameter C_PLL_DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter C_TXPLL_CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter C_TXPLL_CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter C_TXPLL_CLKOUT1_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_clock_module' (31#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_clock_module.v:88]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_support' (32#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/support/bd_d10d_phy_0_support.v:102]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_c1' (33#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_c1.v:100]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0_core' (34#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_core.v:93]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0' (35#1) [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.v:91]
WARNING: [Synth 8-3331] design bd_d10d_phy_0_clock_module has unconnected port clkoutphy_out
WARNING: [Synth 8-3331] design bd_d10d_phy_0_clock_module has unconnected port pll_locked
WARNING: [Synth 8-3331] design bd_d10d_phy_0_clock_module has unconnected port mmcm_clk_in
WARNING: [Synth 8-3331] design bd_d10d_phy_0_clock_module has unconnected port cl_rxclkactivehs
WARNING: [Synth 8-3331] design bd_d10d_phy_0_clock_module has unconnected port pll_clk_in
WARNING: [Synth 8-3331] design bd_d10d_phy_0_clock_module has unconnected port pll_reset
WARNING: [Synth 8-3331] design bd_d10d_phy_0_clock_module has unconnected port mmcm_reset
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_rst_scheme has unconnected port pll0_clkout1
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_rst_scheme has unconnected port fab_clk_pll1_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_rst_scheme has unconnected port pll1_locked_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_clk_scheme has unconnected port pll1_clkout0_out
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_clk_scheme has unconnected port pll1_rst_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_clk_scheme has unconnected port pll1_clkoutphy_en_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_clk_rst_top has unconnected port shared_pll0_clkout0_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_clk_rst_top has unconnected port shared_pll1_clkout0_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_clk_rst_top has unconnected port shared_pll0_locked_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_clk_rst_top has unconnected port shared_pll1_locked_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_addr_in[5]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_addr_in[4]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_addr_in[3]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_addr_in[2]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_addr_in[1]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_addr_in[0]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_nibble_sel_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[15]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[14]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[13]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[12]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[11]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[10]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[9]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[8]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[7]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[6]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[5]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[4]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[3]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[2]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[1]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_data_in[0]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n0_riu_wr_en_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_addr_in[5]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_addr_in[4]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_addr_in[3]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_addr_in[2]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_addr_in[1]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_addr_in[0]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_nibble_sel_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[15]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[14]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[13]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[12]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[11]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[10]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[9]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[8]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[7]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[6]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[5]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[4]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[3]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[2]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[1]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_data_in[0]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n1_riu_wr_en_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_addr_in[5]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_addr_in[4]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_addr_in[3]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_addr_in[2]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_addr_in[1]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_addr_in[0]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_nibble_sel_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[15]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[14]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[13]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[12]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[11]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[10]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[9]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[8]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[7]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[6]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[5]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[4]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[3]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[2]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[1]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_data_in[0]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n2_riu_wr_en_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_addr_in[5]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_addr_in[4]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_addr_in[3]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_addr_in[2]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_addr_in[1]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_addr_in[0]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_nibble_sel_in
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_wr_data_in[15]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_wr_data_in[14]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_wr_data_in[13]
WARNING: [Synth 8-3331] design high_speed_selectio_wiz_v3_5_1_bs_ctrl_top has unconnected port n3_riu_wr_data_in[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2274.098 ; gain = 10.996 ; free physical = 5316 ; free virtual = 12574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2291.910 ; gain = 28.809 ; free physical = 5313 ; free virtual = 12571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2291.910 ; gain = 28.809 ; free physical = 5313 ; free virtual = 12571
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx.xdc] for cell 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx.xdc] for cell 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/ip_0/bd_d10d_phy_0_hssio_rx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_d10d_phy_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_d10d_phy_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.535 ; gain = 0.000 ; free physical = 5036 ; free virtual = 12297
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2476.504 ; gain = 2.969 ; free physical = 5035 ; free virtual = 12296
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2476.504 ; gain = 213.402 ; free physical = 5067 ; free virtual = 12328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2476.504 ; gain = 213.402 ; free physical = 5067 ; free virtual = 12328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/inst/bd_d10d_phy_0_rx_support_i/\slave_rx.bd_d10d_phy_0_rx_hssio_i /inst. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/inst/bd_d10d_phy_0_rx_support_i/\slave_rx.bd_d10d_phy_0_rx_hssio_i . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2476.504 ; gain = 213.402 ; free physical = 5061 ; free virtual = 12325
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_1_3_rx_rst_logic'
INFO: [Synth 8-802] inferred FSM for state register 'rst_blk_state_reg' in module 'mipi_dphy_v4_1_3_rx_support_rst_logic'
INFO: [Synth 8-802] inferred FSM for state register 'dl_rx_state_reg' in module 'mipi_dphy_v4_1_3_csi_rx_data_lane_sm'
INFO: [Synth 8-802] inferred FSM for state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' in module 'mipi_dphy_v4_1_3_rx_data_lane'
INFO: [Synth 8-4471] merging register 'GEN_RIU_NOT_FROM_PLL.pll1_rst_reg' into 'GEN_RIU_NOT_FROM_PLL.pll0_rst_reg' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:599]
INFO: [Synth 8-4471] merging register 'GEN_RIU_NOT_FROM_PLL.bs_rst_reg' into 'GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:601]
INFO: [Synth 8-4471] merging register 'GEN_RIU_NOT_FROM_PLL.bs_ctrl_rst_reg' into 'GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg' [/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.srcs/design_1/ipshared/c7a4/hdl/high_speed_selectio_wiz_v3_5_rfs.v:602]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_RIU_NOT_FROM_PLL.hssio_state_reg' in module 'high_speed_selectio_wiz_v3_5_1_rst_scheme'
INFO: [Synth 8-5546] ROM "pll0_rst" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
      RELEASE_MMCM_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              101
         WAIT_FOR_ENABLE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_3_rx_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               RST_BEGIN |                              000 |                              000
       ASSERT_ALL_RESETS |                              001 |                              001
       RELEASE_PHY_RESET |                              010 |                              010
          RESET_FSM_DONE |                              011 |                              100
              CHECK_SRST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_blk_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_3_rx_support_rst_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DL_RX_BEGIN |                             0000 |                             0000
        DL_WO_INIT_LP_11 |                             0001 |                             0001
                  iSTATE |                             0010 |                             1111
*
         DL_RX_INIT_DONE |                             0011 |                             0010
              DL_RX_STOP |                             0100 |                             0011
           DL_RX_HS_RQST |                             0101 |                             0100
           DL_RX_HS_TERM |                             0110 |                             0101
           DL_RX_HS_SYNC |                             0111 |                             0110
            DL_RX_HS_RUN |                             1000 |                             0111
          DL_RX_HS_ABORT |                             1001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dl_rx_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_3_csi_rx_data_lane_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DL_START |                               00 |                               00
                 DL_STOP |                               01 |                               01
               DL_ACTIVE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_hs_high_rates_spec_v1_1.dl_state_reg' using encoding 'sequential' in module 'mipi_dphy_v4_1_3_rx_data_lane'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
       ASSERT_ALL_RESETS |                        000000001 |                        000000001
      DEASSERT_PLL_RESET |                        000000010 |                        000000010
       WAIT_FOR_PLL_LOCK |                        000000100 |                        000000100
      DEASSERT_BS_RESETS |                        000001000 |                        000001000
  ASSERT_PLL_CLKOUTPHYEN |                        000010000 |                        000010000
    WAIT_FOR_BSC_DLY_RDY |                        000100000 |                        000100000
       ASSERT_BSC_EN_VTC |                        001000000 |                        001000000
    WAIT_FOR_BSC_VTC_RDY |                        010000000 |                        010000000
          RESET_SEQ_DONE |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'GEN_RIU_NOT_FROM_PLL.hssio_state_reg' in module 'high_speed_selectio_wiz_v3_5_1_rst_scheme'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2476.504 ; gain = 213.402 ; free physical = 4851 ; free virtual = 12118
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 434   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	  18 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 145   
	   5 Input      1 Bit        Muxes := 68    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mipi_dphy_v4_1_3_rx_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mipi_dphy_v4_1_3_rx_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_3_rx_rst_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   5 Input      1 Bit        Muxes := 13    
Module mipi_dphy_v4_1_3_rx_sync_cell__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_3_rx_sync_cell__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_3_csi_rx_clk_lane 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module mipi_dphy_v4_1_3_rx_support_rst_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 7     
Module mipi_dphy_v4_1_3_rx_sync_cell__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module mipi_dphy_v4_1_3_rx_sot_det_align 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mipi_dphy_v4_1_3_csi_rx_data_lane_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	  10 Input      1 Bit        Muxes := 11    
Module mipi_dphy_v4_1_3_rx_data_lane 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
Module mipi_dphy_v4_1_3_rx_fab_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module high_speed_selectio_wiz_v3_5_1_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module high_speed_selectio_wiz_v3_5_1_rst_scheme 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 113   
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 2     
Module bd_d10d_phy_0_hssio_rx_hssio_wiz_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\u_rx_support_rst_logic/time_out_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[0]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[1]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[2]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[3]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[4]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[5]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[6]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxdataesc_reg[7]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[0]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[1]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[2]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3886] merging instance 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxtriggeresc_reg[3]' (FD) to 'inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_rxlpdtesc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\inst/bd_d10d_phy_0_rx_support_i/slave_rx.dphy_rx_fab_top /\gen_rx_data_lane[0].rx_data_lane_inst/gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm/dl_ulpsactivenot_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2476.504 ; gain = 213.402 ; free physical = 4661 ; free virtual = 11935
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2826.941 ; gain = 563.840 ; free physical = 5382 ; free virtual = 12674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2861.973 ; gain = 598.871 ; free physical = 5505 ; free virtual = 12793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 2869.980 ; gain = 606.879 ; free physical = 6780 ; free virtual = 14068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 2873.949 ; gain = 610.848 ; free physical = 6677 ; free virtual = 13966
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 2873.949 ; gain = 610.848 ; free physical = 6677 ; free virtual = 13965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2873.949 ; gain = 610.848 ; free physical = 6663 ; free virtual = 13951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2873.949 ; gain = 610.848 ; free physical = 6661 ; free virtual = 13949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2873.949 ; gain = 610.848 ; free physical = 6656 ; free virtual = 13944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2873.949 ; gain = 610.848 ; free physical = 6655 ; free virtual = 13943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |BITSLICE_CONTROL |     1|
|2     |BUFG             |     1|
|3     |BUFGCE           |     2|
|4     |CARRY8           |    14|
|5     |LUT1             |   400|
|6     |LUT2             |    71|
|7     |LUT3             |    67|
|8     |LUT4             |    55|
|9     |LUT5             |   122|
|10    |LUT6             |   266|
|11    |PLLE4_ADV        |     1|
|12    |RX_BITSLICE      |     1|
|13    |RX_BITSLICE_1    |     2|
|14    |FDCE             |    39|
|15    |FDPE             |    11|
|16    |FDRE             |   690|
|17    |FDSE             |    57|
|18    |IBUFDS_DPHY      |     3|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+------------------------------------------------------+------+
|      |Instance                                                     |Module                                                |Cells |
+------+-------------------------------------------------------------+------------------------------------------------------+------+
|1     |top                                                          |                                                      |  1803|
|2     |  inst                                                       |bd_d10d_phy_0_core                                    |  1803|
|3     |    inst                                                     |bd_d10d_phy_0_c1                                      |  1803|
|4     |      bd_d10d_phy_0_rx_support_i                             |bd_d10d_phy_0_support                                 |  1803|
|5     |        \slave_rx.u_core_rst_coreclk_sync_rx_i               |mipi_dphy_v4_1_3_rx_rst_sync__1                       |     3|
|6     |        \slave_rx.cl_enable_sync_support_i                   |mipi_dphy_v4_1_3_rx_sync_cell__1                      |    25|
|7     |        \slave_rx.u_rx_rst_logic                             |mipi_dphy_v4_1_3_rx_rst_logic                         |   131|
|8     |          core_rst_sync_i                                    |mipi_dphy_v4_1_3_rx_sync_cell__2                      |    25|
|9     |          mmcm_lock_sync_i                                   |mipi_dphy_v4_1_3_rx_sync_cell__3                      |    25|
|10    |          txpll_lock_sync_i                                  |mipi_dphy_v4_1_3_rx_sync_cell__4                      |    26|
|11    |        \slave_rx.dphy_rx_fab_top                            |mipi_dphy_v4_1_3_rx_fab_top                           |  1209|
|12    |          u_sys_rst_byteclk_sync_i                           |mipi_dphy_v4_1_3_rx_rst_sync                          |     3|
|13    |          maxfrm_wait_done_sync_i                            |mipi_dphy_v4_1_3_rx_sync_cell                         |    26|
|14    |          cl_enable_sync_fab_top_i                           |mipi_dphy_v4_1_3_rx_sync_cell__parameterized0         |    25|
|15    |          clk_active_r_sync                                  |mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_7       |    25|
|16    |          \gen_csi_rx_clk_lane.dphy_rx_clk_lane              |mipi_dphy_v4_1_3_csi_rx_clk_lane                      |   152|
|17    |            lp_state_sync0_i                                 |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_18      |    37|
|18    |            lp_state_sync1_i                                 |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_19      |    36|
|19    |          \gen_rx_data_lane[0].rx_data_lane_inst             |mipi_dphy_v4_1_3_rx_data_lane                         |   430|
|20    |            \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm     |mipi_dphy_v4_1_3_csi_rx_data_lane_sm_12               |   196|
|21    |              lp_state_sync0_i                               |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_16      |    39|
|22    |              lp_state_sync1_i                               |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_17      |    44|
|23    |            \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i  |mipi_dphy_v4_1_3_rx_sot_det_align_13                  |   184|
|24    |              en_hs_lpn_sync_i                               |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_15      |    25|
|25    |            rxactivehs_sync_i                                |mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_14      |    27|
|26    |          \gen_rx_data_lane[1].rx_data_lane_inst             |mipi_dphy_v4_1_3_rx_data_lane_8                       |   427|
|27    |            \gen_csi_rx_data_lane_sm.csi_rx_data_lane_sm     |mipi_dphy_v4_1_3_csi_rx_data_lane_sm                  |   196|
|28    |              lp_state_sync0_i                               |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_10      |    40|
|29    |              lp_state_sync1_i                               |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1_11      |    41|
|30    |            \gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i  |mipi_dphy_v4_1_3_rx_sot_det_align                     |   181|
|31    |              en_hs_lpn_sync_i                               |mipi_dphy_v4_1_3_rx_sync_cell__parameterized1         |    25|
|32    |            rxactivehs_sync_i                                |mipi_dphy_v4_1_3_rx_sync_cell__parameterized0_9       |    27|
|33    |          init_done_div4clk_sync_i                           |mipi_dphy_v4_1_3_rx_sync_cell__parameterized2         |    25|
|34    |          u_rx_support_rst_logic                             |mipi_dphy_v4_1_3_rx_support_rst_logic                 |    63|
|35    |            core_rst_sync_i                                  |mipi_dphy_v4_1_3_rx_sync_cell__5                      |    25|
|36    |            phy_rdy_sync_i                                   |mipi_dphy_v4_1_3_rx_sync_cell__6                      |    25|
|37    |        \slave_rx.bd_d10d_phy_0_rx_hssio_i                   |bd_d10d_phy_0_hssio_rx                                |   430|
|38    |          inst                                               |bd_d10d_phy_0_hssio_rx_high_speed_selectio_wiz_v3_5_1 |   430|
|39    |            top_inst                                         |bd_d10d_phy_0_hssio_rx_hssio_wiz_top                  |   430|
|40    |              bs_ctrl_top_inst                               |high_speed_selectio_wiz_v3_5_1_bs_ctrl_top            |     3|
|41    |              bs_top_inst                                    |high_speed_selectio_wiz_v3_5_1_bs_top                 |     3|
|42    |                u_rx_bs                                      |high_speed_selectio_wiz_v3_5_1_rx_bs                  |     3|
|43    |              clk_rst_top_inst                               |high_speed_selectio_wiz_v3_5_1_clk_rst_top            |   328|
|44    |                clk_scheme_inst                              |high_speed_selectio_wiz_v3_5_1_clk_scheme             |     3|
|45    |                rst_scheme_inst                              |high_speed_selectio_wiz_v3_5_1_rst_scheme             |   325|
|46    |                  sync_cell_bs_rst_dphy_inst                 |high_speed_selectio_wiz_v3_5_1_sync_cell_0            |     7|
|47    |                  sync_cell_dly_rdy_inst                     |high_speed_selectio_wiz_v3_5_1_sync_cell_1            |    11|
|48    |                  sync_cell_mult_intf_lock_inst              |high_speed_selectio_wiz_v3_5_1_sync_cell_2            |     7|
|49    |                  sync_cell_pll0lock_inst                    |high_speed_selectio_wiz_v3_5_1_sync_cell_3            |    20|
|50    |                  sync_cell_rst_inst                         |high_speed_selectio_wiz_v3_5_1_sync_cell_4            |     7|
|51    |                  sync_cell_start_fab_cntr_pll0_inst         |high_speed_selectio_wiz_v3_5_1_sync_cell_5            |     8|
|52    |                  sync_cell_wait_pll0_fab_timeout_inst       |high_speed_selectio_wiz_v3_5_1_sync_cell_6            |    13|
|53    |              iobuf_top_inst                                 |bd_d10d_phy_0_hssio_rx_mipi_iobuf_rx                  |     3|
|54    |              sync_cell_rst_seq_pll0_inst                    |high_speed_selectio_wiz_v3_5_1_sync_cell              |     7|
+------+-------------------------------------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2873.949 ; gain = 610.848 ; free physical = 6655 ; free virtual = 13943
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4911 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2873.949 ; gain = 426.254 ; free physical = 6688 ; free virtual = 13976
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2873.957 ; gain = 610.848 ; free physical = 6687 ; free virtual = 13975
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
WARNING: [Constraints 18-5254] DIFF_TERM is not supported in UltraScale devices.  Automatically translating DIFF_TERM of TRUE to DIFF_TERM_ADV=TERM_100.  Refer to UG571: UltraScale Architecture SelectIO User Guide for more detail.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/inst/bd_d10d_phy_0_rx_support_i/slave_rx.bd_d10d_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.plle4_adv_pll0_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.777 ; gain = 0.000 ; free physical = 6556 ; free virtual = 13844
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUFDS_DPHY => IBUFDS_DPHY (DPHY_DIFFINBUF, IBUFCTRL): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 234 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:26 . Memory (MB): peak = 2928.777 ; gain = 1495.078 ; free physical = 6654 ; free virtual = 13942
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.777 ; gain = 0.000 ; free physical = 6653 ; free virtual = 13941
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1/bd_d10d_phy_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_d10d_phy_0, cache-ID = 25e99b38af59334e
INFO: [Coretcl 2-1174] Renamed 53 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.789 ; gain = 0.000 ; free physical = 6546 ; free virtual = 13838
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zw/share/ultra96/ultra96_design/ultra96_design/ultra96_design.runs/bd_d10d_phy_0_synth_1/bd_d10d_phy_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_d10d_phy_0_utilization_synth.rpt -pb bd_d10d_phy_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 11:00:32 2020...
