{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 18904, "design__instance__area": 112458, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 12, "power__internal__total": 0.009532648138701916, "power__switching__total": 0.004466954153031111, "power__leakage__total": 1.8368483551967074e-06, "power__total": 0.014001438394188881, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5942237980974996, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6056711970058617, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5911122869606855, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.450777428143866, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8629799341615524, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.881832853920514, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3207502132460935, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.58723982894127, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.47403848854677244, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4826749136995863, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2683944253924, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.928621317237464, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 167, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": -0.4687284026921133, "clock__skew__worst_setup": 0.47691152377115237, "timing__hold__ws": 0.2660669537777504, "timing__setup__ws": 42.21289037801874, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 552.53 570.45", "design__core__bbox": "6.72 15.68 545.44 552.72", "design__io": 77, "design__die__area": 315191, "design__core__area": 289314, "design__instance__count__stdcell": 18904, "design__instance__area__stdcell": 112458, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.388705, "design__instance__utilization__stdcell": 0.388705, "design__instance__count__stdcell__type:physical__class:welltap": 1878, "design__instance__count__stdcell__type:physical__class:antennacell": 1840, "design__instance__count__stdcell__type:physical__class:spacer": 11294, "design__instance__count__stdcell__type:physical__class:misc": 276, "design__instance__count__stdcell__type:logical__class:sequential": 401, "design__instance__count__stdcell__type:logical__class:buffer": 420, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 2795, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 15288, "design__instance__count__stdcell__type:logical": 3616, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 29527885, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 34278.7, "design__instance__displacement__mean": 4.504, "design__instance__displacement__max": 68.88, "route__wirelength__estimated": 147929, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3560, "route__net__special": 2, "route__drc_errors__iter:1": 832, "route__wirelength__iter:1": 178144, "route__drc_errors__iter:2": 150, "route__wirelength__iter:2": 176691, "route__drc_errors__iter:3": 85, "route__wirelength__iter:3": 176554, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 176434, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 176435, "route__drc_errors": 0, "route__wirelength": 176435, "route__vias": 26997, "route__vias__singlecut": 26997, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1091.68, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5866525209446355, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5977524200364619, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5876017616575364, "timing__setup__ws__corner:min_tt_025C_5v00": 50.62662610207679, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 11, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8504510669743168, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8680423292524124, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3148305039113712, "timing__setup__ws__corner:min_ss_125C_4v50": 42.90188947751682, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4687284026921133, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.47691152377115237, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2660669537777504, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.041775251107474, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 167, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.6032859937922989, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6151652694694544, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5946800997735256, "timing__setup__ws__corner:max_tt_025C_5v00": 50.24078006936452, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 10, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 167, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8784235809600742, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8989331755632356, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3272348040717208, "timing__setup__ws__corner:max_ss_125C_4v50": 42.21289037801874, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 167, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.48036631587688916, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4895247679106457, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2710549639238569, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.793383714515464, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 90, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99982, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000184435, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000211869, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.96009e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000211869, "design_powergrid__voltage__worst": 0.000211869, "design_powergrid__voltage__worst__net:VDD": 4.99982, "design_powergrid__drop__worst": 0.000211869, "design_powergrid__drop__worst__net:VDD": 0.000184435, "design_powergrid__voltage__worst__net:VSS": 0.000211869, "design_powergrid__drop__worst__net:VSS": 0.000211869, "ir__voltage__worst": 5, "ir__drop__avg": 3.86e-05, "ir__drop__worst": 0.000184, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}