<stg><name>eucHW</name>


<trans_list>

<trans id="743" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="27" op_0_bw="32">
<![CDATA[
:0 %res = alloca i32 1

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32">
<![CDATA[
:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_sqrt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_sqrt, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_0, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_0, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_0, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_0, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_1, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_2, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_1, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_1, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_2, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_3, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_2, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_2, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_3, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_4, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_3, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_3, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_4, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_5, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_4, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_4, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_5, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_1, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_5, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_5, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_6, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_7, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_6, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_6, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_7, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_8, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_7, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_7, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_8, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_9, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_8, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_8, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_9, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_10, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_9, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_9, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_10, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_11, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_10, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_10, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_11, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_12, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_11, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_11, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_12, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_13, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_12, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_12, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_13, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_14, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_13, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_13, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_14, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_6, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_14, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_14, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_15, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_16, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_15, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_15, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_16, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_17, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_16, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_16, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:72 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_17, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_18, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_17, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:75 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_17, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_18, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_19, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_18, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:79 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_18, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_19, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_20, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_19, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_19, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:84 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_20, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_21, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_20, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:87 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_20, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:88 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_21, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_22, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_21, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:91 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_21, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:92 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_22, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_23, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_22, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:95 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_22, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:96 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_23, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_24, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_23, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:99 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_23, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:100 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_23

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_24, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_25, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_24, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:103 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_24, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:104 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_24

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_25, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_26, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_25, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:107 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_25, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:108 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_26, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_32, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_26, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:111 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_26, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:112 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_26

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:113 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_27, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_28, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_27, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:115 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_27, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:116 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_27

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_28, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_29, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_28, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:119 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_28, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:120 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_29, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_30, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:122 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_29, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:123 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_29, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:124 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:125 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_30, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_31, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_30, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:127 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_30, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:128 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_31, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_37, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_31, void @empty_27, i32 0, i32 0, void @empty_35, i32 1, i32 0, void @empty_35, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:131 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_31, i64 666, i64 18, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:132 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %x_31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_35, void @empty_35, i32 0, i32 0, i32 0, i32 0, void @empty_35, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
:134 %store_ln12 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
:135 %store_ln12 = store i27 0, i27 %res

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:136 %br_ln12 = br void %arrayidx1.case.0

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
arrayidx1.case.0:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayidx1.case.0:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
arrayidx1.case.0:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayidx1.case.0:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1.case.0:4 %br_ln12 = br i1 %tmp, void %arrayidx1.case.0.split, void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:2 %lshr_ln15_s = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %i_1, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_s"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayidx1.case.0.split:3 %xor_ln15 = xor i6 %lshr_ln15_s, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:4 %zext_ln15 = zext i6 %xor_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:5 %x_0_addr = getelementptr i8 %x_0, i64 0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="x_0_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:6 %x_0_load = load i6 %x_0_addr

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:16 %add_ln15 = add i11 %i_1, i11 1025

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:17 %lshr_ln15_2 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:18 %zext_ln15_4 = zext i6 %lshr_ln15_2

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:19 %x_1_addr = getelementptr i8 %x_1, i64 0, i64 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="x_1_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:20 %x_1_load = load i6 %x_1_addr

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:28 %add_ln15_1 = add i11 %i_1, i11 1026

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:29 %lshr_ln15_3 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_1, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_3"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:30 %zext_ln15_7 = zext i6 %lshr_ln15_3

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:31 %x_2_addr = getelementptr i8 %x_2, i64 0, i64 %zext_ln15_7

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:32 %x_2_load = load i6 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:40 %add_ln15_2 = add i11 %i_1, i11 1027

]]></Node>
<StgValue><ssdm name="add_ln15_2"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:41 %lshr_ln15_4 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_2, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_4"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:42 %zext_ln15_10 = zext i6 %lshr_ln15_4

]]></Node>
<StgValue><ssdm name="zext_ln15_10"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:43 %x_3_addr = getelementptr i8 %x_3, i64 0, i64 %zext_ln15_10

]]></Node>
<StgValue><ssdm name="x_3_addr"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:44 %x_3_load = load i6 %x_3_addr

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:52 %add_ln15_3 = add i11 %i_1, i11 1028

]]></Node>
<StgValue><ssdm name="add_ln15_3"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:53 %lshr_ln15_5 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_3, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_5"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:54 %zext_ln15_13 = zext i6 %lshr_ln15_5

]]></Node>
<StgValue><ssdm name="zext_ln15_13"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:55 %x_4_addr = getelementptr i8 %x_4, i64 0, i64 %zext_ln15_13

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:56 %x_4_load = load i6 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:64 %add_ln15_4 = add i11 %i_1, i11 1029

]]></Node>
<StgValue><ssdm name="add_ln15_4"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:65 %lshr_ln15_6 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_4, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_6"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:66 %zext_ln15_16 = zext i6 %lshr_ln15_6

]]></Node>
<StgValue><ssdm name="zext_ln15_16"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:67 %x_5_addr = getelementptr i8 %x_5, i64 0, i64 %zext_ln15_16

]]></Node>
<StgValue><ssdm name="x_5_addr"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:68 %x_5_load = load i6 %x_5_addr

]]></Node>
<StgValue><ssdm name="x_5_load"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:76 %add_ln15_5 = add i11 %i_1, i11 1030

]]></Node>
<StgValue><ssdm name="add_ln15_5"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:77 %lshr_ln15_7 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_5, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_7"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:78 %zext_ln15_19 = zext i6 %lshr_ln15_7

]]></Node>
<StgValue><ssdm name="zext_ln15_19"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:79 %x_6_addr = getelementptr i8 %x_6, i64 0, i64 %zext_ln15_19

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:80 %x_6_load = load i6 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:88 %add_ln15_6 = add i11 %i_1, i11 1031

]]></Node>
<StgValue><ssdm name="add_ln15_6"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:89 %lshr_ln15_8 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_6, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_8"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:90 %zext_ln15_22 = zext i6 %lshr_ln15_8

]]></Node>
<StgValue><ssdm name="zext_ln15_22"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:91 %x_7_addr = getelementptr i8 %x_7, i64 0, i64 %zext_ln15_22

]]></Node>
<StgValue><ssdm name="x_7_addr"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:92 %x_7_load = load i6 %x_7_addr

]]></Node>
<StgValue><ssdm name="x_7_load"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:100 %add_ln15_7 = add i11 %i_1, i11 1032

]]></Node>
<StgValue><ssdm name="add_ln15_7"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:101 %lshr_ln15_9 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_7, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_9"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:102 %zext_ln15_25 = zext i6 %lshr_ln15_9

]]></Node>
<StgValue><ssdm name="zext_ln15_25"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:103 %x_8_addr = getelementptr i8 %x_8, i64 0, i64 %zext_ln15_25

]]></Node>
<StgValue><ssdm name="x_8_addr"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:104 %x_8_load = load i6 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:112 %add_ln15_8 = add i11 %i_1, i11 1033

]]></Node>
<StgValue><ssdm name="add_ln15_8"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:113 %lshr_ln15_10 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_8, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_10"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:114 %zext_ln15_28 = zext i6 %lshr_ln15_10

]]></Node>
<StgValue><ssdm name="zext_ln15_28"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:115 %x_9_addr = getelementptr i8 %x_9, i64 0, i64 %zext_ln15_28

]]></Node>
<StgValue><ssdm name="x_9_addr"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:116 %x_9_load = load i6 %x_9_addr

]]></Node>
<StgValue><ssdm name="x_9_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:124 %add_ln15_9 = add i11 %i_1, i11 1034

]]></Node>
<StgValue><ssdm name="add_ln15_9"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:125 %lshr_ln15_11 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_9, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_11"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:126 %zext_ln15_31 = zext i6 %lshr_ln15_11

]]></Node>
<StgValue><ssdm name="zext_ln15_31"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:127 %x_10_addr = getelementptr i8 %x_10, i64 0, i64 %zext_ln15_31

]]></Node>
<StgValue><ssdm name="x_10_addr"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:128 %x_10_load = load i6 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:136 %add_ln15_10 = add i11 %i_1, i11 1035

]]></Node>
<StgValue><ssdm name="add_ln15_10"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:137 %lshr_ln15_12 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_10, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_12"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:138 %zext_ln15_34 = zext i6 %lshr_ln15_12

]]></Node>
<StgValue><ssdm name="zext_ln15_34"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:139 %x_11_addr = getelementptr i8 %x_11, i64 0, i64 %zext_ln15_34

]]></Node>
<StgValue><ssdm name="x_11_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:140 %x_11_load = load i6 %x_11_addr

]]></Node>
<StgValue><ssdm name="x_11_load"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:148 %add_ln15_11 = add i11 %i_1, i11 1036

]]></Node>
<StgValue><ssdm name="add_ln15_11"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:149 %lshr_ln15_13 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_11, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_13"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:150 %zext_ln15_37 = zext i6 %lshr_ln15_13

]]></Node>
<StgValue><ssdm name="zext_ln15_37"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:151 %x_12_addr = getelementptr i8 %x_12, i64 0, i64 %zext_ln15_37

]]></Node>
<StgValue><ssdm name="x_12_addr"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:152 %x_12_load = load i6 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:160 %add_ln15_12 = add i11 %i_1, i11 1037

]]></Node>
<StgValue><ssdm name="add_ln15_12"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:161 %lshr_ln15_14 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_12, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_14"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:162 %zext_ln15_40 = zext i6 %lshr_ln15_14

]]></Node>
<StgValue><ssdm name="zext_ln15_40"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:163 %x_13_addr = getelementptr i8 %x_13, i64 0, i64 %zext_ln15_40

]]></Node>
<StgValue><ssdm name="x_13_addr"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:164 %x_13_load = load i6 %x_13_addr

]]></Node>
<StgValue><ssdm name="x_13_load"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:172 %add_ln15_13 = add i11 %i_1, i11 1038

]]></Node>
<StgValue><ssdm name="add_ln15_13"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:173 %lshr_ln15_15 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_13, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_15"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:174 %zext_ln15_43 = zext i6 %lshr_ln15_15

]]></Node>
<StgValue><ssdm name="zext_ln15_43"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:175 %x_14_addr = getelementptr i8 %x_14, i64 0, i64 %zext_ln15_43

]]></Node>
<StgValue><ssdm name="x_14_addr"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:176 %x_14_load = load i6 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:184 %add_ln15_14 = add i11 %i_1, i11 1039

]]></Node>
<StgValue><ssdm name="add_ln15_14"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:185 %lshr_ln15_16 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_14, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_16"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:186 %zext_ln15_46 = zext i6 %lshr_ln15_16

]]></Node>
<StgValue><ssdm name="zext_ln15_46"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:187 %x_15_addr = getelementptr i8 %x_15, i64 0, i64 %zext_ln15_46

]]></Node>
<StgValue><ssdm name="x_15_addr"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:188 %x_15_load = load i6 %x_15_addr

]]></Node>
<StgValue><ssdm name="x_15_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:451 %add_ln12 = add i11 %i_1, i11 32

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1.case.0.split:452 %store_ln12 = store i11 %add_ln12, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="245" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:6 %x_0_load = load i6 %x_0_addr

]]></Node>
<StgValue><ssdm name="x_0_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:8 %lshr_ln15_1 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_1, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln15_1"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="5">
<![CDATA[
arrayidx1.case.0.split:9 %zext_ln15_2 = zext i5 %lshr_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:10 %x_0_addr_1 = getelementptr i8 %x_0, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_0_addr_1"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:11 %x_0_load_1 = load i6 %x_0_addr_1

]]></Node>
<StgValue><ssdm name="x_0_load_1"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:20 %x_1_load = load i6 %x_1_addr

]]></Node>
<StgValue><ssdm name="x_1_load"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:22 %x_1_addr_1 = getelementptr i8 %x_1, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_1_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:23 %x_1_load_1 = load i6 %x_1_addr_1

]]></Node>
<StgValue><ssdm name="x_1_load_1"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:32 %x_2_load = load i6 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:34 %x_2_addr_1 = getelementptr i8 %x_2, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_2_addr_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:35 %x_2_load_1 = load i6 %x_2_addr_1

]]></Node>
<StgValue><ssdm name="x_2_load_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:44 %x_3_load = load i6 %x_3_addr

]]></Node>
<StgValue><ssdm name="x_3_load"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:46 %x_3_addr_1 = getelementptr i8 %x_3, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_3_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:47 %x_3_load_1 = load i6 %x_3_addr_1

]]></Node>
<StgValue><ssdm name="x_3_load_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:56 %x_4_load = load i6 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:58 %x_4_addr_1 = getelementptr i8 %x_4, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_4_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:59 %x_4_load_1 = load i6 %x_4_addr_1

]]></Node>
<StgValue><ssdm name="x_4_load_1"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:68 %x_5_load = load i6 %x_5_addr

]]></Node>
<StgValue><ssdm name="x_5_load"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:70 %x_5_addr_1 = getelementptr i8 %x_5, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_5_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:71 %x_5_load_1 = load i6 %x_5_addr_1

]]></Node>
<StgValue><ssdm name="x_5_load_1"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:80 %x_6_load = load i6 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:82 %x_6_addr_1 = getelementptr i8 %x_6, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_6_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:83 %x_6_load_1 = load i6 %x_6_addr_1

]]></Node>
<StgValue><ssdm name="x_6_load_1"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:92 %x_7_load = load i6 %x_7_addr

]]></Node>
<StgValue><ssdm name="x_7_load"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:94 %x_7_addr_1 = getelementptr i8 %x_7, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_7_addr_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:95 %x_7_load_1 = load i6 %x_7_addr_1

]]></Node>
<StgValue><ssdm name="x_7_load_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:104 %x_8_load = load i6 %x_8_addr

]]></Node>
<StgValue><ssdm name="x_8_load"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:106 %x_8_addr_1 = getelementptr i8 %x_8, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_8_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:107 %x_8_load_1 = load i6 %x_8_addr_1

]]></Node>
<StgValue><ssdm name="x_8_load_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:116 %x_9_load = load i6 %x_9_addr

]]></Node>
<StgValue><ssdm name="x_9_load"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:118 %x_9_addr_1 = getelementptr i8 %x_9, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_9_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:119 %x_9_load_1 = load i6 %x_9_addr_1

]]></Node>
<StgValue><ssdm name="x_9_load_1"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:128 %x_10_load = load i6 %x_10_addr

]]></Node>
<StgValue><ssdm name="x_10_load"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:130 %x_10_addr_1 = getelementptr i8 %x_10, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_10_addr_1"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:131 %x_10_load_1 = load i6 %x_10_addr_1

]]></Node>
<StgValue><ssdm name="x_10_load_1"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:140 %x_11_load = load i6 %x_11_addr

]]></Node>
<StgValue><ssdm name="x_11_load"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:142 %x_11_addr_1 = getelementptr i8 %x_11, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_11_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:143 %x_11_load_1 = load i6 %x_11_addr_1

]]></Node>
<StgValue><ssdm name="x_11_load_1"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:152 %x_12_load = load i6 %x_12_addr

]]></Node>
<StgValue><ssdm name="x_12_load"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:154 %x_12_addr_1 = getelementptr i8 %x_12, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_12_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:155 %x_12_load_1 = load i6 %x_12_addr_1

]]></Node>
<StgValue><ssdm name="x_12_load_1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:164 %x_13_load = load i6 %x_13_addr

]]></Node>
<StgValue><ssdm name="x_13_load"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:166 %x_13_addr_1 = getelementptr i8 %x_13, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_13_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:167 %x_13_load_1 = load i6 %x_13_addr_1

]]></Node>
<StgValue><ssdm name="x_13_load_1"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:176 %x_14_load = load i6 %x_14_addr

]]></Node>
<StgValue><ssdm name="x_14_load"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:178 %x_14_addr_1 = getelementptr i8 %x_14, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_14_addr_1"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:179 %x_14_load_1 = load i6 %x_14_addr_1

]]></Node>
<StgValue><ssdm name="x_14_load_1"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:188 %x_15_load = load i6 %x_15_addr

]]></Node>
<StgValue><ssdm name="x_15_load"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:190 %x_15_addr_1 = getelementptr i8 %x_15, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_15_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:191 %x_15_load_1 = load i6 %x_15_addr_1

]]></Node>
<StgValue><ssdm name="x_15_load_1"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:202 %x_16_addr_1 = getelementptr i8 %x_16, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_16_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:203 %x_16_load_1 = load i6 %x_16_addr_1

]]></Node>
<StgValue><ssdm name="x_16_load_1"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:214 %x_17_addr_1 = getelementptr i8 %x_17, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_17_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:215 %x_17_load_1 = load i6 %x_17_addr_1

]]></Node>
<StgValue><ssdm name="x_17_load_1"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:226 %x_18_addr_1 = getelementptr i8 %x_18, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_18_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:227 %x_18_load_1 = load i6 %x_18_addr_1

]]></Node>
<StgValue><ssdm name="x_18_load_1"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:238 %x_19_addr_1 = getelementptr i8 %x_19, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_19_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:239 %x_19_load_1 = load i6 %x_19_addr_1

]]></Node>
<StgValue><ssdm name="x_19_load_1"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:250 %x_20_addr_1 = getelementptr i8 %x_20, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_20_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:251 %x_20_load_1 = load i6 %x_20_addr_1

]]></Node>
<StgValue><ssdm name="x_20_load_1"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:262 %x_21_addr_1 = getelementptr i8 %x_21, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_21_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:263 %x_21_load_1 = load i6 %x_21_addr_1

]]></Node>
<StgValue><ssdm name="x_21_load_1"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:274 %x_22_addr_1 = getelementptr i8 %x_22, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_22_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:275 %x_22_load_1 = load i6 %x_22_addr_1

]]></Node>
<StgValue><ssdm name="x_22_load_1"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:286 %x_23_addr_1 = getelementptr i8 %x_23, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_23_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:287 %x_23_load_1 = load i6 %x_23_addr_1

]]></Node>
<StgValue><ssdm name="x_23_load_1"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:298 %x_24_addr_1 = getelementptr i8 %x_24, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_24_addr_1"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:299 %x_24_load_1 = load i6 %x_24_addr_1

]]></Node>
<StgValue><ssdm name="x_24_load_1"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:310 %x_25_addr_1 = getelementptr i8 %x_25, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_25_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:311 %x_25_load_1 = load i6 %x_25_addr_1

]]></Node>
<StgValue><ssdm name="x_25_load_1"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:322 %x_26_addr_1 = getelementptr i8 %x_26, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_26_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:323 %x_26_load_1 = load i6 %x_26_addr_1

]]></Node>
<StgValue><ssdm name="x_26_load_1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:334 %x_27_addr_1 = getelementptr i8 %x_27, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_27_addr_1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:335 %x_27_load_1 = load i6 %x_27_addr_1

]]></Node>
<StgValue><ssdm name="x_27_load_1"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:346 %x_28_addr_1 = getelementptr i8 %x_28, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_28_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:347 %x_28_load_1 = load i6 %x_28_addr_1

]]></Node>
<StgValue><ssdm name="x_28_load_1"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:358 %x_29_addr_1 = getelementptr i8 %x_29, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_29_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:359 %x_29_load_1 = load i6 %x_29_addr_1

]]></Node>
<StgValue><ssdm name="x_29_load_1"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:370 %x_30_addr_1 = getelementptr i8 %x_30, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_30_addr_1"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:371 %x_30_load_1 = load i6 %x_30_addr_1

]]></Node>
<StgValue><ssdm name="x_30_load_1"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:382 %x_31_addr_1 = getelementptr i8 %x_31, i64 0, i64 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="x_31_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:383 %x_31_load_1 = load i6 %x_31_addr_1

]]></Node>
<StgValue><ssdm name="x_31_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:7 %zext_ln15_1 = zext i8 %x_0_load

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:11 %x_0_load_1 = load i6 %x_0_addr_1

]]></Node>
<StgValue><ssdm name="x_0_load_1"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:12 %zext_ln15_3 = zext i8 %x_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:13 %sub_ln15 = sub i9 %zext_ln15_1, i9 %zext_ln15_3

]]></Node>
<StgValue><ssdm name="sub_ln15"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:21 %zext_ln15_5 = zext i8 %x_1_load

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:23 %x_1_load_1 = load i6 %x_1_addr_1

]]></Node>
<StgValue><ssdm name="x_1_load_1"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:24 %zext_ln15_6 = zext i8 %x_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:25 %sub_ln15_1 = sub i9 %zext_ln15_5, i9 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="sub_ln15_1"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:26 %sext_ln15_1 = sext i9 %sub_ln15_1

]]></Node>
<StgValue><ssdm name="sext_ln15_1"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:27 %mul_ln15_1 = mul i18 %sext_ln15_1, i18 %sext_ln15_1

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:33 %zext_ln15_8 = zext i8 %x_2_load

]]></Node>
<StgValue><ssdm name="zext_ln15_8"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:35 %x_2_load_1 = load i6 %x_2_addr_1

]]></Node>
<StgValue><ssdm name="x_2_load_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:36 %zext_ln15_9 = zext i8 %x_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_9"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:37 %sub_ln15_2 = sub i9 %zext_ln15_8, i9 %zext_ln15_9

]]></Node>
<StgValue><ssdm name="sub_ln15_2"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:45 %zext_ln15_11 = zext i8 %x_3_load

]]></Node>
<StgValue><ssdm name="zext_ln15_11"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:47 %x_3_load_1 = load i6 %x_3_addr_1

]]></Node>
<StgValue><ssdm name="x_3_load_1"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:48 %zext_ln15_12 = zext i8 %x_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_12"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:49 %sub_ln15_3 = sub i9 %zext_ln15_11, i9 %zext_ln15_12

]]></Node>
<StgValue><ssdm name="sub_ln15_3"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:50 %sext_ln15_3 = sext i9 %sub_ln15_3

]]></Node>
<StgValue><ssdm name="sext_ln15_3"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:51 %mul_ln15_3 = mul i18 %sext_ln15_3, i18 %sext_ln15_3

]]></Node>
<StgValue><ssdm name="mul_ln15_3"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:57 %zext_ln15_14 = zext i8 %x_4_load

]]></Node>
<StgValue><ssdm name="zext_ln15_14"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:59 %x_4_load_1 = load i6 %x_4_addr_1

]]></Node>
<StgValue><ssdm name="x_4_load_1"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:60 %zext_ln15_15 = zext i8 %x_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_15"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:61 %sub_ln15_4 = sub i9 %zext_ln15_14, i9 %zext_ln15_15

]]></Node>
<StgValue><ssdm name="sub_ln15_4"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:69 %zext_ln15_17 = zext i8 %x_5_load

]]></Node>
<StgValue><ssdm name="zext_ln15_17"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:71 %x_5_load_1 = load i6 %x_5_addr_1

]]></Node>
<StgValue><ssdm name="x_5_load_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:72 %zext_ln15_18 = zext i8 %x_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_18"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:73 %sub_ln15_5 = sub i9 %zext_ln15_17, i9 %zext_ln15_18

]]></Node>
<StgValue><ssdm name="sub_ln15_5"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:74 %sext_ln15_5 = sext i9 %sub_ln15_5

]]></Node>
<StgValue><ssdm name="sext_ln15_5"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:75 %mul_ln15_5 = mul i18 %sext_ln15_5, i18 %sext_ln15_5

]]></Node>
<StgValue><ssdm name="mul_ln15_5"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:81 %zext_ln15_20 = zext i8 %x_6_load

]]></Node>
<StgValue><ssdm name="zext_ln15_20"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:83 %x_6_load_1 = load i6 %x_6_addr_1

]]></Node>
<StgValue><ssdm name="x_6_load_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:84 %zext_ln15_21 = zext i8 %x_6_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_21"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:85 %sub_ln15_6 = sub i9 %zext_ln15_20, i9 %zext_ln15_21

]]></Node>
<StgValue><ssdm name="sub_ln15_6"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:93 %zext_ln15_23 = zext i8 %x_7_load

]]></Node>
<StgValue><ssdm name="zext_ln15_23"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:95 %x_7_load_1 = load i6 %x_7_addr_1

]]></Node>
<StgValue><ssdm name="x_7_load_1"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:96 %zext_ln15_24 = zext i8 %x_7_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_24"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:97 %sub_ln15_7 = sub i9 %zext_ln15_23, i9 %zext_ln15_24

]]></Node>
<StgValue><ssdm name="sub_ln15_7"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:98 %sext_ln15_7 = sext i9 %sub_ln15_7

]]></Node>
<StgValue><ssdm name="sext_ln15_7"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:99 %mul_ln15_7 = mul i18 %sext_ln15_7, i18 %sext_ln15_7

]]></Node>
<StgValue><ssdm name="mul_ln15_7"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:105 %zext_ln15_26 = zext i8 %x_8_load

]]></Node>
<StgValue><ssdm name="zext_ln15_26"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:107 %x_8_load_1 = load i6 %x_8_addr_1

]]></Node>
<StgValue><ssdm name="x_8_load_1"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:108 %zext_ln15_27 = zext i8 %x_8_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_27"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:109 %sub_ln15_8 = sub i9 %zext_ln15_26, i9 %zext_ln15_27

]]></Node>
<StgValue><ssdm name="sub_ln15_8"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:117 %zext_ln15_29 = zext i8 %x_9_load

]]></Node>
<StgValue><ssdm name="zext_ln15_29"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:119 %x_9_load_1 = load i6 %x_9_addr_1

]]></Node>
<StgValue><ssdm name="x_9_load_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:120 %zext_ln15_30 = zext i8 %x_9_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_30"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:121 %sub_ln15_9 = sub i9 %zext_ln15_29, i9 %zext_ln15_30

]]></Node>
<StgValue><ssdm name="sub_ln15_9"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:122 %sext_ln15_9 = sext i9 %sub_ln15_9

]]></Node>
<StgValue><ssdm name="sext_ln15_9"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:123 %mul_ln15_9 = mul i18 %sext_ln15_9, i18 %sext_ln15_9

]]></Node>
<StgValue><ssdm name="mul_ln15_9"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:129 %zext_ln15_32 = zext i8 %x_10_load

]]></Node>
<StgValue><ssdm name="zext_ln15_32"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:131 %x_10_load_1 = load i6 %x_10_addr_1

]]></Node>
<StgValue><ssdm name="x_10_load_1"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:132 %zext_ln15_33 = zext i8 %x_10_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_33"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:133 %sub_ln15_10 = sub i9 %zext_ln15_32, i9 %zext_ln15_33

]]></Node>
<StgValue><ssdm name="sub_ln15_10"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:141 %zext_ln15_35 = zext i8 %x_11_load

]]></Node>
<StgValue><ssdm name="zext_ln15_35"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:143 %x_11_load_1 = load i6 %x_11_addr_1

]]></Node>
<StgValue><ssdm name="x_11_load_1"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:144 %zext_ln15_36 = zext i8 %x_11_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_36"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:145 %sub_ln15_11 = sub i9 %zext_ln15_35, i9 %zext_ln15_36

]]></Node>
<StgValue><ssdm name="sub_ln15_11"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:146 %sext_ln15_11 = sext i9 %sub_ln15_11

]]></Node>
<StgValue><ssdm name="sext_ln15_11"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:147 %mul_ln15_11 = mul i18 %sext_ln15_11, i18 %sext_ln15_11

]]></Node>
<StgValue><ssdm name="mul_ln15_11"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:153 %zext_ln15_38 = zext i8 %x_12_load

]]></Node>
<StgValue><ssdm name="zext_ln15_38"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:155 %x_12_load_1 = load i6 %x_12_addr_1

]]></Node>
<StgValue><ssdm name="x_12_load_1"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:156 %zext_ln15_39 = zext i8 %x_12_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_39"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:157 %sub_ln15_12 = sub i9 %zext_ln15_38, i9 %zext_ln15_39

]]></Node>
<StgValue><ssdm name="sub_ln15_12"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:165 %zext_ln15_41 = zext i8 %x_13_load

]]></Node>
<StgValue><ssdm name="zext_ln15_41"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:167 %x_13_load_1 = load i6 %x_13_addr_1

]]></Node>
<StgValue><ssdm name="x_13_load_1"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:168 %zext_ln15_42 = zext i8 %x_13_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_42"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:169 %sub_ln15_13 = sub i9 %zext_ln15_41, i9 %zext_ln15_42

]]></Node>
<StgValue><ssdm name="sub_ln15_13"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:170 %sext_ln15_13 = sext i9 %sub_ln15_13

]]></Node>
<StgValue><ssdm name="sext_ln15_13"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:171 %mul_ln15_13 = mul i18 %sext_ln15_13, i18 %sext_ln15_13

]]></Node>
<StgValue><ssdm name="mul_ln15_13"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:177 %zext_ln15_44 = zext i8 %x_14_load

]]></Node>
<StgValue><ssdm name="zext_ln15_44"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:179 %x_14_load_1 = load i6 %x_14_addr_1

]]></Node>
<StgValue><ssdm name="x_14_load_1"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:180 %zext_ln15_45 = zext i8 %x_14_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_45"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:181 %sub_ln15_14 = sub i9 %zext_ln15_44, i9 %zext_ln15_45

]]></Node>
<StgValue><ssdm name="sub_ln15_14"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:189 %zext_ln15_47 = zext i8 %x_15_load

]]></Node>
<StgValue><ssdm name="zext_ln15_47"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:191 %x_15_load_1 = load i6 %x_15_addr_1

]]></Node>
<StgValue><ssdm name="x_15_load_1"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:192 %zext_ln15_48 = zext i8 %x_15_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_48"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:193 %sub_ln15_15 = sub i9 %zext_ln15_47, i9 %zext_ln15_48

]]></Node>
<StgValue><ssdm name="sub_ln15_15"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:194 %sext_ln15_15 = sext i9 %sub_ln15_15

]]></Node>
<StgValue><ssdm name="sext_ln15_15"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:195 %mul_ln15_15 = mul i18 %sext_ln15_15, i18 %sext_ln15_15

]]></Node>
<StgValue><ssdm name="mul_ln15_15"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:196 %add_ln15_15 = add i11 %i_1, i11 1040

]]></Node>
<StgValue><ssdm name="add_ln15_15"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:197 %lshr_ln15_17 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_15, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_17"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:198 %zext_ln15_49 = zext i6 %lshr_ln15_17

]]></Node>
<StgValue><ssdm name="zext_ln15_49"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:199 %x_16_addr = getelementptr i8 %x_16, i64 0, i64 %zext_ln15_49

]]></Node>
<StgValue><ssdm name="x_16_addr"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:200 %x_16_load = load i6 %x_16_addr

]]></Node>
<StgValue><ssdm name="x_16_load"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:203 %x_16_load_1 = load i6 %x_16_addr_1

]]></Node>
<StgValue><ssdm name="x_16_load_1"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:208 %add_ln15_16 = add i11 %i_1, i11 1041

]]></Node>
<StgValue><ssdm name="add_ln15_16"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:209 %lshr_ln15_18 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_16, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_18"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:210 %zext_ln15_52 = zext i6 %lshr_ln15_18

]]></Node>
<StgValue><ssdm name="zext_ln15_52"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:211 %x_17_addr = getelementptr i8 %x_17, i64 0, i64 %zext_ln15_52

]]></Node>
<StgValue><ssdm name="x_17_addr"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:212 %x_17_load = load i6 %x_17_addr

]]></Node>
<StgValue><ssdm name="x_17_load"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:215 %x_17_load_1 = load i6 %x_17_addr_1

]]></Node>
<StgValue><ssdm name="x_17_load_1"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:220 %add_ln15_17 = add i11 %i_1, i11 1042

]]></Node>
<StgValue><ssdm name="add_ln15_17"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:221 %lshr_ln15_19 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_17, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_19"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:222 %zext_ln15_55 = zext i6 %lshr_ln15_19

]]></Node>
<StgValue><ssdm name="zext_ln15_55"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:223 %x_18_addr = getelementptr i8 %x_18, i64 0, i64 %zext_ln15_55

]]></Node>
<StgValue><ssdm name="x_18_addr"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:224 %x_18_load = load i6 %x_18_addr

]]></Node>
<StgValue><ssdm name="x_18_load"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:227 %x_18_load_1 = load i6 %x_18_addr_1

]]></Node>
<StgValue><ssdm name="x_18_load_1"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:232 %add_ln15_18 = add i11 %i_1, i11 1043

]]></Node>
<StgValue><ssdm name="add_ln15_18"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:233 %lshr_ln15_20 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_18, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_20"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:234 %zext_ln15_58 = zext i6 %lshr_ln15_20

]]></Node>
<StgValue><ssdm name="zext_ln15_58"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:235 %x_19_addr = getelementptr i8 %x_19, i64 0, i64 %zext_ln15_58

]]></Node>
<StgValue><ssdm name="x_19_addr"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:236 %x_19_load = load i6 %x_19_addr

]]></Node>
<StgValue><ssdm name="x_19_load"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:239 %x_19_load_1 = load i6 %x_19_addr_1

]]></Node>
<StgValue><ssdm name="x_19_load_1"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:244 %add_ln15_19 = add i11 %i_1, i11 1044

]]></Node>
<StgValue><ssdm name="add_ln15_19"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:245 %lshr_ln15_21 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_19, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_21"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:246 %zext_ln15_61 = zext i6 %lshr_ln15_21

]]></Node>
<StgValue><ssdm name="zext_ln15_61"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:247 %x_20_addr = getelementptr i8 %x_20, i64 0, i64 %zext_ln15_61

]]></Node>
<StgValue><ssdm name="x_20_addr"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:248 %x_20_load = load i6 %x_20_addr

]]></Node>
<StgValue><ssdm name="x_20_load"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:251 %x_20_load_1 = load i6 %x_20_addr_1

]]></Node>
<StgValue><ssdm name="x_20_load_1"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:256 %add_ln15_20 = add i11 %i_1, i11 1045

]]></Node>
<StgValue><ssdm name="add_ln15_20"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:257 %lshr_ln15_22 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_20, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_22"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:258 %zext_ln15_64 = zext i6 %lshr_ln15_22

]]></Node>
<StgValue><ssdm name="zext_ln15_64"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:259 %x_21_addr = getelementptr i8 %x_21, i64 0, i64 %zext_ln15_64

]]></Node>
<StgValue><ssdm name="x_21_addr"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:260 %x_21_load = load i6 %x_21_addr

]]></Node>
<StgValue><ssdm name="x_21_load"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:263 %x_21_load_1 = load i6 %x_21_addr_1

]]></Node>
<StgValue><ssdm name="x_21_load_1"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:268 %add_ln15_21 = add i11 %i_1, i11 1046

]]></Node>
<StgValue><ssdm name="add_ln15_21"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:269 %lshr_ln15_23 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_21, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_23"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:270 %zext_ln15_67 = zext i6 %lshr_ln15_23

]]></Node>
<StgValue><ssdm name="zext_ln15_67"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:271 %x_22_addr = getelementptr i8 %x_22, i64 0, i64 %zext_ln15_67

]]></Node>
<StgValue><ssdm name="x_22_addr"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:272 %x_22_load = load i6 %x_22_addr

]]></Node>
<StgValue><ssdm name="x_22_load"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:275 %x_22_load_1 = load i6 %x_22_addr_1

]]></Node>
<StgValue><ssdm name="x_22_load_1"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:280 %add_ln15_22 = add i11 %i_1, i11 1047

]]></Node>
<StgValue><ssdm name="add_ln15_22"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:281 %lshr_ln15_24 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_22, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_24"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:282 %zext_ln15_70 = zext i6 %lshr_ln15_24

]]></Node>
<StgValue><ssdm name="zext_ln15_70"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:283 %x_23_addr = getelementptr i8 %x_23, i64 0, i64 %zext_ln15_70

]]></Node>
<StgValue><ssdm name="x_23_addr"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:284 %x_23_load = load i6 %x_23_addr

]]></Node>
<StgValue><ssdm name="x_23_load"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:287 %x_23_load_1 = load i6 %x_23_addr_1

]]></Node>
<StgValue><ssdm name="x_23_load_1"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:292 %add_ln15_23 = add i11 %i_1, i11 1048

]]></Node>
<StgValue><ssdm name="add_ln15_23"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:293 %lshr_ln15_25 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_23, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_25"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:294 %zext_ln15_73 = zext i6 %lshr_ln15_25

]]></Node>
<StgValue><ssdm name="zext_ln15_73"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:295 %x_24_addr = getelementptr i8 %x_24, i64 0, i64 %zext_ln15_73

]]></Node>
<StgValue><ssdm name="x_24_addr"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:296 %x_24_load = load i6 %x_24_addr

]]></Node>
<StgValue><ssdm name="x_24_load"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:299 %x_24_load_1 = load i6 %x_24_addr_1

]]></Node>
<StgValue><ssdm name="x_24_load_1"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:304 %add_ln15_24 = add i11 %i_1, i11 1049

]]></Node>
<StgValue><ssdm name="add_ln15_24"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:305 %lshr_ln15_26 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_24, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_26"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:306 %zext_ln15_76 = zext i6 %lshr_ln15_26

]]></Node>
<StgValue><ssdm name="zext_ln15_76"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:307 %x_25_addr = getelementptr i8 %x_25, i64 0, i64 %zext_ln15_76

]]></Node>
<StgValue><ssdm name="x_25_addr"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:308 %x_25_load = load i6 %x_25_addr

]]></Node>
<StgValue><ssdm name="x_25_load"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:311 %x_25_load_1 = load i6 %x_25_addr_1

]]></Node>
<StgValue><ssdm name="x_25_load_1"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:316 %add_ln15_25 = add i11 %i_1, i11 1050

]]></Node>
<StgValue><ssdm name="add_ln15_25"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:317 %lshr_ln15_27 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_25, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_27"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:318 %zext_ln15_79 = zext i6 %lshr_ln15_27

]]></Node>
<StgValue><ssdm name="zext_ln15_79"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:319 %x_26_addr = getelementptr i8 %x_26, i64 0, i64 %zext_ln15_79

]]></Node>
<StgValue><ssdm name="x_26_addr"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:320 %x_26_load = load i6 %x_26_addr

]]></Node>
<StgValue><ssdm name="x_26_load"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:323 %x_26_load_1 = load i6 %x_26_addr_1

]]></Node>
<StgValue><ssdm name="x_26_load_1"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:328 %add_ln15_26 = add i11 %i_1, i11 1051

]]></Node>
<StgValue><ssdm name="add_ln15_26"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:329 %lshr_ln15_28 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_26, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_28"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:330 %zext_ln15_82 = zext i6 %lshr_ln15_28

]]></Node>
<StgValue><ssdm name="zext_ln15_82"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:331 %x_27_addr = getelementptr i8 %x_27, i64 0, i64 %zext_ln15_82

]]></Node>
<StgValue><ssdm name="x_27_addr"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:332 %x_27_load = load i6 %x_27_addr

]]></Node>
<StgValue><ssdm name="x_27_load"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:335 %x_27_load_1 = load i6 %x_27_addr_1

]]></Node>
<StgValue><ssdm name="x_27_load_1"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:340 %add_ln15_27 = add i11 %i_1, i11 1052

]]></Node>
<StgValue><ssdm name="add_ln15_27"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:341 %lshr_ln15_29 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_27, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_29"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:342 %zext_ln15_85 = zext i6 %lshr_ln15_29

]]></Node>
<StgValue><ssdm name="zext_ln15_85"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:343 %x_28_addr = getelementptr i8 %x_28, i64 0, i64 %zext_ln15_85

]]></Node>
<StgValue><ssdm name="x_28_addr"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:344 %x_28_load = load i6 %x_28_addr

]]></Node>
<StgValue><ssdm name="x_28_load"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:347 %x_28_load_1 = load i6 %x_28_addr_1

]]></Node>
<StgValue><ssdm name="x_28_load_1"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:352 %add_ln15_28 = add i11 %i_1, i11 1053

]]></Node>
<StgValue><ssdm name="add_ln15_28"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:353 %lshr_ln15_30 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_28, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_30"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:354 %zext_ln15_88 = zext i6 %lshr_ln15_30

]]></Node>
<StgValue><ssdm name="zext_ln15_88"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:355 %x_29_addr = getelementptr i8 %x_29, i64 0, i64 %zext_ln15_88

]]></Node>
<StgValue><ssdm name="x_29_addr"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:356 %x_29_load = load i6 %x_29_addr

]]></Node>
<StgValue><ssdm name="x_29_load"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:359 %x_29_load_1 = load i6 %x_29_addr_1

]]></Node>
<StgValue><ssdm name="x_29_load_1"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:364 %add_ln15_29 = add i11 %i_1, i11 1054

]]></Node>
<StgValue><ssdm name="add_ln15_29"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:365 %lshr_ln15_31 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_29, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_31"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:366 %zext_ln15_91 = zext i6 %lshr_ln15_31

]]></Node>
<StgValue><ssdm name="zext_ln15_91"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:367 %x_30_addr = getelementptr i8 %x_30, i64 0, i64 %zext_ln15_91

]]></Node>
<StgValue><ssdm name="x_30_addr"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:368 %x_30_load = load i6 %x_30_addr

]]></Node>
<StgValue><ssdm name="x_30_load"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:371 %x_30_load_1 = load i6 %x_30_addr_1

]]></Node>
<StgValue><ssdm name="x_30_load_1"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx1.case.0.split:376 %add_ln15_30 = add i11 %i_1, i11 1055

]]></Node>
<StgValue><ssdm name="add_ln15_30"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx1.case.0.split:377 %lshr_ln15_32 = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %add_ln15_30, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="lshr_ln15_32"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:378 %zext_ln15_94 = zext i6 %lshr_ln15_32

]]></Node>
<StgValue><ssdm name="zext_ln15_94"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.case.0.split:379 %x_31_addr = getelementptr i8 %x_31, i64 0, i64 %zext_ln15_94

]]></Node>
<StgValue><ssdm name="x_31_addr"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:380 %x_31_load = load i6 %x_31_addr

]]></Node>
<StgValue><ssdm name="x_31_load"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:383 %x_31_load_1 = load i6 %x_31_addr_1

]]></Node>
<StgValue><ssdm name="x_31_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:14 %sext_ln15 = sext i9 %sub_ln15

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:15 %mul_ln15 = mul i18 %sext_ln15, i18 %sext_ln15

]]></Node>
<StgValue><ssdm name="mul_ln15"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:27 %mul_ln15_1 = mul i18 %sext_ln15_1, i18 %sext_ln15_1

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:38 %sext_ln15_2 = sext i9 %sub_ln15_2

]]></Node>
<StgValue><ssdm name="sext_ln15_2"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:39 %mul_ln15_2 = mul i18 %sext_ln15_2, i18 %sext_ln15_2

]]></Node>
<StgValue><ssdm name="mul_ln15_2"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:51 %mul_ln15_3 = mul i18 %sext_ln15_3, i18 %sext_ln15_3

]]></Node>
<StgValue><ssdm name="mul_ln15_3"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:62 %sext_ln15_4 = sext i9 %sub_ln15_4

]]></Node>
<StgValue><ssdm name="sext_ln15_4"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:63 %mul_ln15_4 = mul i18 %sext_ln15_4, i18 %sext_ln15_4

]]></Node>
<StgValue><ssdm name="mul_ln15_4"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:75 %mul_ln15_5 = mul i18 %sext_ln15_5, i18 %sext_ln15_5

]]></Node>
<StgValue><ssdm name="mul_ln15_5"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:86 %sext_ln15_6 = sext i9 %sub_ln15_6

]]></Node>
<StgValue><ssdm name="sext_ln15_6"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:87 %mul_ln15_6 = mul i18 %sext_ln15_6, i18 %sext_ln15_6

]]></Node>
<StgValue><ssdm name="mul_ln15_6"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:99 %mul_ln15_7 = mul i18 %sext_ln15_7, i18 %sext_ln15_7

]]></Node>
<StgValue><ssdm name="mul_ln15_7"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:110 %sext_ln15_8 = sext i9 %sub_ln15_8

]]></Node>
<StgValue><ssdm name="sext_ln15_8"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:111 %mul_ln15_8 = mul i18 %sext_ln15_8, i18 %sext_ln15_8

]]></Node>
<StgValue><ssdm name="mul_ln15_8"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:123 %mul_ln15_9 = mul i18 %sext_ln15_9, i18 %sext_ln15_9

]]></Node>
<StgValue><ssdm name="mul_ln15_9"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:134 %sext_ln15_10 = sext i9 %sub_ln15_10

]]></Node>
<StgValue><ssdm name="sext_ln15_10"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:135 %mul_ln15_10 = mul i18 %sext_ln15_10, i18 %sext_ln15_10

]]></Node>
<StgValue><ssdm name="mul_ln15_10"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:147 %mul_ln15_11 = mul i18 %sext_ln15_11, i18 %sext_ln15_11

]]></Node>
<StgValue><ssdm name="mul_ln15_11"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:158 %sext_ln15_12 = sext i9 %sub_ln15_12

]]></Node>
<StgValue><ssdm name="sext_ln15_12"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:159 %mul_ln15_12 = mul i18 %sext_ln15_12, i18 %sext_ln15_12

]]></Node>
<StgValue><ssdm name="mul_ln15_12"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:171 %mul_ln15_13 = mul i18 %sext_ln15_13, i18 %sext_ln15_13

]]></Node>
<StgValue><ssdm name="mul_ln15_13"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:182 %sext_ln15_14 = sext i9 %sub_ln15_14

]]></Node>
<StgValue><ssdm name="sext_ln15_14"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:183 %mul_ln15_14 = mul i18 %sext_ln15_14, i18 %sext_ln15_14

]]></Node>
<StgValue><ssdm name="mul_ln15_14"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:195 %mul_ln15_15 = mul i18 %sext_ln15_15, i18 %sext_ln15_15

]]></Node>
<StgValue><ssdm name="mul_ln15_15"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:200 %x_16_load = load i6 %x_16_addr

]]></Node>
<StgValue><ssdm name="x_16_load"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:201 %zext_ln15_50 = zext i8 %x_16_load

]]></Node>
<StgValue><ssdm name="zext_ln15_50"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:204 %zext_ln15_51 = zext i8 %x_16_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_51"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:205 %sub_ln15_16 = sub i9 %zext_ln15_50, i9 %zext_ln15_51

]]></Node>
<StgValue><ssdm name="sub_ln15_16"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:212 %x_17_load = load i6 %x_17_addr

]]></Node>
<StgValue><ssdm name="x_17_load"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:213 %zext_ln15_53 = zext i8 %x_17_load

]]></Node>
<StgValue><ssdm name="zext_ln15_53"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:216 %zext_ln15_54 = zext i8 %x_17_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_54"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:217 %sub_ln15_17 = sub i9 %zext_ln15_53, i9 %zext_ln15_54

]]></Node>
<StgValue><ssdm name="sub_ln15_17"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:218 %sext_ln15_17 = sext i9 %sub_ln15_17

]]></Node>
<StgValue><ssdm name="sext_ln15_17"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:219 %mul_ln15_17 = mul i18 %sext_ln15_17, i18 %sext_ln15_17

]]></Node>
<StgValue><ssdm name="mul_ln15_17"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:224 %x_18_load = load i6 %x_18_addr

]]></Node>
<StgValue><ssdm name="x_18_load"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:225 %zext_ln15_56 = zext i8 %x_18_load

]]></Node>
<StgValue><ssdm name="zext_ln15_56"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:228 %zext_ln15_57 = zext i8 %x_18_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_57"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:229 %sub_ln15_18 = sub i9 %zext_ln15_56, i9 %zext_ln15_57

]]></Node>
<StgValue><ssdm name="sub_ln15_18"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:236 %x_19_load = load i6 %x_19_addr

]]></Node>
<StgValue><ssdm name="x_19_load"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:237 %zext_ln15_59 = zext i8 %x_19_load

]]></Node>
<StgValue><ssdm name="zext_ln15_59"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:240 %zext_ln15_60 = zext i8 %x_19_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_60"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:241 %sub_ln15_19 = sub i9 %zext_ln15_59, i9 %zext_ln15_60

]]></Node>
<StgValue><ssdm name="sub_ln15_19"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:242 %sext_ln15_19 = sext i9 %sub_ln15_19

]]></Node>
<StgValue><ssdm name="sext_ln15_19"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:243 %mul_ln15_19 = mul i18 %sext_ln15_19, i18 %sext_ln15_19

]]></Node>
<StgValue><ssdm name="mul_ln15_19"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:248 %x_20_load = load i6 %x_20_addr

]]></Node>
<StgValue><ssdm name="x_20_load"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:249 %zext_ln15_62 = zext i8 %x_20_load

]]></Node>
<StgValue><ssdm name="zext_ln15_62"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:252 %zext_ln15_63 = zext i8 %x_20_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_63"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:253 %sub_ln15_20 = sub i9 %zext_ln15_62, i9 %zext_ln15_63

]]></Node>
<StgValue><ssdm name="sub_ln15_20"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:260 %x_21_load = load i6 %x_21_addr

]]></Node>
<StgValue><ssdm name="x_21_load"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:261 %zext_ln15_65 = zext i8 %x_21_load

]]></Node>
<StgValue><ssdm name="zext_ln15_65"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:264 %zext_ln15_66 = zext i8 %x_21_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_66"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:265 %sub_ln15_21 = sub i9 %zext_ln15_65, i9 %zext_ln15_66

]]></Node>
<StgValue><ssdm name="sub_ln15_21"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:266 %sext_ln15_21 = sext i9 %sub_ln15_21

]]></Node>
<StgValue><ssdm name="sext_ln15_21"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:267 %mul_ln15_21 = mul i18 %sext_ln15_21, i18 %sext_ln15_21

]]></Node>
<StgValue><ssdm name="mul_ln15_21"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:272 %x_22_load = load i6 %x_22_addr

]]></Node>
<StgValue><ssdm name="x_22_load"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:273 %zext_ln15_68 = zext i8 %x_22_load

]]></Node>
<StgValue><ssdm name="zext_ln15_68"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:276 %zext_ln15_69 = zext i8 %x_22_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_69"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:277 %sub_ln15_22 = sub i9 %zext_ln15_68, i9 %zext_ln15_69

]]></Node>
<StgValue><ssdm name="sub_ln15_22"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:284 %x_23_load = load i6 %x_23_addr

]]></Node>
<StgValue><ssdm name="x_23_load"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:285 %zext_ln15_71 = zext i8 %x_23_load

]]></Node>
<StgValue><ssdm name="zext_ln15_71"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:288 %zext_ln15_72 = zext i8 %x_23_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_72"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:289 %sub_ln15_23 = sub i9 %zext_ln15_71, i9 %zext_ln15_72

]]></Node>
<StgValue><ssdm name="sub_ln15_23"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:290 %sext_ln15_23 = sext i9 %sub_ln15_23

]]></Node>
<StgValue><ssdm name="sext_ln15_23"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:291 %mul_ln15_23 = mul i18 %sext_ln15_23, i18 %sext_ln15_23

]]></Node>
<StgValue><ssdm name="mul_ln15_23"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:296 %x_24_load = load i6 %x_24_addr

]]></Node>
<StgValue><ssdm name="x_24_load"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:297 %zext_ln15_74 = zext i8 %x_24_load

]]></Node>
<StgValue><ssdm name="zext_ln15_74"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:300 %zext_ln15_75 = zext i8 %x_24_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_75"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:301 %sub_ln15_24 = sub i9 %zext_ln15_74, i9 %zext_ln15_75

]]></Node>
<StgValue><ssdm name="sub_ln15_24"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:308 %x_25_load = load i6 %x_25_addr

]]></Node>
<StgValue><ssdm name="x_25_load"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:309 %zext_ln15_77 = zext i8 %x_25_load

]]></Node>
<StgValue><ssdm name="zext_ln15_77"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:312 %zext_ln15_78 = zext i8 %x_25_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_78"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:313 %sub_ln15_25 = sub i9 %zext_ln15_77, i9 %zext_ln15_78

]]></Node>
<StgValue><ssdm name="sub_ln15_25"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:314 %sext_ln15_25 = sext i9 %sub_ln15_25

]]></Node>
<StgValue><ssdm name="sext_ln15_25"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:315 %mul_ln15_25 = mul i18 %sext_ln15_25, i18 %sext_ln15_25

]]></Node>
<StgValue><ssdm name="mul_ln15_25"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:320 %x_26_load = load i6 %x_26_addr

]]></Node>
<StgValue><ssdm name="x_26_load"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:321 %zext_ln15_80 = zext i8 %x_26_load

]]></Node>
<StgValue><ssdm name="zext_ln15_80"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:324 %zext_ln15_81 = zext i8 %x_26_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_81"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:325 %sub_ln15_26 = sub i9 %zext_ln15_80, i9 %zext_ln15_81

]]></Node>
<StgValue><ssdm name="sub_ln15_26"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:332 %x_27_load = load i6 %x_27_addr

]]></Node>
<StgValue><ssdm name="x_27_load"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:333 %zext_ln15_83 = zext i8 %x_27_load

]]></Node>
<StgValue><ssdm name="zext_ln15_83"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:336 %zext_ln15_84 = zext i8 %x_27_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_84"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:337 %sub_ln15_27 = sub i9 %zext_ln15_83, i9 %zext_ln15_84

]]></Node>
<StgValue><ssdm name="sub_ln15_27"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:338 %sext_ln15_27 = sext i9 %sub_ln15_27

]]></Node>
<StgValue><ssdm name="sext_ln15_27"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:339 %mul_ln15_27 = mul i18 %sext_ln15_27, i18 %sext_ln15_27

]]></Node>
<StgValue><ssdm name="mul_ln15_27"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:344 %x_28_load = load i6 %x_28_addr

]]></Node>
<StgValue><ssdm name="x_28_load"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:345 %zext_ln15_86 = zext i8 %x_28_load

]]></Node>
<StgValue><ssdm name="zext_ln15_86"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:348 %zext_ln15_87 = zext i8 %x_28_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_87"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:349 %sub_ln15_28 = sub i9 %zext_ln15_86, i9 %zext_ln15_87

]]></Node>
<StgValue><ssdm name="sub_ln15_28"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:356 %x_29_load = load i6 %x_29_addr

]]></Node>
<StgValue><ssdm name="x_29_load"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:357 %zext_ln15_89 = zext i8 %x_29_load

]]></Node>
<StgValue><ssdm name="zext_ln15_89"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:360 %zext_ln15_90 = zext i8 %x_29_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_90"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:361 %sub_ln15_29 = sub i9 %zext_ln15_89, i9 %zext_ln15_90

]]></Node>
<StgValue><ssdm name="sub_ln15_29"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:362 %sext_ln15_29 = sext i9 %sub_ln15_29

]]></Node>
<StgValue><ssdm name="sext_ln15_29"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:363 %mul_ln15_29 = mul i18 %sext_ln15_29, i18 %sext_ln15_29

]]></Node>
<StgValue><ssdm name="mul_ln15_29"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:368 %x_30_load = load i6 %x_30_addr

]]></Node>
<StgValue><ssdm name="x_30_load"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:369 %zext_ln15_92 = zext i8 %x_30_load

]]></Node>
<StgValue><ssdm name="zext_ln15_92"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:372 %zext_ln15_93 = zext i8 %x_30_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_93"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:373 %sub_ln15_30 = sub i9 %zext_ln15_92, i9 %zext_ln15_93

]]></Node>
<StgValue><ssdm name="sub_ln15_30"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="6">
<![CDATA[
arrayidx1.case.0.split:380 %x_31_load = load i6 %x_31_addr

]]></Node>
<StgValue><ssdm name="x_31_load"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:381 %zext_ln15_95 = zext i8 %x_31_load

]]></Node>
<StgValue><ssdm name="zext_ln15_95"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8">
<![CDATA[
arrayidx1.case.0.split:384 %zext_ln15_96 = zext i8 %x_31_load_1

]]></Node>
<StgValue><ssdm name="zext_ln15_96"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx1.case.0.split:385 %sub_ln15_31 = sub i9 %zext_ln15_95, i9 %zext_ln15_96

]]></Node>
<StgValue><ssdm name="sub_ln15_31"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:386 %sext_ln15_31 = sext i9 %sub_ln15_31

]]></Node>
<StgValue><ssdm name="sext_ln15_31"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:387 %mul_ln15_31 = mul i18 %sext_ln15_31, i18 %sext_ln15_31

]]></Node>
<StgValue><ssdm name="mul_ln15_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="607" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:27 %mul_ln15_1 = mul i18 %sext_ln15_1, i18 %sext_ln15_1

]]></Node>
<StgValue><ssdm name="mul_ln15_1"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:51 %mul_ln15_3 = mul i18 %sext_ln15_3, i18 %sext_ln15_3

]]></Node>
<StgValue><ssdm name="mul_ln15_3"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:75 %mul_ln15_5 = mul i18 %sext_ln15_5, i18 %sext_ln15_5

]]></Node>
<StgValue><ssdm name="mul_ln15_5"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:99 %mul_ln15_7 = mul i18 %sext_ln15_7, i18 %sext_ln15_7

]]></Node>
<StgValue><ssdm name="mul_ln15_7"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:123 %mul_ln15_9 = mul i18 %sext_ln15_9, i18 %sext_ln15_9

]]></Node>
<StgValue><ssdm name="mul_ln15_9"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:147 %mul_ln15_11 = mul i18 %sext_ln15_11, i18 %sext_ln15_11

]]></Node>
<StgValue><ssdm name="mul_ln15_11"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:171 %mul_ln15_13 = mul i18 %sext_ln15_13, i18 %sext_ln15_13

]]></Node>
<StgValue><ssdm name="mul_ln15_13"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:195 %mul_ln15_15 = mul i18 %sext_ln15_15, i18 %sext_ln15_15

]]></Node>
<StgValue><ssdm name="mul_ln15_15"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:206 %sext_ln15_16 = sext i9 %sub_ln15_16

]]></Node>
<StgValue><ssdm name="sext_ln15_16"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:207 %mul_ln15_16 = mul i18 %sext_ln15_16, i18 %sext_ln15_16

]]></Node>
<StgValue><ssdm name="mul_ln15_16"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:219 %mul_ln15_17 = mul i18 %sext_ln15_17, i18 %sext_ln15_17

]]></Node>
<StgValue><ssdm name="mul_ln15_17"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:230 %sext_ln15_18 = sext i9 %sub_ln15_18

]]></Node>
<StgValue><ssdm name="sext_ln15_18"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:231 %mul_ln15_18 = mul i18 %sext_ln15_18, i18 %sext_ln15_18

]]></Node>
<StgValue><ssdm name="mul_ln15_18"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:243 %mul_ln15_19 = mul i18 %sext_ln15_19, i18 %sext_ln15_19

]]></Node>
<StgValue><ssdm name="mul_ln15_19"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:254 %sext_ln15_20 = sext i9 %sub_ln15_20

]]></Node>
<StgValue><ssdm name="sext_ln15_20"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:255 %mul_ln15_20 = mul i18 %sext_ln15_20, i18 %sext_ln15_20

]]></Node>
<StgValue><ssdm name="mul_ln15_20"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:267 %mul_ln15_21 = mul i18 %sext_ln15_21, i18 %sext_ln15_21

]]></Node>
<StgValue><ssdm name="mul_ln15_21"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:278 %sext_ln15_22 = sext i9 %sub_ln15_22

]]></Node>
<StgValue><ssdm name="sext_ln15_22"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:279 %mul_ln15_22 = mul i18 %sext_ln15_22, i18 %sext_ln15_22

]]></Node>
<StgValue><ssdm name="mul_ln15_22"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:291 %mul_ln15_23 = mul i18 %sext_ln15_23, i18 %sext_ln15_23

]]></Node>
<StgValue><ssdm name="mul_ln15_23"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:302 %sext_ln15_24 = sext i9 %sub_ln15_24

]]></Node>
<StgValue><ssdm name="sext_ln15_24"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:303 %mul_ln15_24 = mul i18 %sext_ln15_24, i18 %sext_ln15_24

]]></Node>
<StgValue><ssdm name="mul_ln15_24"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:315 %mul_ln15_25 = mul i18 %sext_ln15_25, i18 %sext_ln15_25

]]></Node>
<StgValue><ssdm name="mul_ln15_25"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:326 %sext_ln15_26 = sext i9 %sub_ln15_26

]]></Node>
<StgValue><ssdm name="sext_ln15_26"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:327 %mul_ln15_26 = mul i18 %sext_ln15_26, i18 %sext_ln15_26

]]></Node>
<StgValue><ssdm name="mul_ln15_26"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:339 %mul_ln15_27 = mul i18 %sext_ln15_27, i18 %sext_ln15_27

]]></Node>
<StgValue><ssdm name="mul_ln15_27"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:350 %sext_ln15_28 = sext i9 %sub_ln15_28

]]></Node>
<StgValue><ssdm name="sext_ln15_28"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:351 %mul_ln15_28 = mul i18 %sext_ln15_28, i18 %sext_ln15_28

]]></Node>
<StgValue><ssdm name="mul_ln15_28"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:363 %mul_ln15_29 = mul i18 %sext_ln15_29, i18 %sext_ln15_29

]]></Node>
<StgValue><ssdm name="mul_ln15_29"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="18" op_0_bw="9">
<![CDATA[
arrayidx1.case.0.split:374 %sext_ln15_30 = sext i9 %sub_ln15_30

]]></Node>
<StgValue><ssdm name="sext_ln15_30"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:375 %mul_ln15_30 = mul i18 %sext_ln15_30, i18 %sext_ln15_30

]]></Node>
<StgValue><ssdm name="mul_ln15_30"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:387 %mul_ln15_31 = mul i18 %sext_ln15_31, i18 %sext_ln15_31

]]></Node>
<StgValue><ssdm name="mul_ln15_31"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:388 %add_ln15_31 = add i18 %mul_ln15, i18 %mul_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_31"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:390 %add_ln15_32 = add i18 %mul_ln15_2, i18 %mul_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_32"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:394 %add_ln15_34 = add i18 %mul_ln15_4, i18 %mul_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln15_34"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:396 %add_ln15_35 = add i18 %mul_ln15_6, i18 %mul_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_35"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:402 %add_ln15_38 = add i18 %mul_ln15_8, i18 %mul_ln15_9

]]></Node>
<StgValue><ssdm name="add_ln15_38"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:404 %add_ln15_39 = add i18 %mul_ln15_10, i18 %mul_ln15_11

]]></Node>
<StgValue><ssdm name="add_ln15_39"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:408 %add_ln15_41 = add i18 %mul_ln15_12, i18 %mul_ln15_13

]]></Node>
<StgValue><ssdm name="add_ln15_41"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:410 %add_ln15_42 = add i18 %mul_ln15_14, i18 %mul_ln15_15

]]></Node>
<StgValue><ssdm name="add_ln15_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="647" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:219 %mul_ln15_17 = mul i18 %sext_ln15_17, i18 %sext_ln15_17

]]></Node>
<StgValue><ssdm name="mul_ln15_17"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:243 %mul_ln15_19 = mul i18 %sext_ln15_19, i18 %sext_ln15_19

]]></Node>
<StgValue><ssdm name="mul_ln15_19"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:267 %mul_ln15_21 = mul i18 %sext_ln15_21, i18 %sext_ln15_21

]]></Node>
<StgValue><ssdm name="mul_ln15_21"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:291 %mul_ln15_23 = mul i18 %sext_ln15_23, i18 %sext_ln15_23

]]></Node>
<StgValue><ssdm name="mul_ln15_23"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:315 %mul_ln15_25 = mul i18 %sext_ln15_25, i18 %sext_ln15_25

]]></Node>
<StgValue><ssdm name="mul_ln15_25"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:339 %mul_ln15_27 = mul i18 %sext_ln15_27, i18 %sext_ln15_27

]]></Node>
<StgValue><ssdm name="mul_ln15_27"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:363 %mul_ln15_29 = mul i18 %sext_ln15_29, i18 %sext_ln15_29

]]></Node>
<StgValue><ssdm name="mul_ln15_29"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:387 %mul_ln15_31 = mul i18 %sext_ln15_31, i18 %sext_ln15_31

]]></Node>
<StgValue><ssdm name="mul_ln15_31"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:388 %add_ln15_31 = add i18 %mul_ln15, i18 %mul_ln15_1

]]></Node>
<StgValue><ssdm name="add_ln15_31"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:389 %sext_ln15_32 = sext i18 %add_ln15_31

]]></Node>
<StgValue><ssdm name="sext_ln15_32"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:390 %add_ln15_32 = add i18 %mul_ln15_2, i18 %mul_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_32"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:391 %sext_ln15_33 = sext i18 %add_ln15_32

]]></Node>
<StgValue><ssdm name="sext_ln15_33"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:392 %add_ln15_33 = add i19 %sext_ln15_33, i19 %sext_ln15_32

]]></Node>
<StgValue><ssdm name="add_ln15_33"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:393 %sext_ln15_34 = sext i19 %add_ln15_33

]]></Node>
<StgValue><ssdm name="sext_ln15_34"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:394 %add_ln15_34 = add i18 %mul_ln15_4, i18 %mul_ln15_5

]]></Node>
<StgValue><ssdm name="add_ln15_34"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:395 %sext_ln15_35 = sext i18 %add_ln15_34

]]></Node>
<StgValue><ssdm name="sext_ln15_35"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:396 %add_ln15_35 = add i18 %mul_ln15_6, i18 %mul_ln15_7

]]></Node>
<StgValue><ssdm name="add_ln15_35"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:397 %sext_ln15_36 = sext i18 %add_ln15_35

]]></Node>
<StgValue><ssdm name="sext_ln15_36"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:398 %add_ln15_36 = add i19 %sext_ln15_36, i19 %sext_ln15_35

]]></Node>
<StgValue><ssdm name="add_ln15_36"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:399 %sext_ln15_37 = sext i19 %add_ln15_36

]]></Node>
<StgValue><ssdm name="sext_ln15_37"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
arrayidx1.case.0.split:400 %add_ln15_37 = add i20 %sext_ln15_37, i20 %sext_ln15_34

]]></Node>
<StgValue><ssdm name="add_ln15_37"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:402 %add_ln15_38 = add i18 %mul_ln15_8, i18 %mul_ln15_9

]]></Node>
<StgValue><ssdm name="add_ln15_38"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:403 %sext_ln15_39 = sext i18 %add_ln15_38

]]></Node>
<StgValue><ssdm name="sext_ln15_39"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:404 %add_ln15_39 = add i18 %mul_ln15_10, i18 %mul_ln15_11

]]></Node>
<StgValue><ssdm name="add_ln15_39"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:405 %sext_ln15_40 = sext i18 %add_ln15_39

]]></Node>
<StgValue><ssdm name="sext_ln15_40"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:406 %add_ln15_40 = add i19 %sext_ln15_40, i19 %sext_ln15_39

]]></Node>
<StgValue><ssdm name="add_ln15_40"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:407 %sext_ln15_41 = sext i19 %add_ln15_40

]]></Node>
<StgValue><ssdm name="sext_ln15_41"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:408 %add_ln15_41 = add i18 %mul_ln15_12, i18 %mul_ln15_13

]]></Node>
<StgValue><ssdm name="add_ln15_41"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:409 %sext_ln15_42 = sext i18 %add_ln15_41

]]></Node>
<StgValue><ssdm name="sext_ln15_42"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:410 %add_ln15_42 = add i18 %mul_ln15_14, i18 %mul_ln15_15

]]></Node>
<StgValue><ssdm name="add_ln15_42"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:411 %sext_ln15_43 = sext i18 %add_ln15_42

]]></Node>
<StgValue><ssdm name="sext_ln15_43"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:412 %add_ln15_43 = add i19 %sext_ln15_43, i19 %sext_ln15_42

]]></Node>
<StgValue><ssdm name="add_ln15_43"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:413 %sext_ln15_44 = sext i19 %add_ln15_43

]]></Node>
<StgValue><ssdm name="sext_ln15_44"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
arrayidx1.case.0.split:414 %add_ln15_44 = add i20 %sext_ln15_44, i20 %sext_ln15_41

]]></Node>
<StgValue><ssdm name="add_ln15_44"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:418 %add_ln15_46 = add i18 %mul_ln15_16, i18 %mul_ln15_17

]]></Node>
<StgValue><ssdm name="add_ln15_46"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:420 %add_ln15_47 = add i18 %mul_ln15_18, i18 %mul_ln15_19

]]></Node>
<StgValue><ssdm name="add_ln15_47"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:424 %add_ln15_49 = add i18 %mul_ln15_20, i18 %mul_ln15_21

]]></Node>
<StgValue><ssdm name="add_ln15_49"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:426 %add_ln15_50 = add i18 %mul_ln15_22, i18 %mul_ln15_23

]]></Node>
<StgValue><ssdm name="add_ln15_50"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:432 %add_ln15_53 = add i18 %mul_ln15_24, i18 %mul_ln15_25

]]></Node>
<StgValue><ssdm name="add_ln15_53"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:434 %add_ln15_54 = add i18 %mul_ln15_26, i18 %mul_ln15_27

]]></Node>
<StgValue><ssdm name="add_ln15_54"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:438 %add_ln15_56 = add i18 %mul_ln15_28, i18 %mul_ln15_29

]]></Node>
<StgValue><ssdm name="add_ln15_56"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:440 %add_ln15_57 = add i18 %mul_ln15_30, i18 %mul_ln15_31

]]></Node>
<StgValue><ssdm name="add_ln15_57"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="21" op_0_bw="20">
<![CDATA[
arrayidx1.case.0.split:401 %sext_ln15_38 = sext i20 %add_ln15_37

]]></Node>
<StgValue><ssdm name="sext_ln15_38"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="21" op_0_bw="20">
<![CDATA[
arrayidx1.case.0.split:415 %sext_ln15_45 = sext i20 %add_ln15_44

]]></Node>
<StgValue><ssdm name="sext_ln15_45"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
arrayidx1.case.0.split:416 %add_ln15_45 = add i21 %sext_ln15_45, i21 %sext_ln15_38

]]></Node>
<StgValue><ssdm name="add_ln15_45"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:418 %add_ln15_46 = add i18 %mul_ln15_16, i18 %mul_ln15_17

]]></Node>
<StgValue><ssdm name="add_ln15_46"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:419 %sext_ln15_47 = sext i18 %add_ln15_46

]]></Node>
<StgValue><ssdm name="sext_ln15_47"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:420 %add_ln15_47 = add i18 %mul_ln15_18, i18 %mul_ln15_19

]]></Node>
<StgValue><ssdm name="add_ln15_47"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:421 %sext_ln15_48 = sext i18 %add_ln15_47

]]></Node>
<StgValue><ssdm name="sext_ln15_48"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:422 %add_ln15_48 = add i19 %sext_ln15_48, i19 %sext_ln15_47

]]></Node>
<StgValue><ssdm name="add_ln15_48"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:423 %sext_ln15_49 = sext i19 %add_ln15_48

]]></Node>
<StgValue><ssdm name="sext_ln15_49"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:424 %add_ln15_49 = add i18 %mul_ln15_20, i18 %mul_ln15_21

]]></Node>
<StgValue><ssdm name="add_ln15_49"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:425 %sext_ln15_50 = sext i18 %add_ln15_49

]]></Node>
<StgValue><ssdm name="sext_ln15_50"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:426 %add_ln15_50 = add i18 %mul_ln15_22, i18 %mul_ln15_23

]]></Node>
<StgValue><ssdm name="add_ln15_50"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:427 %sext_ln15_51 = sext i18 %add_ln15_50

]]></Node>
<StgValue><ssdm name="sext_ln15_51"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:428 %add_ln15_51 = add i19 %sext_ln15_51, i19 %sext_ln15_50

]]></Node>
<StgValue><ssdm name="add_ln15_51"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:429 %sext_ln15_52 = sext i19 %add_ln15_51

]]></Node>
<StgValue><ssdm name="sext_ln15_52"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
arrayidx1.case.0.split:430 %add_ln15_52 = add i20 %sext_ln15_52, i20 %sext_ln15_49

]]></Node>
<StgValue><ssdm name="add_ln15_52"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:432 %add_ln15_53 = add i18 %mul_ln15_24, i18 %mul_ln15_25

]]></Node>
<StgValue><ssdm name="add_ln15_53"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:433 %sext_ln15_54 = sext i18 %add_ln15_53

]]></Node>
<StgValue><ssdm name="sext_ln15_54"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:434 %add_ln15_54 = add i18 %mul_ln15_26, i18 %mul_ln15_27

]]></Node>
<StgValue><ssdm name="add_ln15_54"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:435 %sext_ln15_55 = sext i18 %add_ln15_54

]]></Node>
<StgValue><ssdm name="sext_ln15_55"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:436 %add_ln15_55 = add i19 %sext_ln15_55, i19 %sext_ln15_54

]]></Node>
<StgValue><ssdm name="add_ln15_55"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:437 %sext_ln15_56 = sext i19 %add_ln15_55

]]></Node>
<StgValue><ssdm name="sext_ln15_56"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:438 %add_ln15_56 = add i18 %mul_ln15_28, i18 %mul_ln15_29

]]></Node>
<StgValue><ssdm name="add_ln15_56"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:439 %sext_ln15_57 = sext i18 %add_ln15_56

]]></Node>
<StgValue><ssdm name="sext_ln15_57"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx1.case.0.split:440 %add_ln15_57 = add i18 %mul_ln15_30, i18 %mul_ln15_31

]]></Node>
<StgValue><ssdm name="add_ln15_57"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="19" op_0_bw="18">
<![CDATA[
arrayidx1.case.0.split:441 %sext_ln15_58 = sext i18 %add_ln15_57

]]></Node>
<StgValue><ssdm name="sext_ln15_58"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx1.case.0.split:442 %add_ln15_58 = add i19 %sext_ln15_58, i19 %sext_ln15_57

]]></Node>
<StgValue><ssdm name="add_ln15_58"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="20" op_0_bw="19">
<![CDATA[
arrayidx1.case.0.split:443 %sext_ln15_59 = sext i19 %add_ln15_58

]]></Node>
<StgValue><ssdm name="sext_ln15_59"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
arrayidx1.case.0.split:444 %add_ln15_59 = add i20 %sext_ln15_59, i20 %sext_ln15_56

]]></Node>
<StgValue><ssdm name="add_ln15_59"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="22" op_0_bw="21">
<![CDATA[
arrayidx1.case.0.split:417 %sext_ln15_46 = sext i21 %add_ln15_45

]]></Node>
<StgValue><ssdm name="sext_ln15_46"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="21" op_0_bw="20">
<![CDATA[
arrayidx1.case.0.split:431 %sext_ln15_53 = sext i20 %add_ln15_52

]]></Node>
<StgValue><ssdm name="sext_ln15_53"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="21" op_0_bw="20">
<![CDATA[
arrayidx1.case.0.split:445 %sext_ln15_60 = sext i20 %add_ln15_59

]]></Node>
<StgValue><ssdm name="sext_ln15_60"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
arrayidx1.case.0.split:446 %add_ln15_60 = add i21 %sext_ln15_60, i21 %sext_ln15_53

]]></Node>
<StgValue><ssdm name="add_ln15_60"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="22" op_0_bw="21">
<![CDATA[
arrayidx1.case.0.split:447 %sext_ln15_61 = sext i21 %add_ln15_60

]]></Node>
<StgValue><ssdm name="sext_ln15_61"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
arrayidx1.case.0.split:448 %add_ln15_61 = add i22 %sext_ln15_61, i22 %sext_ln15_46

]]></Node>
<StgValue><ssdm name="add_ln15_61"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="724" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.split:0 %res_load = load i27 %res

]]></Node>
<StgValue><ssdm name="res_load"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.split:1 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="27" op_0_bw="22">
<![CDATA[
arrayidx1.case.0.split:449 %sext_ln15_62 = sext i22 %add_ln15_61

]]></Node>
<StgValue><ssdm name="sext_ln15_62"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
arrayidx1.case.0.split:450 %res_1 = add i27 %res_load, i27 %sext_ln15_62

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1.case.0.split:453 %store_ln15 = store i27 %res_1, i27 %res

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0.split:454 %br_ln0 = br void %arrayidx1.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="730" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
:0 %res_load_1 = load i27 %res

]]></Node>
<StgValue><ssdm name="res_load_1"/></StgValue>
</operation>

<operation id="731" st_id="11" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="732" st_id="12" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="733" st_id="13" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="734" st_id="14" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="735" st_id="15" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="736" st_id="16" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="737" st_id="17" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="738" st_id="18" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="739" st_id="19" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="27">
<![CDATA[
:1 %p_Val2_s = call i16 @sqrt_fixed<32, 32>, i27 %res_load_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="740" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="16">
<![CDATA[
:2 %zext_ln840 = zext i16 %p_Val2_s

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="741" st_id="20" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln17 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y_sqrt, i32 %zext_ln840

]]></Node>
<StgValue><ssdm name="write_ln17"/></StgValue>
</operation>

<operation id="742" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0">
<![CDATA[
:4 %ret_ln18 = ret

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
