#Start recording tcl command: 11/9/2019 12:00:48
#Project Location: C:/Users/Administrator/Desktop/lattice_item/lattice_item_v5; Project name: FPGA_DSP
prj_project open "C:/Users/Administrator/Desktop/lattice_item/lattice_item_v5/FPGA_DSP.ldf"
prj_src add "C:/Users/Administrator/Desktop/lattice_item/lattice_item_v5/FPGA_DSP.rva" "C:/Users/Administrator/Desktop/lattice_item/lattice_item_v5/Reveal.rvl"
prj_src remove "C:/Users/Administrator/Desktop/lattice_item/lattice_item_v5/Reveal.rvl"
prj_run Export -impl Impl1
#Stop recording: 11/9/2019 12:02:02
