// Seed: 2332423962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output uwire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_3 = id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output logic id_2,
    input  wor   id_3,
    input  tri0  id_4#(.id_6(1))
);
  final id_2 = id_4;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = -1;
  initial id_2 = 1;
  wire id_7;
endmodule
