// Seed: 2240856002
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    input logic id_11,
    output id_12,
    output id_13
);
  logic id_14 = 1;
  assign id_9 = 1;
  logic id_15;
  assign id_12 = id_11;
  type_28 id_16 (
      id_0,
      id_8,
      id_9,
      (id_5)
  );
  logic id_17;
  logic id_18;
  logic id_19;
  logic id_20;
  assign id_5 = id_7;
  logic id_21 = 1;
  assign id_13 = 1;
endmodule
