<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>msp430i2xxgeneric.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e1cf65e5caa5b20be391e0669541b825.html">cygdrive</a></li><li class="navelem"><a class="el" href="dir_7a9e18c03596d8465cf006c2a17f1e00.html">c</a></li><li class="navelem"><a class="el" href="dir_fe6c554c444e3227c5f1951b4a377054.html">msp430-driverlib</a></li><li class="navelem"><a class="el" href="dir_4229c540f648bf499d1f78361c546dba.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_da973e413be0b1716c582265c873f56b.html">MSP430i2xx</a></li><li class="navelem"><a class="el" href="dir_af153e281ab85c1e86227a1ff4d572e0.html">deprecated</a></li><li class="navelem"><a class="el" href="dir_5d048f237933a9fe0b0a84921731462d.html">CCS</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">CCS/msp430i2xxgeneric.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;in430.h&quot;</code><br/>
<code>#include &lt;intrinsics.h&gt;</code><br/>
</div>
<p><a href="_c_c_s_2msp430i2xxgeneric_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a315dd8ba89e8428ca9c187eb5ba23e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a315dd8ba89e8428ca9c187eb5ba23e4f">SFR_8BIT</a>(address)&#160;&#160;&#160;extern volatile unsigned char address</td></tr>
<tr class="separator:a315dd8ba89e8428ca9c187eb5ba23e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0167481d5c433235268ca36add63d03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0167481d5c433235268ca36add63d03b">SFR_16BIT</a>(address)&#160;&#160;&#160;extern volatile unsigned int address</td></tr>
<tr class="separator:a0167481d5c433235268ca36add63d03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3e4a9a37574b45e8946150a84e4f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afe3e4a9a37574b45e8946150a84e4f11">SFR_20BIT</a>(address)&#160;&#160;&#160;extern <a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a> address</td></tr>
<tr class="separator:afe3e4a9a37574b45e8946150a84e4f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83266d277092283a62d8384e9fd5f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab83266d277092283a62d8384e9fd5f0f">SFR_32BIT</a>(address)&#160;&#160;&#160;extern volatile unsigned long address</td></tr>
<tr class="separator:ab83266d277092283a62d8384e9fd5f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d43f8748b542bce39e18790f845ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:ad4d43f8748b542bce39e18790f845ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601923eba46784638244c1ebf2622a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a>&#160;&#160;&#160;(0x0002)</td></tr>
<tr class="separator:a601923eba46784638244c1ebf2622a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9560bccccb00174801c728f1ed1399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a>&#160;&#160;&#160;(0x0004)</td></tr>
<tr class="separator:a9c9560bccccb00174801c728f1ed1399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e44574a8a8becc885b05f3bc367ef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a8e44574a8a8becc885b05f3bc367ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa731e0b6cf75f4e637ee88959315f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:aa731e0b6cf75f4e637ee88959315f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae692bc3df48028ceb1ddc2534a993bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a>&#160;&#160;&#160;(0x0020)</td></tr>
<tr class="separator:ae692bc3df48028ceb1ddc2534a993bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2d074401e2b6322ee8f03476c24677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a>&#160;&#160;&#160;(0x0040)</td></tr>
<tr class="separator:acc2d074401e2b6322ee8f03476c24677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a>&#160;&#160;&#160;(0x0080)</td></tr>
<tr class="separator:aa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e80e65237843fa1ff15c68cd78066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a>&#160;&#160;&#160;(0x0100)</td></tr>
<tr class="separator:a0e80e65237843fa1ff15c68cd78066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a>&#160;&#160;&#160;(0x0200)</td></tr>
<tr class="separator:a3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb13aa9f7ebc9baba968e346029972de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afb13aa9f7ebc9baba968e346029972de">BITA</a>&#160;&#160;&#160;(0x0400)</td></tr>
<tr class="separator:afb13aa9f7ebc9baba968e346029972de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f98eadb57d7d0fc2687a55cefa0a3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">BITB</a>&#160;&#160;&#160;(0x0800)</td></tr>
<tr class="separator:a3f98eadb57d7d0fc2687a55cefa0a3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c52e5fc182b1bff3088ccfbefe20c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">BITC</a>&#160;&#160;&#160;(0x1000)</td></tr>
<tr class="separator:a8c52e5fc182b1bff3088ccfbefe20c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661469a4e8ce6126c54a3b864516842c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a661469a4e8ce6126c54a3b864516842c">BITD</a>&#160;&#160;&#160;(0x2000)</td></tr>
<tr class="separator:a661469a4e8ce6126c54a3b864516842c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c52871d737790ece753991c6fcafebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2c52871d737790ece753991c6fcafebc">BITE</a>&#160;&#160;&#160;(0x4000)</td></tr>
<tr class="separator:a2c52871d737790ece753991c6fcafebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6a537fff60ab22bd575f17d68ee3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">BITF</a>&#160;&#160;&#160;(0x8000)</td></tr>
<tr class="separator:aab6a537fff60ab22bd575f17d68ee3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cf4b2ab929bd23951a8676eeac086b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">C</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:ac4cf4b2ab929bd23951a8676eeac086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51591cf51bdd6c1f6015532422e7770e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a51591cf51bdd6c1f6015532422e7770e">Z</a>&#160;&#160;&#160;(0x0002)</td></tr>
<tr class="separator:a51591cf51bdd6c1f6015532422e7770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0240ac851181b84ac374872dc5434ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0240ac851181b84ac374872dc5434ee4">N</a>&#160;&#160;&#160;(0x0004)</td></tr>
<tr class="separator:a0240ac851181b84ac374872dc5434ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40a326b23c68a27cebe60f16634a2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af40a326b23c68a27cebe60f16634a2cb">V</a>&#160;&#160;&#160;(0x0100)</td></tr>
<tr class="separator:af40a326b23c68a27cebe60f16634a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3cee306f51b98da4e4c97ab118f506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1e3cee306f51b98da4e4c97ab118f506">GIE</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a1e3cee306f51b98da4e4c97ab118f506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb24a5cd5fd8e152af2dae98b3883013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:acb24a5cd5fd8e152af2dae98b3883013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402257652efd4f64cdd1cfc95f9ed210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>&#160;&#160;&#160;(0x0020)</td></tr>
<tr class="separator:a402257652efd4f64cdd1cfc95f9ed210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196a05515c9476be96443ccb3aa6004d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>&#160;&#160;&#160;(0x0040)</td></tr>
<tr class="separator:a196a05515c9476be96443ccb3aa6004d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c235c9d99c61027fc1db9624116a389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>&#160;&#160;&#160;(0x0080)</td></tr>
<tr class="separator:a4c235c9d99c61027fc1db9624116a389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fde789b84d1b15c41e577d6a080eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a44fde789b84d1b15c41e577d6a080eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de78c710e50d6f742f5676dfbffdedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a1de78c710e50d6f742f5676dfbffdedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af1e5b3633693d9439d284100183004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a8af1e5b3633693d9439d284100183004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8217664a1729103e247c6984d1744cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:ae8217664a1729103e247c6984d1744cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97eaedd508e6f77e34a49433f8e9e2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td></tr>
<tr class="separator:a97eaedd508e6f77e34a49433f8e9e2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3b793a044ad5aafdd58f96e0b50fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">LPM0</a>&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>)         /* Enter Low Power Mode 0 */</td></tr>
<tr class="separator:a0d3b793a044ad5aafdd58f96e0b50fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b9d72d05b876201917c04fc8919d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a47b9d72d05b876201917c04fc8919d0f">LPM0_EXIT</a>&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>) /* Exit Low Power Mode 0 */</td></tr>
<tr class="separator:a47b9d72d05b876201917c04fc8919d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f98cfefe7b049599397267aa768646e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3f98cfefe7b049599397267aa768646e">LPM1</a>&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>)         /* Enter Low Power Mode 1 */</td></tr>
<tr class="separator:a3f98cfefe7b049599397267aa768646e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab6fb7e06a1126139f77a6806df8c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5ab6fb7e06a1126139f77a6806df8c45">LPM1_EXIT</a>&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>) /* Exit Low Power Mode 1 */</td></tr>
<tr class="separator:a5ab6fb7e06a1126139f77a6806df8c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e51ea7da24d55c620d25beeceafa2d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">LPM2</a>&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>)         /* Enter Low Power Mode 2 */</td></tr>
<tr class="separator:a4e51ea7da24d55c620d25beeceafa2d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c3c13b50c4e5316a2da9625eb45b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad7c3c13b50c4e5316a2da9625eb45b65">LPM2_EXIT</a>&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>) /* Exit Low Power Mode 2 */</td></tr>
<tr class="separator:ad7c3c13b50c4e5316a2da9625eb45b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f28c18bdecbdeeba6dbde2e3f23992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">LPM3</a>&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>)         /* Enter Low Power Mode 3 */</td></tr>
<tr class="separator:af8f28c18bdecbdeeba6dbde2e3f23992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2fe963dc632d6091974c5c96121a502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af2fe963dc632d6091974c5c96121a502">LPM3_EXIT</a>&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>) /* Exit Low Power Mode 3 */</td></tr>
<tr class="separator:af2fe963dc632d6091974c5c96121a502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470d55339b58ef63a94524ea045d187c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a470d55339b58ef63a94524ea045d187c">LPM4</a>&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>)         /* Enter Low Power Mode 4 */</td></tr>
<tr class="separator:a470d55339b58ef63a94524ea045d187c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207343940442d98bc40c43d2f428786b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a207343940442d98bc40c43d2f428786b">LPM4_EXIT</a>&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>) /* Exit Low Power Mode 4 */</td></tr>
<tr class="separator:a207343940442d98bc40c43d2f428786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf9d807349c73d4a04a3a2ca75393cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5cf9d807349c73d4a04a3a2ca75393cf">__MSP430_HAS_MSP430_CPU__</a>&#160;&#160;&#160;/* Definition to show that it has MSP430 CPU */</td></tr>
<tr class="separator:a5cf9d807349c73d4a04a3a2ca75393cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da01098ff0402bbc308ff368f9118bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4da01098ff0402bbc308ff368f9118bd">__MSP430_HAS_MSP430I_CPU__</a>&#160;&#160;&#160;/* Definition to show that it has MSP430I CPU */</td></tr>
<tr class="separator:a4da01098ff0402bbc308ff368f9118bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fd2c4898cce64398d1c0c459c6ac50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a57fd2c4898cce64398d1c0c459c6ac50">OFS_IE1</a>&#160;&#160;&#160;(0x0000)       /* Interrupt Enable 1 */</td></tr>
<tr class="separator:a57fd2c4898cce64398d1c0c459c6ac50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab076d892115b3bbdf2eceb711a6afc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab076d892115b3bbdf2eceb711a6afc88">U0IE</a>&#160;&#160;&#160;IE1            /* UART0 Interrupt Enable Register */</td></tr>
<tr class="separator:ab076d892115b3bbdf2eceb711a6afc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74209efcc9b0d273e44515c09ca9219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab74209efcc9b0d273e44515c09ca9219">WDTIE</a>&#160;&#160;&#160;(0x01)         /* Watchdog Interrupt Enable */</td></tr>
<tr class="separator:ab74209efcc9b0d273e44515c09ca9219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab066cf7af33154ecefe4d60258c88819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab066cf7af33154ecefe4d60258c88819">OFIE</a>&#160;&#160;&#160;(0x02)         /* Osc. Fault  Interrupt Enable */</td></tr>
<tr class="separator:ab066cf7af33154ecefe4d60258c88819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118048d5ce4a24dacaed04244c16a935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a118048d5ce4a24dacaed04244c16a935">NMIIE</a>&#160;&#160;&#160;(0x10)         /* NMI Interrupt Enable */</td></tr>
<tr class="separator:a118048d5ce4a24dacaed04244c16a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f7874e198c9a39e23c5ed8167a859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a364f7874e198c9a39e23c5ed8167a859">ACCVIE</a>&#160;&#160;&#160;(0x20)         /* Flash Access Violation Interrupt Enable */</td></tr>
<tr class="separator:a364f7874e198c9a39e23c5ed8167a859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa828a84497feae508b0b18999f50a4b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa828a84497feae508b0b18999f50a4b1">OFS_IFG1</a>&#160;&#160;&#160;(0x0002)       /* Interrupt Flag 1 */</td></tr>
<tr class="separator:aa828a84497feae508b0b18999f50a4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ed659059eee81941b3ee453c84968c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af9ed659059eee81941b3ee453c84968c">WDTIFG</a>&#160;&#160;&#160;(0x01)         /* Watchdog Interrupt Flag */</td></tr>
<tr class="separator:af9ed659059eee81941b3ee453c84968c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ea12efc56ad0fb6afcd9a6c3dd134b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b">OFIFG</a>&#160;&#160;&#160;(0x02)         /* Osc. Fault Interrupt Flag */</td></tr>
<tr class="separator:ab5ea12efc56ad0fb6afcd9a6c3dd134b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6790e0ce9957b20b4d72a00f3f96c6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6790e0ce9957b20b4d72a00f3f96c6bc">BORIFG</a>&#160;&#160;&#160;(0x04)         /* Brown Out Reset Interrupt Flag */</td></tr>
<tr class="separator:a6790e0ce9957b20b4d72a00f3f96c6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d3938b4e89b4d0602c41339f06cdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a15d3938b4e89b4d0602c41339f06cdea">RSTIFG</a>&#160;&#160;&#160;(0x08)         /* Reset Interrupt Flag */</td></tr>
<tr class="separator:a15d3938b4e89b4d0602c41339f06cdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab030e9aac536543b4d68ffa923bf7a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab030e9aac536543b4d68ffa923bf7a30">NMIIFG</a>&#160;&#160;&#160;(0x10)         /* NMI Interrupt Flag */</td></tr>
<tr class="separator:ab030e9aac536543b4d68ffa923bf7a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9917ce8ebba1f54aa524077d89a0524b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9917ce8ebba1f54aa524077d89a0524b">OFS_SFRIE1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a57fd2c4898cce64398d1c0c459c6ac50">OFS_IE1</a>        /* Interrupt Enable 1 */</td></tr>
<tr class="separator:a9917ce8ebba1f54aa524077d89a0524b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d51b56111159d8eed1ab8906c1c3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7d51b56111159d8eed1ab8906c1c3099">OFS_SFRIFG1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aa828a84497feae508b0b18999f50a4b1">OFS_IFG1</a>       /* Interrupt Flag 1 */</td></tr>
<tr class="separator:a7d51b56111159d8eed1ab8906c1c3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d40e870fd3a510b86ed915bcee6d648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1d40e870fd3a510b86ed915bcee6d648">OFS_SYSJTAGDIS</a>&#160;&#160;&#160;(0x01FE)       /* JTAG Disable Register */</td></tr>
<tr class="separator:a1d40e870fd3a510b86ed915bcee6d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3337151c9625491fd780ffbe0adeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afc3337151c9625491fd780ffbe0adeb9">JTAGDISKEY</a>&#160;&#160;&#160;(0xA5A5)       /* JTAG Lock Key */</td></tr>
<tr class="separator:afc3337151c9625491fd780ffbe0adeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273992423c0f3f98fa5c684b5a4c4175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a273992423c0f3f98fa5c684b5a4c4175">OFS_CSCTL0</a>&#160;&#160;&#160;(0x0000)       /* CS Control Register 0 */</td></tr>
<tr class="separator:a273992423c0f3f98fa5c684b5a4c4175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c2b6a42ceda5dcaa5332a6a0929a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad5c2b6a42ceda5dcaa5332a6a0929a93">OFS_CSCTL1</a>&#160;&#160;&#160;(0x0001)       /* CS Control Register 1 */</td></tr>
<tr class="separator:ad5c2b6a42ceda5dcaa5332a6a0929a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8d02781bd6de8c54618c7a978ff925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5d8d02781bd6de8c54618c7a978ff925">OFS_CSIRFCAL</a>&#160;&#160;&#160;(0x0002)       /* CS Internal Resistor Frequency Calibration */</td></tr>
<tr class="separator:a5d8d02781bd6de8c54618c7a978ff925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b5ab7e184ee6e170bffc429d25ddca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a38b5ab7e184ee6e170bffc429d25ddca">OFS_CSIRTCAL</a>&#160;&#160;&#160;(0x0003)       /* CS Internal Resistor Temperature Calibration */</td></tr>
<tr class="separator:a38b5ab7e184ee6e170bffc429d25ddca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95ddbc55b31ae325871805fcd308152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac95ddbc55b31ae325871805fcd308152">OFS_CSERFCAL</a>&#160;&#160;&#160;(0x0004)       /* CS External Resistor Frequency Calibration */</td></tr>
<tr class="separator:ac95ddbc55b31ae325871805fcd308152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a21144394eb0632d173adc3ea0a4df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7a21144394eb0632d173adc3ea0a4df3">OFS_CSERTCAL</a>&#160;&#160;&#160;(0x0005)       /* CS External Resistor Temperature Calibration */</td></tr>
<tr class="separator:a7a21144394eb0632d173adc3ea0a4df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d526d03aaeddc3446a21c452f995793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1d526d03aaeddc3446a21c452f995793">DCOR</a>&#160;&#160;&#160;(0x0001)       /* DCO resistor select */</td></tr>
<tr class="separator:a1d526d03aaeddc3446a21c452f995793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84ad3bc8dda2eda3f8ef859e25e22a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae84ad3bc8dda2eda3f8ef859e25e22a1">DCOBYP</a>&#160;&#160;&#160;(0x0002)       /* DCO bypass mode */</td></tr>
<tr class="separator:ae84ad3bc8dda2eda3f8ef859e25e22a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8193566ecb6dbdd2bd4cc6e51f05e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4e8193566ecb6dbdd2bd4cc6e51f05e4">DCOF</a>&#160;&#160;&#160;(0x0080)       /* DCO fault flag */</td></tr>
<tr class="separator:a4e8193566ecb6dbdd2bd4cc6e51f05e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afecb194ad6d3cc36efcf71a9e83c9314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afecb194ad6d3cc36efcf71a9e83c9314">DIVM0</a>&#160;&#160;&#160;(0x0001)       /* MCLK Divider Bit: 0 */</td></tr>
<tr class="separator:afecb194ad6d3cc36efcf71a9e83c9314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9865a617da6c8923f48857689c630fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9865a617da6c8923f48857689c630fb3">DIVM1</a>&#160;&#160;&#160;(0x0002)       /* MCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a9865a617da6c8923f48857689c630fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5fd6971f511ea9d2eda373ab4e7a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab5fd6971f511ea9d2eda373ab4e7a513">DIVM2</a>&#160;&#160;&#160;(0x0004)       /* MCLK Divider Bit: 2 */</td></tr>
<tr class="separator:ab5fd6971f511ea9d2eda373ab4e7a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350876fdb12fcdd2cee9508b7c50c7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a350876fdb12fcdd2cee9508b7c50c7d7">DIVS0</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Divider Bit: 0 */</td></tr>
<tr class="separator:a350876fdb12fcdd2cee9508b7c50c7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1311376e4b7fa7406230d48ad9887e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4f1311376e4b7fa7406230d48ad9887e">DIVS1</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Divider Bit: 1 */</td></tr>
<tr class="separator:a4f1311376e4b7fa7406230d48ad9887e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017a891d197c11061ac00e880f8f9941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a017a891d197c11061ac00e880f8f9941">DIVS2</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Divider Bit: 2 */</td></tr>
<tr class="separator:a017a891d197c11061ac00e880f8f9941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493cf0e2906a5d96d8472be780db4554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a493cf0e2906a5d96d8472be780db4554">DIVM_0</a>&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider 0 */</td></tr>
<tr class="separator:a493cf0e2906a5d96d8472be780db4554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ef77fc30258f320665c894475da389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a93ef77fc30258f320665c894475da389">DIVM_1</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider 1 */</td></tr>
<tr class="separator:a93ef77fc30258f320665c894475da389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5a893c141dec43db5088c4472ab8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6a5a893c141dec43db5088c4472ab8c4">DIVM_2</a>&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider 2 */</td></tr>
<tr class="separator:a6a5a893c141dec43db5088c4472ab8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650bb6b309d4597a57fac6240eb197e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a650bb6b309d4597a57fac6240eb197e8">DIVM_3</a>&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider 3 */</td></tr>
<tr class="separator:a650bb6b309d4597a57fac6240eb197e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045625153ccda5ac59a7763c4abf05dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a045625153ccda5ac59a7763c4abf05dc">DIVM_4</a>&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider 5 */</td></tr>
<tr class="separator:a045625153ccda5ac59a7763c4abf05dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4388d2490bc43f7f5e21b019da0b5390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4388d2490bc43f7f5e21b019da0b5390">DIVM_5</a>&#160;&#160;&#160;(0x0005)       /* MCLK Source Divider 6 */</td></tr>
<tr class="separator:a4388d2490bc43f7f5e21b019da0b5390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cda538dd8e4dddb5dea6db6a4a95935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9cda538dd8e4dddb5dea6db6a4a95935">DIVM_6</a>&#160;&#160;&#160;(0x0006)       /* MCLK Source Divider 7 */</td></tr>
<tr class="separator:a9cda538dd8e4dddb5dea6db6a4a95935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81796d59dc1f56cb6c324d38f90aa65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae81796d59dc1f56cb6c324d38f90aa65">DIVM_7</a>&#160;&#160;&#160;(0x0007)       /* MCLK Source Divider 8 */</td></tr>
<tr class="separator:ae81796d59dc1f56cb6c324d38f90aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22aef947d8ad2de6a046550da4fe1e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a22aef947d8ad2de6a046550da4fe1e60">DIVM__1</a>&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider f(MCLK)/1 */</td></tr>
<tr class="separator:a22aef947d8ad2de6a046550da4fe1e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cc7777c096b72d1e247c0a01c6127e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af6cc7777c096b72d1e247c0a01c6127e">DIVM__2</a>&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider f(MCLK)/2 */</td></tr>
<tr class="separator:af6cc7777c096b72d1e247c0a01c6127e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70bbab33c3a76d82274f09bbf48dc8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa70bbab33c3a76d82274f09bbf48dc8c">DIVM__4</a>&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider f(MCLK)/4 */</td></tr>
<tr class="separator:aa70bbab33c3a76d82274f09bbf48dc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e20620264b0962b2bd17c91bc28047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a81e20620264b0962b2bd17c91bc28047">DIVM__8</a>&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider f(MCLK)/8 */</td></tr>
<tr class="separator:a81e20620264b0962b2bd17c91bc28047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd224fb15d2ba3f1d0efd990fd379d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afd224fb15d2ba3f1d0efd990fd379d46">DIVM__16</a>&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider f(MCLK)/16 */</td></tr>
<tr class="separator:afd224fb15d2ba3f1d0efd990fd379d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ee871cb6611578014d4d8630ec1e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a27ee871cb6611578014d4d8630ec1e84">DIVS_0</a>&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider 0 */</td></tr>
<tr class="separator:a27ee871cb6611578014d4d8630ec1e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b5aeb7918fcd60dbd876560f50827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae27b5aeb7918fcd60dbd876560f50827">DIVS_1</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider 1 */</td></tr>
<tr class="separator:ae27b5aeb7918fcd60dbd876560f50827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80622b3d880944ec119252938b03f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a80622b3d880944ec119252938b03f6a8">DIVS_2</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider 2 */</td></tr>
<tr class="separator:a80622b3d880944ec119252938b03f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d4e200e4678c65037f15b4179ff2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af0d4e200e4678c65037f15b4179ff2f5">DIVS_3</a>&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider 3 */</td></tr>
<tr class="separator:af0d4e200e4678c65037f15b4179ff2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af886ecb240932a240798f6c734f6b4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af886ecb240932a240798f6c734f6b4dc">DIVS_4</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider 5 */</td></tr>
<tr class="separator:af886ecb240932a240798f6c734f6b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79676fc61530c1dc8f907e1c35f97337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a79676fc61530c1dc8f907e1c35f97337">DIVS_5</a>&#160;&#160;&#160;(0x0050)       /* SMCLK Source Divider 6 */</td></tr>
<tr class="separator:a79676fc61530c1dc8f907e1c35f97337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46107c88dab442531c8a23c25308c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad46107c88dab442531c8a23c25308c26">DIVS_6</a>&#160;&#160;&#160;(0x0060)       /* SMCLK Source Divider 7 */</td></tr>
<tr class="separator:ad46107c88dab442531c8a23c25308c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f2b301d26bd2ea1a5655011b1171f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a15f2b301d26bd2ea1a5655011b1171f3">DIVS_7</a>&#160;&#160;&#160;(0x0070)       /* SMCLK Source Divider 8 */</td></tr>
<tr class="separator:a15f2b301d26bd2ea1a5655011b1171f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045fc358f5c9223afe48681113460b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a045fc358f5c9223afe48681113460b94">DIVS__1</a>&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider f(SMCLK)/1 */</td></tr>
<tr class="separator:a045fc358f5c9223afe48681113460b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeaef6a7aee4c91577816759ca78c6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aaeaef6a7aee4c91577816759ca78c6b2">DIVS__2</a>&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider f(SMCLK)/2 */</td></tr>
<tr class="separator:aaeaef6a7aee4c91577816759ca78c6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c7bb4ddfe343d4b1aeef94d3f7b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a29c7bb4ddfe343d4b1aeef94d3f7b9df">DIVS__4</a>&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider f(SMCLK)/4 */</td></tr>
<tr class="separator:a29c7bb4ddfe343d4b1aeef94d3f7b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf9ea8e3d103825d9176da45aa30bd6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adf9ea8e3d103825d9176da45aa30bd6d">DIVS__8</a>&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider f(SMCLK)/8 */</td></tr>
<tr class="separator:adf9ea8e3d103825d9176da45aa30bd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc9056a7c1e603c839156605b7f5572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#accc9056a7c1e603c839156605b7f5572">DIVS__16</a>&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider f(SMCLK)/16 */</td></tr>
<tr class="separator:accc9056a7c1e603c839156605b7f5572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa730ec29d91fe50132103884296cd612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa730ec29d91fe50132103884296cd612">IRFCAL0</a>&#160;&#160;&#160;(0x0001)       /* DCO internal resistor frequency calibration value Bit 0 */</td></tr>
<tr class="separator:aa730ec29d91fe50132103884296cd612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f33e49d10275c4b7b92c4ffeaa2f4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6f33e49d10275c4b7b92c4ffeaa2f4cd">IRFCAL1</a>&#160;&#160;&#160;(0x0002)       /* DCO internal resistor frequency calibration value Bit 1 */</td></tr>
<tr class="separator:a6f33e49d10275c4b7b92c4ffeaa2f4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346731c5cf63e61c77b82a2a597bf42d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a346731c5cf63e61c77b82a2a597bf42d">IRFCAL2</a>&#160;&#160;&#160;(0x0004)       /* DCO internal resistor frequency calibration value Bit 2 */</td></tr>
<tr class="separator:a346731c5cf63e61c77b82a2a597bf42d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdf55c082f109d3e4abf866611cdcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7fdf55c082f109d3e4abf866611cdcf6">IRFCAL3</a>&#160;&#160;&#160;(0x0008)       /* DCO internal resistor frequency calibration value Bit 3 */</td></tr>
<tr class="separator:a7fdf55c082f109d3e4abf866611cdcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8456b9dded6f7cba536911f7db14ff3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8456b9dded6f7cba536911f7db14ff3a">IRFCAL4</a>&#160;&#160;&#160;(0x0010)       /* DCO internal resistor frequency calibration value Bit 4 */</td></tr>
<tr class="separator:a8456b9dded6f7cba536911f7db14ff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17f6c85c391a2c64bcedaf5bd71f686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad17f6c85c391a2c64bcedaf5bd71f686">IRFCAL5</a>&#160;&#160;&#160;(0x0020)       /* DCO internal resistor frequency calibration value Bit 5 */</td></tr>
<tr class="separator:ad17f6c85c391a2c64bcedaf5bd71f686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4cfb06cd7b7e07730730e285ef21c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8c4cfb06cd7b7e07730730e285ef21c2">IRFCAL6</a>&#160;&#160;&#160;(0x0040)       /* DCO internal resistor frequency calibration value Bit 6 */</td></tr>
<tr class="separator:a8c4cfb06cd7b7e07730730e285ef21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046c59df18834748aacf360e37b0ce5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a046c59df18834748aacf360e37b0ce5a">IRFCAL7</a>&#160;&#160;&#160;(0x0080)       /* DCO internal resistor frequency calibration value Bit 7 */</td></tr>
<tr class="separator:a046c59df18834748aacf360e37b0ce5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339435671e903037e7b99e65ea53cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a339435671e903037e7b99e65ea53cba9">IRTCAL0</a>&#160;&#160;&#160;(0x0001)       /* DCO internal resistor temperature calibration value Bit 0 */</td></tr>
<tr class="separator:a339435671e903037e7b99e65ea53cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbcb8eb64caf5195162cfc024969e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aadbcb8eb64caf5195162cfc024969e2f">IRTCAL1</a>&#160;&#160;&#160;(0x0002)       /* DCO internal resistor temperature calibration value Bit 1 */</td></tr>
<tr class="separator:aadbcb8eb64caf5195162cfc024969e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7376f925e8b4fc359bbafed04a0503d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7376f925e8b4fc359bbafed04a0503d7">IRTCAL2</a>&#160;&#160;&#160;(0x0004)       /* DCO internal resistor temperature calibration value Bit 2 */</td></tr>
<tr class="separator:a7376f925e8b4fc359bbafed04a0503d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f019304f1fa47189fe283c635399b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a80f019304f1fa47189fe283c635399b9">IRTCAL3</a>&#160;&#160;&#160;(0x0008)       /* DCO internal resistor temperature calibration value Bit 3 */</td></tr>
<tr class="separator:a80f019304f1fa47189fe283c635399b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3967991a0e74208842063de59278c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aaa3967991a0e74208842063de59278c2">IRTCAL4</a>&#160;&#160;&#160;(0x0010)       /* DCO internal resistor temperature calibration value Bit 4 */</td></tr>
<tr class="separator:aaa3967991a0e74208842063de59278c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8d45d75c1a04c599ae7e307ad970d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aba8d45d75c1a04c599ae7e307ad970d8">IRTCAL5</a>&#160;&#160;&#160;(0x0020)       /* DCO internal resistor temperature calibration value Bit 5 */</td></tr>
<tr class="separator:aba8d45d75c1a04c599ae7e307ad970d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2aa93f4201c4f6bc30ebfa30aaae8d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab2aa93f4201c4f6bc30ebfa30aaae8d2">IRTCAL6</a>&#160;&#160;&#160;(0x0040)       /* DCO internal resistor temperature calibration value Bit 6 */</td></tr>
<tr class="separator:ab2aa93f4201c4f6bc30ebfa30aaae8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1466ea3ce951776cf3deb4674b47a9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1466ea3ce951776cf3deb4674b47a9c7">IRTCAL7</a>&#160;&#160;&#160;(0x0080)       /* DCO internal resistor temperature calibration value Bit 7 */</td></tr>
<tr class="separator:a1466ea3ce951776cf3deb4674b47a9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a46f0aa340a71f4e99fbc5b8d550530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2a46f0aa340a71f4e99fbc5b8d550530">ERFCAL0</a>&#160;&#160;&#160;(0x0001)       /* DCO external resistor frequency calibration value Bit 0 */</td></tr>
<tr class="separator:a2a46f0aa340a71f4e99fbc5b8d550530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90e7f6e3209081e03707f9d9ddd13f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af90e7f6e3209081e03707f9d9ddd13f8">ERFCAL1</a>&#160;&#160;&#160;(0x0002)       /* DCO external resistor frequency calibration value Bit 1 */</td></tr>
<tr class="separator:af90e7f6e3209081e03707f9d9ddd13f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18bfc3e10c5ccb9d07b94319220c2a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a18bfc3e10c5ccb9d07b94319220c2a49">ERFCAL2</a>&#160;&#160;&#160;(0x0004)       /* DCO external resistor frequency calibration value Bit 2 */</td></tr>
<tr class="separator:a18bfc3e10c5ccb9d07b94319220c2a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae446200a269f94f8dc9939a4046d2676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae446200a269f94f8dc9939a4046d2676">ERFCAL3</a>&#160;&#160;&#160;(0x0008)       /* DCO external resistor frequency calibration value Bit 3 */</td></tr>
<tr class="separator:ae446200a269f94f8dc9939a4046d2676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab210a6d1f16bd3c1f9136399ef1147ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab210a6d1f16bd3c1f9136399ef1147ba">ERFCAL4</a>&#160;&#160;&#160;(0x0010)       /* DCO external resistor frequency calibration value Bit 4 */</td></tr>
<tr class="separator:ab210a6d1f16bd3c1f9136399ef1147ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a097c4df90a95db332f7136f349c2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7a097c4df90a95db332f7136f349c2f2">ERFCAL5</a>&#160;&#160;&#160;(0x0020)       /* DCO external resistor frequency calibration value Bit 5 */</td></tr>
<tr class="separator:a7a097c4df90a95db332f7136f349c2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cdb4e33612aef6d3a9fb5f8aca6d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a50cdb4e33612aef6d3a9fb5f8aca6d0e">ERFCAL6</a>&#160;&#160;&#160;(0x0040)       /* DCO external resistor frequency calibration value Bit 6 */</td></tr>
<tr class="separator:a50cdb4e33612aef6d3a9fb5f8aca6d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a56d9ef677beda35558c25bb3583fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1a56d9ef677beda35558c25bb3583fa2">ERFCAL7</a>&#160;&#160;&#160;(0x0080)       /* DCO external resistor frequency calibration value Bit 7 */</td></tr>
<tr class="separator:a1a56d9ef677beda35558c25bb3583fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cec5c64ba83625f5e46d04aa7bc7ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad5cec5c64ba83625f5e46d04aa7bc7ad">ERTCAL0</a>&#160;&#160;&#160;(0x0001)       /* DCO external resistor temperature calibration value Bit 0 */</td></tr>
<tr class="separator:ad5cec5c64ba83625f5e46d04aa7bc7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b51dbe9b724e99aeee05dabe4bef1bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9b51dbe9b724e99aeee05dabe4bef1bd">ERTCAL1</a>&#160;&#160;&#160;(0x0002)       /* DCO external resistor temperature calibration value Bit 1 */</td></tr>
<tr class="separator:a9b51dbe9b724e99aeee05dabe4bef1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ca44d241d5fcaa15f9407e29fd3f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa3ca44d241d5fcaa15f9407e29fd3f01">ERTCAL2</a>&#160;&#160;&#160;(0x0004)       /* DCO external resistor temperature calibration value Bit 2 */</td></tr>
<tr class="separator:aa3ca44d241d5fcaa15f9407e29fd3f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb839b54806d520994fb7987a848e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abcb839b54806d520994fb7987a848e8c">ERTCAL3</a>&#160;&#160;&#160;(0x0008)       /* DCO external resistor temperature calibration value Bit 3 */</td></tr>
<tr class="separator:abcb839b54806d520994fb7987a848e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844ea82aabfbbcfe4e2dbfddf5c49c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a844ea82aabfbbcfe4e2dbfddf5c49c2d">ERTCAL4</a>&#160;&#160;&#160;(0x0010)       /* DCO external resistor temperature calibration value Bit 4 */</td></tr>
<tr class="separator:a844ea82aabfbbcfe4e2dbfddf5c49c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa201046cb47857225999292ea28779aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa201046cb47857225999292ea28779aa">ERTCAL5</a>&#160;&#160;&#160;(0x0020)       /* DCO external resistor temperature calibration value Bit 5 */</td></tr>
<tr class="separator:aa201046cb47857225999292ea28779aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac288401a8f3288d1b125bf37996143fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac288401a8f3288d1b125bf37996143fd">ERTCAL6</a>&#160;&#160;&#160;(0x0040)       /* DCO external resistor temperature calibration value Bit 6 */</td></tr>
<tr class="separator:ac288401a8f3288d1b125bf37996143fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5efa9e8eb2981fbf4b7ed718c8c452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8f5efa9e8eb2981fbf4b7ed718c8c452">ERTCAL7</a>&#160;&#160;&#160;(0x0080)       /* DCO external resistor temperature calibration value Bit 7 */</td></tr>
<tr class="separator:a8f5efa9e8eb2981fbf4b7ed718c8c452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9157cfa2a6a6003fce52355b977fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9a9157cfa2a6a6003fce52355b977fc1">OFS_FCTL1</a>&#160;&#160;&#160;(0x0000)       /* FLASH Control 1 */</td></tr>
<tr class="separator:a9a9157cfa2a6a6003fce52355b977fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0abce44a6c0a7eda449016cdbf0c7515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0abce44a6c0a7eda449016cdbf0c7515">OFS_FCTL2</a>&#160;&#160;&#160;(0x0002)       /* FLASH Control 2 */</td></tr>
<tr class="separator:a0abce44a6c0a7eda449016cdbf0c7515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34abdaf40254fc338cd2a67e1759b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa34abdaf40254fc338cd2a67e1759b3d">OFS_FCTL3</a>&#160;&#160;&#160;(0x0004)       /* FLASH Control 3 */</td></tr>
<tr class="separator:aa34abdaf40254fc338cd2a67e1759b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abe8436c479614b24991136c7f92bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5abe8436c479614b24991136c7f92bfe">FRKEY</a>&#160;&#160;&#160;(0x9600)       /* Flash key returned by read */</td></tr>
<tr class="separator:a5abe8436c479614b24991136c7f92bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a63339a28732e5fed8086e52f95109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a60a63339a28732e5fed8086e52f95109">FWKEY</a>&#160;&#160;&#160;(0xA500)       /* Flash key for write */</td></tr>
<tr class="separator:a60a63339a28732e5fed8086e52f95109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51372209f9642b083708830500da4f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a51372209f9642b083708830500da4f5a">FXKEY</a>&#160;&#160;&#160;(0x3300)       /* for use with XOR instruction */</td></tr>
<tr class="separator:a51372209f9642b083708830500da4f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4522ecaa66a6e2edacf9cd78b07f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0d4522ecaa66a6e2edacf9cd78b07f89">ERASE</a>&#160;&#160;&#160;(0x0002)       /* Enable bit for Flash segment erase */</td></tr>
<tr class="separator:a0d4522ecaa66a6e2edacf9cd78b07f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fdaff334c72d44d597f0194f03576a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2fdaff334c72d44d597f0194f03576a6">MERAS</a>&#160;&#160;&#160;(0x0004)       /* Enable bit for Flash mass erase */</td></tr>
<tr class="separator:a2fdaff334c72d44d597f0194f03576a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd48723c10f35efb40bd1af6cfb1cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6fd48723c10f35efb40bd1af6cfb1cd0">WRT</a>&#160;&#160;&#160;(0x0040)       /* Enable bit for Flash write */</td></tr>
<tr class="separator:a6fd48723c10f35efb40bd1af6cfb1cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25a8e3269e21dc8d5a140ed4d769276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad25a8e3269e21dc8d5a140ed4d769276">BLKWRT</a>&#160;&#160;&#160;(0x0080)       /* Enable bit for Flash segment write */</td></tr>
<tr class="separator:ad25a8e3269e21dc8d5a140ed4d769276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2f6ef0fbdd66bd58aed3d02d291552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9b2f6ef0fbdd66bd58aed3d02d291552">SEGWRT</a>&#160;&#160;&#160;(0x0080)       /* old definition */ /* Enable bit for Flash segment write */</td></tr>
<tr class="separator:a9b2f6ef0fbdd66bd58aed3d02d291552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130d229e3dbc32fafe85fd39419ca91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a130d229e3dbc32fafe85fd39419ca91d">FN0</a>&#160;&#160;&#160;(0x0001)       /* Divide Flash clock by 1 to 64 using FN0 to FN5 according to: */</td></tr>
<tr class="separator:a130d229e3dbc32fafe85fd39419ca91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d52246b9f38c29e13091d20a709f2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7d52246b9f38c29e13091d20a709f2c7">FN1</a>&#160;&#160;&#160;(0x0002)       /*  32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1 */</td></tr>
<tr class="separator:a7d52246b9f38c29e13091d20a709f2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7497acc681fbd62f5de4de4f66d2ee1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7497acc681fbd62f5de4de4f66d2ee1f">FN2</a>&#160;&#160;&#160;(0x0004)</td></tr>
<tr class="separator:a7497acc681fbd62f5de4de4f66d2ee1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645aedd0abe28ab891b2948d8ada6971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a645aedd0abe28ab891b2948d8ada6971">FN3</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a645aedd0abe28ab891b2948d8ada6971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55ca4bae95ee77420e3c40e5c132e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae55ca4bae95ee77420e3c40e5c132e4a">FN4</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:ae55ca4bae95ee77420e3c40e5c132e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9f1599b8914e525a7019c4f3bddc49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6b9f1599b8914e525a7019c4f3bddc49">FN5</a>&#160;&#160;&#160;(0x0020)</td></tr>
<tr class="separator:a6b9f1599b8914e525a7019c4f3bddc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48385cc1b3b93ab59f87a7ca67fbfbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a48385cc1b3b93ab59f87a7ca67fbfbbc">FSSEL0</a>&#160;&#160;&#160;(0x0040)       /* Flash clock select 0 */        /* to distinguish from USART SSELx */</td></tr>
<tr class="separator:a48385cc1b3b93ab59f87a7ca67fbfbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2f9e44b11d56a53a7b31976d6558e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acc2f9e44b11d56a53a7b31976d6558e7">FSSEL1</a>&#160;&#160;&#160;(0x0080)       /* Flash clock select 1 */</td></tr>
<tr class="separator:acc2f9e44b11d56a53a7b31976d6558e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333b0c78e0aed867934543441c49f096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a333b0c78e0aed867934543441c49f096">FSSEL_0</a>&#160;&#160;&#160;(0x0000)       /* Flash clock select: 0 - ACLK */</td></tr>
<tr class="separator:a333b0c78e0aed867934543441c49f096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121396ad65b9df3211bf0d1addd844ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a121396ad65b9df3211bf0d1addd844ea">FSSEL_1</a>&#160;&#160;&#160;(0x0040)       /* Flash clock select: 1 - MCLK */</td></tr>
<tr class="separator:a121396ad65b9df3211bf0d1addd844ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e271bc4833cbb4094740d1d6abf217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad5e271bc4833cbb4094740d1d6abf217">FSSEL_2</a>&#160;&#160;&#160;(0x0080)       /* Flash clock select: 2 - SMCLK */</td></tr>
<tr class="separator:ad5e271bc4833cbb4094740d1d6abf217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ecb953cbc9b0c4fd62d7207f84920d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97ecb953cbc9b0c4fd62d7207f84920d">FSSEL_3</a>&#160;&#160;&#160;(0x00C0)       /* Flash clock select: 3 - SMCLK */</td></tr>
<tr class="separator:a97ecb953cbc9b0c4fd62d7207f84920d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5be0aaddb58ffb9cb20c12530d66316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab5be0aaddb58ffb9cb20c12530d66316">BUSY</a>&#160;&#160;&#160;(0x0001)       /* Flash busy: 1 */</td></tr>
<tr class="separator:ab5be0aaddb58ffb9cb20c12530d66316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05f7fb72110dd49fca81924e8e39366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa05f7fb72110dd49fca81924e8e39366">KEYV</a>&#160;&#160;&#160;(0x0002)       /* Flash Key violation flag */</td></tr>
<tr class="separator:aa05f7fb72110dd49fca81924e8e39366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5bb57b173dd669993784a17417671f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af5bb57b173dd669993784a17417671f1">ACCVIFG</a>&#160;&#160;&#160;(0x0004)       /* Flash Access violation flag */</td></tr>
<tr class="separator:af5bb57b173dd669993784a17417671f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef72fe86b7c60b1a86920496456edeac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aef72fe86b7c60b1a86920496456edeac">WAIT</a>&#160;&#160;&#160;(0x0008)       /* Wait flag for segment write */</td></tr>
<tr class="separator:aef72fe86b7c60b1a86920496456edeac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0376b2ead2de10bb7ab6a4d21ec304e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0376b2ead2de10bb7ab6a4d21ec304e9">LOCK</a>&#160;&#160;&#160;(0x0010)       /* Lock bit: 1 - Flash is locked (read only) */</td></tr>
<tr class="separator:a0376b2ead2de10bb7ab6a4d21ec304e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b678cfc91a2260fb7ad94e2bac61a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5b678cfc91a2260fb7ad94e2bac61a17">EMEX</a>&#160;&#160;&#160;(0x0020)       /* Flash Emergency Exit */</td></tr>
<tr class="separator:a5b678cfc91a2260fb7ad94e2bac61a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae810c82c206d03de1193a3c9e0edc46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae810c82c206d03de1193a3c9e0edc46d">LOCKSEG</a>&#160;&#160;&#160;(0x0040)       /* Flash Info Lock bit: read = 1 - Segment is locked (read only) */</td></tr>
<tr class="separator:ae810c82c206d03de1193a3c9e0edc46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fe78ae12bd4174154f17ea148f9bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a43fe78ae12bd4174154f17ea148f9bd4">OFS_MPY</a>&#160;&#160;&#160;(0x0000)       /* Multiply Unsigned/Operand 1 */</td></tr>
<tr class="separator:a43fe78ae12bd4174154f17ea148f9bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20639e10ef4172407b5d3fd482f370cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a20639e10ef4172407b5d3fd482f370cd">OFS_MPYS</a>&#160;&#160;&#160;(0x0002)       /* Multiply Signed/Operand 1 */</td></tr>
<tr class="separator:a20639e10ef4172407b5d3fd482f370cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b6016d98086f963f0cdba3449d30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa5b6016d98086f963f0cdba3449d30f3">OFS_MAC</a>&#160;&#160;&#160;(0x0004)       /* Multiply Unsigned and Accumulate/Operand 1 */</td></tr>
<tr class="separator:aa5b6016d98086f963f0cdba3449d30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc73bfedb3df3a62a64ea086b2556d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afc73bfedb3df3a62a64ea086b2556d79">OFS_MACS</a>&#160;&#160;&#160;(0x0006)       /* Multiply Signed and Accumulate/Operand 1 */</td></tr>
<tr class="separator:afc73bfedb3df3a62a64ea086b2556d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509d66403a096ddf0fefb995a96da985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a509d66403a096ddf0fefb995a96da985">OFS_OP2</a>&#160;&#160;&#160;(0x0008)       /* Operand 2 */</td></tr>
<tr class="separator:a509d66403a096ddf0fefb995a96da985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe77f28b188c29f9b6a72007a1d284f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acfe77f28b188c29f9b6a72007a1d284f">OFS_RESLO</a>&#160;&#160;&#160;(0x000A)       /* Result Low Word */</td></tr>
<tr class="separator:acfe77f28b188c29f9b6a72007a1d284f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86de4fe0592ee679a3b873ab6bef53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af86de4fe0592ee679a3b873ab6bef53e">OFS_RESHI</a>&#160;&#160;&#160;(0x000C)       /* Result High Word */</td></tr>
<tr class="separator:af86de4fe0592ee679a3b873ab6bef53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c58a1706bc517f31759c32458e6d1a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0c58a1706bc517f31759c32458e6d1a2">OFS_SUMEXT</a>&#160;&#160;&#160;(0x000E)       /* Sum Extend */</td></tr>
<tr class="separator:a0c58a1706bc517f31759c32458e6d1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14baf60fde3fa54ebaf2d910a5b647e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a14baf60fde3fa54ebaf2d910a5b647e0">OFS_LPM45CTL</a>&#160;&#160;&#160;(0x0000)       /* PMM Power Mode 4.5 Control Register */</td></tr>
<tr class="separator:a14baf60fde3fa54ebaf2d910a5b647e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c93ac0f15635e63e558610e8b8b34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae3c93ac0f15635e63e558610e8b8b34f">OFS_VMONCTL</a>&#160;&#160;&#160;(0x0001)       /* PMM Voltage Monitor Control Register */</td></tr>
<tr class="separator:ae3c93ac0f15635e63e558610e8b8b34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cfc3c3c6229636a382633b44249636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af1cfc3c3c6229636a382633b44249636">OFS_REFCAL0</a>&#160;&#160;&#160;(0x0002)       /* PMM Reference Calibration Register 0 */</td></tr>
<tr class="separator:af1cfc3c3c6229636a382633b44249636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab690260b3325109d1535d68f9e790bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab690260b3325109d1535d68f9e790bc2">OFS_REFCAL1</a>&#160;&#160;&#160;(0x0003)       /* PMM Reference Calibration Register 1 */</td></tr>
<tr class="separator:ab690260b3325109d1535d68f9e790bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8001f2256b80d347e708e92601bba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aef8001f2256b80d347e708e92601bba8">VCMONCTL</a>&#160;&#160;&#160;VMONCTL        /* Legacy Define */</td></tr>
<tr class="separator:aef8001f2256b80d347e708e92601bba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8fcd90c55257feb9c2ee237b8a1fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0b8fcd90c55257feb9c2ee237b8a1fdf">LOCKLPM45</a>&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM4.5 */</td></tr>
<tr class="separator:a0b8fcd90c55257feb9c2ee237b8a1fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611a2bc75bae212149485aabfdea3ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a611a2bc75bae212149485aabfdea3ef9">LPM45IFG</a>&#160;&#160;&#160;(0x0002)       /* LPM4.5 interrupt flag */</td></tr>
<tr class="separator:a611a2bc75bae212149485aabfdea3ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4f8f522dd962a55aade291cc6f5318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1e4f8f522dd962a55aade291cc6f5318">PMMREGOFF</a>&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td></tr>
<tr class="separator:a1e4f8f522dd962a55aade291cc6f5318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23180aa0318ab1d8046b28a98fbf1a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a23180aa0318ab1d8046b28a98fbf1a71">VMONLVL0</a>&#160;&#160;&#160;(0x0001)       /* Voltage monitor level selection Bit 0 */</td></tr>
<tr class="separator:a23180aa0318ab1d8046b28a98fbf1a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce06b056e3ebf3d4f514c4397b5a93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8ce06b056e3ebf3d4f514c4397b5a93f">VMONLVL1</a>&#160;&#160;&#160;(0x0002)       /* Voltage monitor level selection Bit 1 */</td></tr>
<tr class="separator:a8ce06b056e3ebf3d4f514c4397b5a93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339b4116d1c13eacee589395de07fffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a339b4116d1c13eacee589395de07fffb">VMONLVL2</a>&#160;&#160;&#160;(0x0004)       /* Voltage monitor level selection Bit 2 */</td></tr>
<tr class="separator:a339b4116d1c13eacee589395de07fffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98691aff6aede12d36c8992265042a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae98691aff6aede12d36c8992265042a8">VMONIE</a>&#160;&#160;&#160;(0x0010)       /* Voltage monitor interrupt enable */</td></tr>
<tr class="separator:ae98691aff6aede12d36c8992265042a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa739078365c5d2b23b283f087f685e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aaa739078365c5d2b23b283f087f685e9">VMONIFG</a>&#160;&#160;&#160;(0x0020)       /* Voltage monitor interrupt flag */</td></tr>
<tr class="separator:aaa739078365c5d2b23b283f087f685e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5887708570c3b5e58acd509276d6a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aee5887708570c3b5e58acd509276d6a7">VMONLVL_0</a>&#160;&#160;&#160;(0x0000)       /* Voltage monitor level selection: 0 */</td></tr>
<tr class="separator:aee5887708570c3b5e58acd509276d6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd647106ed387bf59316ef365467f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1dd647106ed387bf59316ef365467f5e">VMONLVL_1</a>&#160;&#160;&#160;(0x0001)       /* Voltage monitor level selection: 1 */</td></tr>
<tr class="separator:a1dd647106ed387bf59316ef365467f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed5dad43f4b0091edf6df4b6ba251c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1ed5dad43f4b0091edf6df4b6ba251c8">VMONLVL_2</a>&#160;&#160;&#160;(0x0002)       /* Voltage monitor level selection: 2 */</td></tr>
<tr class="separator:a1ed5dad43f4b0091edf6df4b6ba251c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7a96c500a11e4b45d363eeda3819d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6d7a96c500a11e4b45d363eeda3819d1">VMONLVL_3</a>&#160;&#160;&#160;(0x0003)       /* Voltage monitor level selection: 3 */</td></tr>
<tr class="separator:a6d7a96c500a11e4b45d363eeda3819d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57809dc71b5f5465cd80e0185d4d291b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a57809dc71b5f5465cd80e0185d4d291b">VMONLVL_4</a>&#160;&#160;&#160;(0x0004)       /* Voltage monitor level selection: 4 */</td></tr>
<tr class="separator:a57809dc71b5f5465cd80e0185d4d291b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159305bf4542970c76aa45dd30334631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a159305bf4542970c76aa45dd30334631">VMONLVL_5</a>&#160;&#160;&#160;(0x0005)       /* Voltage monitor level selection: 5 */</td></tr>
<tr class="separator:a159305bf4542970c76aa45dd30334631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add218461cc000c75e2953fb1d7caa166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#add218461cc000c75e2953fb1d7caa166">VMONLVL_6</a>&#160;&#160;&#160;(0x0006)       /* Voltage monitor level selection: 6 */</td></tr>
<tr class="separator:add218461cc000c75e2953fb1d7caa166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ea6c96684f7b806379e8c2b96ad224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa6ea6c96684f7b806379e8c2b96ad224">VMONLVL_7</a>&#160;&#160;&#160;(0x0007)       /* Voltage monitor level selection: 7 */</td></tr>
<tr class="separator:aa6ea6c96684f7b806379e8c2b96ad224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabda0e09786064228169e3e0e5214904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aabda0e09786064228169e3e0e5214904">BGFINE0</a>&#160;&#160;&#160;(0x0001)       /* Bandgap voltage fine calibration Bit 0 */</td></tr>
<tr class="separator:aabda0e09786064228169e3e0e5214904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8839750f708cbbd64518fd7279cc1813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8839750f708cbbd64518fd7279cc1813">BGFINE1</a>&#160;&#160;&#160;(0x0002)       /* Bandgap voltage fine calibration Bit 1 */</td></tr>
<tr class="separator:a8839750f708cbbd64518fd7279cc1813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bbf1a3fb76561231570dde9cd91bf25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7bbf1a3fb76561231570dde9cd91bf25">BGFINE2</a>&#160;&#160;&#160;(0x0004)       /* Bandgap voltage fine calibration Bit 2 */</td></tr>
<tr class="separator:a7bbf1a3fb76561231570dde9cd91bf25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af8232ddc37a3877c6b410a384f3744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2af8232ddc37a3877c6b410a384f3744">BGFINE3</a>&#160;&#160;&#160;(0x0008)       /* Bandgap voltage fine calibration Bit 3 */</td></tr>
<tr class="separator:a2af8232ddc37a3877c6b410a384f3744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0032ab55385317bf57bb624e5f6978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abb0032ab55385317bf57bb624e5f6978">BGCOARSE0</a>&#160;&#160;&#160;(0x0010)       /* Bandgap voltage coarse calibration Bit 0 */</td></tr>
<tr class="separator:abb0032ab55385317bf57bb624e5f6978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2730474460491da6b7fe46d9d7cef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aca2730474460491da6b7fe46d9d7cef8">BGCOARSE1</a>&#160;&#160;&#160;(0x0020)       /* Bandgap voltage coarse calibration Bit 1 */</td></tr>
<tr class="separator:aca2730474460491da6b7fe46d9d7cef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207e57b174e4d74e7c6a467a011617c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a207e57b174e4d74e7c6a467a011617c3">BGCURVE0</a>&#160;&#160;&#160;(0x0001)       /* Curvature compensation Bit 0 */</td></tr>
<tr class="separator:a207e57b174e4d74e7c6a467a011617c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3b8ae6cb612c74714d9fe371ffa261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5e3b8ae6cb612c74714d9fe371ffa261">BGCURVE1</a>&#160;&#160;&#160;(0x0002)       /* Curvature compensation Bit 1 */</td></tr>
<tr class="separator:a5e3b8ae6cb612c74714d9fe371ffa261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40a5a2993c436a3e5ff289972909924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa40a5a2993c436a3e5ff289972909924">BGCURVE2</a>&#160;&#160;&#160;(0x0004)       /* Curvature compensation Bit 2 */</td></tr>
<tr class="separator:aa40a5a2993c436a3e5ff289972909924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fcc6dde1b234200d1ff0196c2338349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3fcc6dde1b234200d1ff0196c2338349">BGCURVE3</a>&#160;&#160;&#160;(0x0008)       /* Curvature compensation Bit 3 */</td></tr>
<tr class="separator:a3fcc6dde1b234200d1ff0196c2338349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08348a75db8898ac6d0230ee32ca196f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a08348a75db8898ac6d0230ee32ca196f">BIASCURRENT0</a>&#160;&#160;&#160;(0x0010)       /* Bandgap bias current calibration Bit 0 */</td></tr>
<tr class="separator:a08348a75db8898ac6d0230ee32ca196f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97437c4fd81eeb0398b2c25a4f70e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae97437c4fd81eeb0398b2c25a4f70e91">BIASCURRENT1</a>&#160;&#160;&#160;(0x0020)       /* Bandgap bias current calibration Bit 1 */</td></tr>
<tr class="separator:ae97437c4fd81eeb0398b2c25a4f70e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af248c6f9ffc7015a2a2b154dd78a745a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af248c6f9ffc7015a2a2b154dd78a745a">BIASCURRENT2</a>&#160;&#160;&#160;(0x0040)       /* Bandgap bias current calibration Bit 2 */</td></tr>
<tr class="separator:af248c6f9ffc7015a2a2b154dd78a745a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbf29b6f2fe2437581ac39158fdc1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acfbf29b6f2fe2437581ac39158fdc1b4">BIASCURRENT3</a>&#160;&#160;&#160;(0x0080)       /* Bandgap bias current calibration Bit 3 */</td></tr>
<tr class="separator:acfbf29b6f2fe2437581ac39158fdc1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e66605aca70368d6219c6c85a84b2e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6e66605aca70368d6219c6c85a84b2e8">OFS_SD24INCTL0</a>&#160;&#160;&#160;(0x0000)       /* SD24 Input Control Register Channel 0 */</td></tr>
<tr class="separator:a6e66605aca70368d6219c6c85a84b2e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09fc6645b47c00c85ad1a16b4ab0b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab09fc6645b47c00c85ad1a16b4ab0b57">OFS_SD24INCTL1</a>&#160;&#160;&#160;(0x0001)       /* SD24 Input Control Register Channel 1 */</td></tr>
<tr class="separator:ab09fc6645b47c00c85ad1a16b4ab0b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f16653124af4b7e3e515d3fe1ff600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab1f16653124af4b7e3e515d3fe1ff600">OFS_SD24INCTL2</a>&#160;&#160;&#160;(0x0002)       /* SD24 Input Control Register Channel 2 */</td></tr>
<tr class="separator:ab1f16653124af4b7e3e515d3fe1ff600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b9971aa7b1d4f599d0f4693af7d07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab2b9971aa7b1d4f599d0f4693af7d07b">OFS_SD24INCTL3</a>&#160;&#160;&#160;(0x0003)       /* SD24 Input Control Register Channel 3 */</td></tr>
<tr class="separator:ab2b9971aa7b1d4f599d0f4693af7d07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f893adf17adfaf7e311122312ad6b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2f893adf17adfaf7e311122312ad6b96">OFS_SD24PRE0</a>&#160;&#160;&#160;(0x0008)       /* SD24 Preload Register Channel 0 */</td></tr>
<tr class="separator:a2f893adf17adfaf7e311122312ad6b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a9d03109f7b93b4d83304e949a47be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a63a9d03109f7b93b4d83304e949a47be">OFS_SD24PRE1</a>&#160;&#160;&#160;(0x0009)       /* SD24 Preload Register Channel 1 */</td></tr>
<tr class="separator:a63a9d03109f7b93b4d83304e949a47be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4786b1cb5b921079f2412ad1dbfd2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aeb4786b1cb5b921079f2412ad1dbfd2b">OFS_SD24PRE2</a>&#160;&#160;&#160;(0x000A)       /* SD24 Preload Register Channel 2 */</td></tr>
<tr class="separator:aeb4786b1cb5b921079f2412ad1dbfd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967653536edbcfb7289ef3cefc3b19b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a967653536edbcfb7289ef3cefc3b19b1">OFS_SD24PRE3</a>&#160;&#160;&#160;(0x000B)       /* SD24 Preload Register Channel 3 */</td></tr>
<tr class="separator:a967653536edbcfb7289ef3cefc3b19b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2511db682560fba71b23cd617c999e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2511db682560fba71b23cd617c999e83">OFS_SD24TRIM</a>&#160;&#160;&#160;(0x000F)       /* SD24 Trim Register 1 */</td></tr>
<tr class="separator:a2511db682560fba71b23cd617c999e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c5a75596a62ebeec25f00c5b920e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a79c5a75596a62ebeec25f00c5b920e90">OFS_SD24CTL</a>&#160;&#160;&#160;(0x0050)       /* Sigma Delta ADC 24 Control Register */</td></tr>
<tr class="separator:a79c5a75596a62ebeec25f00c5b920e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4e830d4c13e141564e55443620830b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8e4e830d4c13e141564e55443620830b">OFS_SD24CCTL0</a>&#160;&#160;&#160;(0x0052)       /* SD24 Channel 0 Control Register */</td></tr>
<tr class="separator:a8e4e830d4c13e141564e55443620830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa763c8086c00349e2480322e3a0dfe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afa763c8086c00349e2480322e3a0dfe6">OFS_SD24CCTL1</a>&#160;&#160;&#160;(0x0054)       /* SD24 Channel 1 Control Register */</td></tr>
<tr class="separator:afa763c8086c00349e2480322e3a0dfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c7542b068bb0d50e0093f311c3e4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad5c7542b068bb0d50e0093f311c3e4f1">OFS_SD24CCTL2</a>&#160;&#160;&#160;(0x0056)       /* SD24 Channel 2 Control Register */</td></tr>
<tr class="separator:ad5c7542b068bb0d50e0093f311c3e4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7dbe8ece2049d479e16bacf578f970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ada7dbe8ece2049d479e16bacf578f970">OFS_SD24CCTL3</a>&#160;&#160;&#160;(0x0058)       /* SD24 Channel 3 Control Register */</td></tr>
<tr class="separator:ada7dbe8ece2049d479e16bacf578f970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1d7e4eedf7319d612056b61791316d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4b1d7e4eedf7319d612056b61791316d">OFS_SD24MEM0</a>&#160;&#160;&#160;(0x0060)       /* SD24 Channel 0 Conversion Memory */</td></tr>
<tr class="separator:a4b1d7e4eedf7319d612056b61791316d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1275ef0bfe75f827d3499545b7206019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1275ef0bfe75f827d3499545b7206019">OFS_SD24MEM1</a>&#160;&#160;&#160;(0x0062)       /* SD24 Channel 1 Conversion Memory */</td></tr>
<tr class="separator:a1275ef0bfe75f827d3499545b7206019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d9834fa14d427342edee0fc3799671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a51d9834fa14d427342edee0fc3799671">OFS_SD24MEM2</a>&#160;&#160;&#160;(0x0064)       /* SD24 Channel 2 Conversion Memory */</td></tr>
<tr class="separator:a51d9834fa14d427342edee0fc3799671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100043f6c986fc3cf523ca0f481462bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a100043f6c986fc3cf523ca0f481462bd">OFS_SD24MEM3</a>&#160;&#160;&#160;(0x0066)       /* SD24 Channel 3 Conversion Memory */</td></tr>
<tr class="separator:a100043f6c986fc3cf523ca0f481462bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04c2b5243831e92bd426d1fecefbc43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae04c2b5243831e92bd426d1fecefbc43">OFS_SD24IV</a>&#160;&#160;&#160;(0x0140)       /* SD24 Interrupt Vector Register */</td></tr>
<tr class="separator:ae04c2b5243831e92bd426d1fecefbc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3126e97ff626c472337d73861f4d6f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3126e97ff626c472337d73861f4d6f14">SD24INCH0</a>&#160;&#160;&#160;(0x0001)       /* SD24 Input Channel select 0 */</td></tr>
<tr class="separator:a3126e97ff626c472337d73861f4d6f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88134f3a832edccdc23047a87fe89e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a88134f3a832edccdc23047a87fe89e3d">SD24INCH1</a>&#160;&#160;&#160;(0x0002)       /* SD24 Input Channel select 1 */</td></tr>
<tr class="separator:a88134f3a832edccdc23047a87fe89e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf18819c3229c7dbe7f45a98c75c1297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abf18819c3229c7dbe7f45a98c75c1297">SD24INCH2</a>&#160;&#160;&#160;(0x0004)       /* SD24 Input Channel select 2 */</td></tr>
<tr class="separator:abf18819c3229c7dbe7f45a98c75c1297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5109efd9a85f0764f08f496e7a706db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5109efd9a85f0764f08f496e7a706db4">SD24GAIN0</a>&#160;&#160;&#160;(0x0008)       /* SD24 Input Pre-Amplifier Gain Select 0 */</td></tr>
<tr class="separator:a5109efd9a85f0764f08f496e7a706db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735fb989544295e809635a30a9912c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a735fb989544295e809635a30a9912c1a">SD24GAIN1</a>&#160;&#160;&#160;(0x0010)       /* SD24 Input Pre-Amplifier Gain Select 1 */</td></tr>
<tr class="separator:a735fb989544295e809635a30a9912c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79265c71d3041241b97633a07eb56ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a79265c71d3041241b97633a07eb56ae4">SD24GAIN2</a>&#160;&#160;&#160;(0x0020)       /* SD24 Input Pre-Amplifier Gain Select 2 */</td></tr>
<tr class="separator:a79265c71d3041241b97633a07eb56ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4267a27e8587e622b69908523777b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7c4267a27e8587e622b69908523777b9">SD24INTDLY</a>&#160;&#160;&#160;(0x0040)       /* SD24 Interrupt Delay after 1.Conversion */</td></tr>
<tr class="separator:a7c4267a27e8587e622b69908523777b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bddcd4fc51ada4b89bc2b5a1dd4c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae9bddcd4fc51ada4b89bc2b5a1dd4c2b">SD24GAIN_1</a>&#160;&#160;&#160;(0x0000)       /* SD24 Input Pre-Amplifier Gain Select *1  */</td></tr>
<tr class="separator:ae9bddcd4fc51ada4b89bc2b5a1dd4c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bad5c9433d20bd78b886e73f799389b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4bad5c9433d20bd78b886e73f799389b">SD24GAIN_2</a>&#160;&#160;&#160;(0x0008)       /* SD24 Input Pre-Amplifier Gain Select *2  */</td></tr>
<tr class="separator:a4bad5c9433d20bd78b886e73f799389b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380ea76dc78e8311e743a870e9514a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a380ea76dc78e8311e743a870e9514a58">SD24GAIN_4</a>&#160;&#160;&#160;(0x0010)       /* SD24 Input Pre-Amplifier Gain Select *4  */</td></tr>
<tr class="separator:a380ea76dc78e8311e743a870e9514a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf24fa8ae2073656ace588f6d9fa28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0bf24fa8ae2073656ace588f6d9fa28f">SD24GAIN_8</a>&#160;&#160;&#160;(0x0018)       /* SD24 Input Pre-Amplifier Gain Select *8  */</td></tr>
<tr class="separator:a0bf24fa8ae2073656ace588f6d9fa28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583c8cebd6e5937df16c9a28475010c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a583c8cebd6e5937df16c9a28475010c0">SD24GAIN_16</a>&#160;&#160;&#160;(0x0020)       /* SD24 Input Pre-Amplifier Gain Select *16 */</td></tr>
<tr class="separator:a583c8cebd6e5937df16c9a28475010c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797be27c00b2248927492a7ff7ac6661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a797be27c00b2248927492a7ff7ac6661">SD24INCH_0</a>&#160;&#160;&#160;(0x0000)       /* SD24 Input Channel select input */</td></tr>
<tr class="separator:a797be27c00b2248927492a7ff7ac6661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0efc35c7e1875864b3d319cf5e4b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2c0efc35c7e1875864b3d319cf5e4b07">SD24INCH_1</a>&#160;&#160;&#160;(0x0001)       /* SD24 Input Channel select input */</td></tr>
<tr class="separator:a2c0efc35c7e1875864b3d319cf5e4b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33e20a3fb4aad5a9d8eb760e8a62a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af33e20a3fb4aad5a9d8eb760e8a62a02">SD24INCH_2</a>&#160;&#160;&#160;(0x0002)       /* SD24 Input Channel select input */</td></tr>
<tr class="separator:af33e20a3fb4aad5a9d8eb760e8a62a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b2729ed21869add8bedf4986a98b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac0b2729ed21869add8bedf4986a98b88">SD24INCH_3</a>&#160;&#160;&#160;(0x0003)       /* SD24 Input Channel select input */</td></tr>
<tr class="separator:ac0b2729ed21869add8bedf4986a98b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8241fc7aa4fa6168289dc946d08ca6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae8241fc7aa4fa6168289dc946d08ca6d">SD24INCH_4</a>&#160;&#160;&#160;(0x0004)       /* SD24 Input Channel select input */</td></tr>
<tr class="separator:ae8241fc7aa4fa6168289dc946d08ca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e6425ecf1668b7d038f6642e36257d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a20e6425ecf1668b7d038f6642e36257d">SD24INCH_5</a>&#160;&#160;&#160;(0x0005)       /* SD24 Input Channel select Vcc divider */</td></tr>
<tr class="separator:a20e6425ecf1668b7d038f6642e36257d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ba5d19ade804b1dc136761399932a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a94ba5d19ade804b1dc136761399932a7">SD24INCH_6</a>&#160;&#160;&#160;(0x0006)       /* SD24 Input Channel select Temp */</td></tr>
<tr class="separator:a94ba5d19ade804b1dc136761399932a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed8a648f0f219c0b9fbd201473a9562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4ed8a648f0f219c0b9fbd201473a9562">SD24INCH_7</a>&#160;&#160;&#160;(0x0007)       /* SD24 Input Channel select Offset */</td></tr>
<tr class="separator:a4ed8a648f0f219c0b9fbd201473a9562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e0c7fc59d40bd4ea5bffcd49c7c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab1e0c7fc59d40bd4ea5bffcd49c7c422">SD24OVIE</a>&#160;&#160;&#160;(0x0002)       /* SD24 Overflow Interupt Enable */</td></tr>
<tr class="separator:ab1e0c7fc59d40bd4ea5bffcd49c7c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c191437ef6139bf3f34fef68752c147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0c191437ef6139bf3f34fef68752c147">SD24REFS</a>&#160;&#160;&#160;(0x0004)       /* SD24 Reference Select */</td></tr>
<tr class="separator:a0c191437ef6139bf3f34fef68752c147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee91cf1c2e9f894c1ba93a9225a98c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8ee91cf1c2e9f894c1ba93a9225a98c8">SD24GRP</a>&#160;&#160;&#160;(0x0001)       /* SD24 Grouping of Channels: 0:Off/1:On */</td></tr>
<tr class="separator:a8ee91cf1c2e9f894c1ba93a9225a98c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33c1c8a8075d9a2ec574f4a46d4e962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa33c1c8a8075d9a2ec574f4a46d4e962">SD24SC</a>&#160;&#160;&#160;(0x0002)       /* SD24 Start Conversion */</td></tr>
<tr class="separator:aa33c1c8a8075d9a2ec574f4a46d4e962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a137a6b1ce847f719b20487d3cde051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6a137a6b1ce847f719b20487d3cde051">SD24IFG</a>&#160;&#160;&#160;(0x0004)       /* SD24 Channel x Interrupt Flag */</td></tr>
<tr class="separator:a6a137a6b1ce847f719b20487d3cde051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeda7ad408b667bcfe88713a250850df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abeda7ad408b667bcfe88713a250850df">SD24IE</a>&#160;&#160;&#160;(0x0008)       /* SD24 Channel x Interrupt Enable */</td></tr>
<tr class="separator:abeda7ad408b667bcfe88713a250850df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706b0fb238e989a6c28d07cc6805c31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a706b0fb238e989a6c28d07cc6805c31c">SD24DF</a>&#160;&#160;&#160;(0x0010)       /* SD24 Channel x Data Format: 0:Unipolar/1:Bipolar */</td></tr>
<tr class="separator:a706b0fb238e989a6c28d07cc6805c31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809b243f5420eec9eeea7733655f82c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a809b243f5420eec9eeea7733655f82c1">SD24OVIFG</a>&#160;&#160;&#160;(0x0020)       /* SD24 Channel x Overflow Interrupt Flag */</td></tr>
<tr class="separator:a809b243f5420eec9eeea7733655f82c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388cbcefbe59c263640341b4746dff63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a388cbcefbe59c263640341b4746dff63">SD24LSBACC</a>&#160;&#160;&#160;(0x0040)       /* SD24 Channel x Access LSB of ADC */</td></tr>
<tr class="separator:a388cbcefbe59c263640341b4746dff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55640e7f17e8460c7de7ab328819451a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a55640e7f17e8460c7de7ab328819451a">SD24LSBTOG</a>&#160;&#160;&#160;(0x0080)       /* SD24 Channel x Toggle LSB Output of ADC */</td></tr>
<tr class="separator:a55640e7f17e8460c7de7ab328819451a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89da459a6363807070a26a1a1c277059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a89da459a6363807070a26a1a1c277059">SD24OSR0</a>&#160;&#160;&#160;(0x0100)       /* SD24 Channel x OverSampling Ratio 0 */</td></tr>
<tr class="separator:a89da459a6363807070a26a1a1c277059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2e96834bf4d980fca68e3c08082826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5e2e96834bf4d980fca68e3c08082826">SD24OSR1</a>&#160;&#160;&#160;(0x0200)       /* SD24 Channel x OverSampling Ratio 1 */</td></tr>
<tr class="separator:a5e2e96834bf4d980fca68e3c08082826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ecfa0728a57cdc681d23b13e5229ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a50ecfa0728a57cdc681d23b13e5229ef">SD24SNGL</a>&#160;&#160;&#160;(0x0400)       /* SD24 Channel x Single Conversion On/Off */</td></tr>
<tr class="separator:a50ecfa0728a57cdc681d23b13e5229ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac586cf53f3137280445aeb093ccbaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aac586cf53f3137280445aeb093ccbaa1">SD24OSR_256</a>&#160;&#160;&#160;(0x0000)       /* SD24 Channel x OverSampling Ratio 256 */</td></tr>
<tr class="separator:aac586cf53f3137280445aeb093ccbaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b11d126bbac5f076c6f1756b2d6f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a02b11d126bbac5f076c6f1756b2d6f49">SD24OSR_128</a>&#160;&#160;&#160;(0x0100)       /* SD24 Channel x OverSampling Ratio 128 */</td></tr>
<tr class="separator:a02b11d126bbac5f076c6f1756b2d6f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a971465e9c03c17a241cf9c2c2258e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5a971465e9c03c17a241cf9c2c2258e3">SD24OSR_64</a>&#160;&#160;&#160;(0x0200)       /* SD24 Channel x OverSampling Ratio  64 */</td></tr>
<tr class="separator:a5a971465e9c03c17a241cf9c2c2258e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b23ae07f8f64bee15c3e2daad37419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa5b23ae07f8f64bee15c3e2daad37419">SD24OSR_32</a>&#160;&#160;&#160;(0x0300)       /* SD24 Channel x OverSampling Ratio  32 */</td></tr>
<tr class="separator:aa5b23ae07f8f64bee15c3e2daad37419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24893339360304d289623a77e26a205c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a24893339360304d289623a77e26a205c">SD24IBTRIM0</a>&#160;&#160;&#160;(0x0001)       /* SD24 Trimming of bias current Bit: 0 */</td></tr>
<tr class="separator:a24893339360304d289623a77e26a205c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf86a81b489372f6ec08e14c1a3b863a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acf86a81b489372f6ec08e14c1a3b863a">SD24IBTRIM1</a>&#160;&#160;&#160;(0x0002)       /* SD24 Trimming of bias current Bit: 1 */</td></tr>
<tr class="separator:acf86a81b489372f6ec08e14c1a3b863a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af489bc4eb4f0d377d33161ce59249bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af489bc4eb4f0d377d33161ce59249bbd">SD24IBTRIM2</a>&#160;&#160;&#160;(0x0004)       /* SD24 Trimming of bias current Bit: 2 */</td></tr>
<tr class="separator:af489bc4eb4f0d377d33161ce59249bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021f027b6267739e8d479fb81bf7e256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a021f027b6267739e8d479fb81bf7e256">SD24REFDLYTRIM0</a>&#160;&#160;&#160;(0x0008)       /* SD24 Trimming of reference voltage buffer start up delay Bit: 0 */</td></tr>
<tr class="separator:a021f027b6267739e8d479fb81bf7e256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad091bffce25b48ca4a7824dda9154204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad091bffce25b48ca4a7824dda9154204">SD24REFDLYTRIM1</a>&#160;&#160;&#160;(0x0010)       /* SD24 Trimming of reference voltage buffer start up delay Bit: 1 */</td></tr>
<tr class="separator:ad091bffce25b48ca4a7824dda9154204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef322b7dc6ced6cba6917bdebb072b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af8ef322b7dc6ced6cba6917bdebb072b">SD24IV_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:af8ef322b7dc6ced6cba6917bdebb072b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2e36e68dc75b8c5d5a77f651c61142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4d2e36e68dc75b8c5d5a77f651c61142">SD24IV_SD24OVIFG</a>&#160;&#160;&#160;(0x0002)       /* SD24OVIFG */</td></tr>
<tr class="separator:a4d2e36e68dc75b8c5d5a77f651c61142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13506c3ca747765a4ae7678de8406fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a13506c3ca747765a4ae7678de8406fef">SD24IV_SD24MEM0</a>&#160;&#160;&#160;(0x0004)       /* SD24MEM0 SD24IFG */</td></tr>
<tr class="separator:a13506c3ca747765a4ae7678de8406fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a49eef201a476af37c7d3da0c4f8ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2a49eef201a476af37c7d3da0c4f8ae8">SD24IV_SD24MEM1</a>&#160;&#160;&#160;(0x0006)       /* SD24MEM1 SD24IFG */</td></tr>
<tr class="separator:a2a49eef201a476af37c7d3da0c4f8ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf84a4a00e06956839ec2a47c845211c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acf84a4a00e06956839ec2a47c845211c">SD24IV_SD24MEM2</a>&#160;&#160;&#160;(0x0008)       /* SD24MEM2 SD24IFG */</td></tr>
<tr class="separator:acf84a4a00e06956839ec2a47c845211c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862ef7646e09ec82395e6817b09d61a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a862ef7646e09ec82395e6817b09d61a0">SD24IV_SD24MEM3</a>&#160;&#160;&#160;(0x000A)       /* SD24MEM3 SD24IFG */</td></tr>
<tr class="separator:a862ef7646e09ec82395e6817b09d61a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab86a5598521128cd9270955d4b1cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>&#160;&#160;&#160;(0x0000)       /* USCI Ax Control Word Register 0 */</td></tr>
<tr class="separator:a4ab86a5598521128cd9270955d4b1cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c6355cea7ace48c98e7a503fca73f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af3c6355cea7ace48c98e7a503fca73f3">OFS_UCAxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td></tr>
<tr class="separator:af3c6355cea7ace48c98e7a503fca73f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac6cf3554628c946dc5e1bc1921ac5755">OFS_UCAxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td></tr>
<tr class="separator:ac6cf3554628c946dc5e1bc1921ac5755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ec4a7d7148a6a6732cb137b829b532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a36ec4a7d7148a6a6732cb137b829b532">OFS_UCAxCTL0</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:a36ec4a7d7148a6a6732cb137b829b532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdac4af93a50fac2a7f74de4a0360249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afdac4af93a50fac2a7f74de4a0360249">OFS_UCAxCTL1</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:afdac4af93a50fac2a7f74de4a0360249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396abaeff770866497e753364c379dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af396abaeff770866497e753364c379dd">UCAxCTL1</a>&#160;&#160;&#160;UCAxCTLW0_L    /* USCI Ax Control Register 1 */</td></tr>
<tr class="separator:af396abaeff770866497e753364c379dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6684b9d3ee5b249b9c96a208eabe2c91">UCAxCTL0</a>&#160;&#160;&#160;UCAxCTLW0_H    /* USCI Ax Control Register 0 */</td></tr>
<tr class="separator:a6684b9d3ee5b249b9c96a208eabe2c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0bd9443a80f96da95850610092c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>&#160;&#160;&#160;(0x0002)       /* USCI Ax Control Word Register 1 */</td></tr>
<tr class="separator:abd0bd9443a80f96da95850610092c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726357c890f85c6d17af9eab59be7e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a726357c890f85c6d17af9eab59be7e6d">OFS_UCAxCTLW1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a></td></tr>
<tr class="separator:a726357c890f85c6d17af9eab59be7e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a593280d2852ee03d8d9f7da5d853aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1a593280d2852ee03d8d9f7da5d853aa">OFS_UCAxCTLW1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>+1</td></tr>
<tr class="separator:a1a593280d2852ee03d8d9f7da5d853aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3b79c48e09574d5825aa305590b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>&#160;&#160;&#160;(0x0006)       /* USCI Ax Baud Word Rate 0 */</td></tr>
<tr class="separator:aba3b79c48e09574d5825aa305590b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5be5c0c34bf38a3774cc386d66a4b750">OFS_UCAxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td></tr>
<tr class="separator:a5be5c0c34bf38a3774cc386d66a4b750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7bc8614e9964c9d5d8d5a1f3e1b5da86">OFS_UCAxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td></tr>
<tr class="separator:a7bc8614e9964c9d5d8d5a1f3e1b5da86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3ce1b646515453e3a5d0bf518372ebfb">OFS_UCAxBR0</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a3ce1b646515453e3a5d0bf518372ebfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47741caf04dcbc03e45348aefd09b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a47741caf04dcbc03e45348aefd09b206">OFS_UCAxBR1</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:a47741caf04dcbc03e45348aefd09b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8c594dfa352408bde261e2b422b944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1b8c594dfa352408bde261e2b422b944">UCAxBR0</a>&#160;&#160;&#160;UCAxBRW_L      /* USCI Ax Baud Rate 0 */</td></tr>
<tr class="separator:a1b8c594dfa352408bde261e2b422b944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64269a445d788a89eb48e0f85d55a68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a64269a445d788a89eb48e0f85d55a68d">UCAxBR1</a>&#160;&#160;&#160;UCAxBRW_H      /* USCI Ax Baud Rate 1 */</td></tr>
<tr class="separator:a64269a445d788a89eb48e0f85d55a68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719c113d31cdb7e55ad62d0cbbd7c68c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>&#160;&#160;&#160;(0x0008)       /* USCI Ax Modulation Control */</td></tr>
<tr class="separator:a719c113d31cdb7e55ad62d0cbbd7c68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58349ad63b0d8ea1b6ad8c6ad92230fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a58349ad63b0d8ea1b6ad8c6ad92230fc">OFS_UCAxMCTLW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a></td></tr>
<tr class="separator:a58349ad63b0d8ea1b6ad8c6ad92230fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d132633972c218bbf8b787f49661a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a27d132633972c218bbf8b787f49661a1">OFS_UCAxMCTLW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>+1</td></tr>
<tr class="separator:a27d132633972c218bbf8b787f49661a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193dec2a4713072e1bdeb19ac180e71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c">OFS_UCAxSTATW</a>&#160;&#160;&#160;(0x000A)       /* USCI Ax Status Register */</td></tr>
<tr class="separator:a193dec2a4713072e1bdeb19ac180e71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>&#160;&#160;&#160;(0x000C)       /* USCI Ax Receive Buffer */</td></tr>
<tr class="separator:ab61adf23c0746df96a079cbd3d5a64a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6822509986c1e251b9b20617ad81fac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6822509986c1e251b9b20617ad81fac8">OFS_UCAxRXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a></td></tr>
<tr class="separator:a6822509986c1e251b9b20617ad81fac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93afe7ce8a28bc308a09de4ceb048b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a93afe7ce8a28bc308a09de4ceb048b5c">OFS_UCAxRXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>+1</td></tr>
<tr class="separator:a93afe7ce8a28bc308a09de4ceb048b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814a477e90226bc66c3fce40f022d762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>&#160;&#160;&#160;(0x000E)       /* USCI Ax Transmit Buffer */</td></tr>
<tr class="separator:a814a477e90226bc66c3fce40f022d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371607443d0f70a716a6b2a769cc1f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a371607443d0f70a716a6b2a769cc1f9d">OFS_UCAxTXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a></td></tr>
<tr class="separator:a371607443d0f70a716a6b2a769cc1f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97dfc64e35fe1541efdeb2e04e6d84c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97dfc64e35fe1541efdeb2e04e6d84c4">OFS_UCAxTXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>+1</td></tr>
<tr class="separator:a97dfc64e35fe1541efdeb2e04e6d84c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad871fc772f53a852bb9734b56799819d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad871fc772f53a852bb9734b56799819d">OFS_UCAxABCTL</a>&#160;&#160;&#160;(0x0010)       /* USCI Ax LIN Control */</td></tr>
<tr class="separator:ad871fc772f53a852bb9734b56799819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>&#160;&#160;&#160;(0x0012)       /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:acca2ba1b3973ee5b4c2c9265a79306ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72de0e9c0ac946ba17025929890a24e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a72de0e9c0ac946ba17025929890a24e2">OFS_UCAxIRCTL_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td></tr>
<tr class="separator:a72de0e9c0ac946ba17025929890a24e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b65f82264f4906e8706b89d5cfe1487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6b65f82264f4906e8706b89d5cfe1487">OFS_UCAxIRCTL_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td></tr>
<tr class="separator:a6b65f82264f4906e8706b89d5cfe1487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8630cb1814f615e414169b5191fed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9e8630cb1814f615e414169b5191fed7">OFS_UCAxIRTCTL</a>&#160;&#160;&#160;(0x0012)</td></tr>
<tr class="separator:a9e8630cb1814f615e414169b5191fed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2ba45d130782dce5c8b180b23f7009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5a2ba45d130782dce5c8b180b23f7009">OFS_UCAxIRRCTL</a>&#160;&#160;&#160;(0x0013)</td></tr>
<tr class="separator:a5a2ba45d130782dce5c8b180b23f7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a82386af05739bbe2b3e6a39340f8c8b1">UCAxIRTCTL</a>&#160;&#160;&#160;UCAxIRCTL_L    /* USCI Ax IrDA Transmit Control */</td></tr>
<tr class="separator:a82386af05739bbe2b3e6a39340f8c8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e737012bc262f9c5823d954eef84f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0e737012bc262f9c5823d954eef84f51">UCAxIRRCTL</a>&#160;&#160;&#160;UCAxIRCTL_H    /* USCI Ax IrDA Receive Control */</td></tr>
<tr class="separator:a0e737012bc262f9c5823d954eef84f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>&#160;&#160;&#160;(0x001A)       /* USCI Ax Interrupt Enable Register */</td></tr>
<tr class="separator:abd4c49a7a244d5c3a19d373ec7f79470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cbbdedfd4fb55a21d6fccc86cf479c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab9cbbdedfd4fb55a21d6fccc86cf479c">OFS_UCAxIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a></td></tr>
<tr class="separator:ab9cbbdedfd4fb55a21d6fccc86cf479c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853c9630d20c38ae383a280f4b324d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a853c9630d20c38ae383a280f4b324d11">OFS_UCAxIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>+1</td></tr>
<tr class="separator:a853c9630d20c38ae383a280f4b324d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be3758d2457f5e3513208582d2030f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>&#160;&#160;&#160;(0x001C)       /* USCI Ax Interrupt Flags Register */</td></tr>
<tr class="separator:a5be3758d2457f5e3513208582d2030f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dc90ea9bf40956e088a7ecc9fc3361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab6dc90ea9bf40956e088a7ecc9fc3361">OFS_UCAxIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a></td></tr>
<tr class="separator:ab6dc90ea9bf40956e088a7ecc9fc3361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd602855ae1016921dec1da2153d98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acdd602855ae1016921dec1da2153d98c">OFS_UCAxIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>+1</td></tr>
<tr class="separator:acdd602855ae1016921dec1da2153d98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008dc3073533eacec47d073e78aafb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>&#160;&#160;&#160;(0x001A)</td></tr>
<tr class="separator:a008dc3073533eacec47d073e78aafb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49655a54167eab32535734ca216b52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac49655a54167eab32535734ca216b52f">OFS_UCAxIE__UART_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a></td></tr>
<tr class="separator:ac49655a54167eab32535734ca216b52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e98ca30ba881b3a5819de508b38b733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6e98ca30ba881b3a5819de508b38b733">OFS_UCAxIE__UART_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>+1</td></tr>
<tr class="separator:a6e98ca30ba881b3a5819de508b38b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e784d501d8aaba759b9cf0fdefb4b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>&#160;&#160;&#160;(0x001C)</td></tr>
<tr class="separator:a3e784d501d8aaba759b9cf0fdefb4b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4956d8fb4a36562deafb7402277da70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af4956d8fb4a36562deafb7402277da70">OFS_UCAxIFG__UART_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a></td></tr>
<tr class="separator:af4956d8fb4a36562deafb7402277da70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7599ed7e68462e403916fb36c32d35e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac7599ed7e68462e403916fb36c32d35e">OFS_UCAxIFG__UART_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>+1</td></tr>
<tr class="separator:ac7599ed7e68462e403916fb36c32d35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f56e31e51662cba2fb08f0c629b91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a76f56e31e51662cba2fb08f0c629b91b">OFS_UCAxIV</a>&#160;&#160;&#160;(0x001E)       /* USCI Ax Interrupt Vector Register */</td></tr>
<tr class="separator:a76f56e31e51662cba2fb08f0c629b91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:a02d91e2d6876f4f3c7c14c8a61a91617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e6cef5791f82c7b1f3104493c4858b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af9e6cef5791f82c7b1f3104493c4858b">OFS_UCAxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td></tr>
<tr class="separator:af9e6cef5791f82c7b1f3104493c4858b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670e192419b026c3211de596e4ca1bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a670e192419b026c3211de596e4ca1bd0">OFS_UCAxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a670e192419b026c3211de596e4ca1bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf6820632b09d500a8482112947c8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aadf6820632b09d500a8482112947c8d3">OFS_UCAxCTL0__SPI</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:aadf6820632b09d500a8482112947c8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97acb658cf42164f723264e1aba1937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa97acb658cf42164f723264e1aba1937">OFS_UCAxCTL1__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:aa97acb658cf42164f723264e1aba1937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace430f953b96334cf1f9639a9e676c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:ace430f953b96334cf1f9639a9e676c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1c6f5fa62ec82a06dac959b0d3b20917">OFS_UCAxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td></tr>
<tr class="separator:a1c6f5fa62ec82a06dac959b0d3b20917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b910a30af8d11b60d25f789453acc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a71b910a30af8d11b60d25f789453acc3">OFS_UCAxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td></tr>
<tr class="separator:a71b910a30af8d11b60d25f789453acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabda61a042693563ed455794f82f7b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aabda61a042693563ed455794f82f7b16">OFS_UCAxBR0__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:aabda61a042693563ed455794f82f7b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b30a9fef29904d45ddeaaf4c648804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a56b30a9fef29904d45ddeaaf4c648804">OFS_UCAxBR1__SPI</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:a56b30a9fef29904d45ddeaaf4c648804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3160e1464221ad57d5ec28cbf4c0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aab3160e1464221ad57d5ec28cbf4c0b2">OFS_UCAxSTATW__SPI</a>&#160;&#160;&#160;(0x000A)</td></tr>
<tr class="separator:aab3160e1464221ad57d5ec28cbf4c0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>&#160;&#160;&#160;(0x000C)</td></tr>
<tr class="separator:ac0823a601f8826b0f0b1358ef8b320c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ededfa7420483ef23394aaf185d741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac8ededfa7420483ef23394aaf185d741">OFS_UCAxRXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a></td></tr>
<tr class="separator:ac8ededfa7420483ef23394aaf185d741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164fb8e2383b1fa719a02f062685768c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a164fb8e2383b1fa719a02f062685768c">OFS_UCAxRXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>+1</td></tr>
<tr class="separator:a164fb8e2383b1fa719a02f062685768c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>&#160;&#160;&#160;(0x000E)</td></tr>
<tr class="separator:aa7a4c6bbb54b0f5272bde4e545658694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a6b4f3cb93bea9c5f9acd26346042c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a04a6b4f3cb93bea9c5f9acd26346042c">OFS_UCAxTXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a></td></tr>
<tr class="separator:a04a6b4f3cb93bea9c5f9acd26346042c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47459defe879eb616497a9237fd33767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a47459defe879eb616497a9237fd33767">OFS_UCAxTXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>+1</td></tr>
<tr class="separator:a47459defe879eb616497a9237fd33767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97717a8a7c0f2c4668736f2d694937f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97717a8a7c0f2c4668736f2d694937f5">OFS_UCAxIE__SPI</a>&#160;&#160;&#160;(0x001A)</td></tr>
<tr class="separator:a97717a8a7c0f2c4668736f2d694937f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a94327b6700a6986ea23f3d487b26bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7a94327b6700a6986ea23f3d487b26bf">OFS_UCAxIFG__SPI</a>&#160;&#160;&#160;(0x001C)</td></tr>
<tr class="separator:a7a94327b6700a6986ea23f3d487b26bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2e7b6b3f049ab9bd56dce1f3de0ddc66">OFS_UCAxIV__SPI</a>&#160;&#160;&#160;(0x001E)</td></tr>
<tr class="separator:a2e7b6b3f049ab9bd56dce1f3de0ddc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:ac2ad9365c8d69203e096b5335ca02ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b9887f1d951195d3b83dadfef76655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a26b9887f1d951195d3b83dadfef76655">OFS_UCBxCTLW0__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td></tr>
<tr class="separator:a26b9887f1d951195d3b83dadfef76655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5dd37faedb942a5e126c3cc3fb0b8cf9">OFS_UCBxCTLW0__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td></tr>
<tr class="separator:a5dd37faedb942a5e126c3cc3fb0b8cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6a356276a03290e0dd6b2d13d38a02f2">OFS_UCBxCTL0__SPI</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:a6a356276a03290e0dd6b2d13d38a02f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f672c533109f3ad443a3ae67deea93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a38f672c533109f3ad443a3ae67deea93">OFS_UCBxCTL1__SPI</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:a38f672c533109f3ad443a3ae67deea93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a2f2c8e5ea8af3fcd446cf7301146c05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af6f7f43851c7b697c8818d810f3e1bbe">OFS_UCBxBRW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td></tr>
<tr class="separator:af6f7f43851c7b697c8818d810f3e1bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5f197cb50962e2f4a45ee7a7de5e7f78">OFS_UCBxBRW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td></tr>
<tr class="separator:a5f197cb50962e2f4a45ee7a7de5e7f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500c87d7e55290ad0a96fd2d355314c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a500c87d7e55290ad0a96fd2d355314c9">OFS_UCBxBR0__SPI</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a500c87d7e55290ad0a96fd2d355314c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afbb5eade8f981e5d2d1a00c3b8852fce">OFS_UCBxBR1__SPI</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:afbb5eade8f981e5d2d1a00c3b8852fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b1afc5fb4ff6b7a922ce5cf64c3d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a40b1afc5fb4ff6b7a922ce5cf64c3d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8bea863d4a8946dc863729c9be81452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa8bea863d4a8946dc863729c9be81452">OFS_UCBxSTATW__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a></td></tr>
<tr class="separator:aa8bea863d4a8946dc863729c9be81452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408ec20658efefd807d8ff61e590f93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a408ec20658efefd807d8ff61e590f93e">OFS_UCBxSTATW__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>+1</td></tr>
<tr class="separator:a408ec20658efefd807d8ff61e590f93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce953b222f039b124d264b3fd24aa1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>&#160;&#160;&#160;(0x000C)</td></tr>
<tr class="separator:acce953b222f039b124d264b3fd24aa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab754fb01cbe2b108df196f5c6a1391c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab754fb01cbe2b108df196f5c6a1391c1">OFS_UCBxRXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a></td></tr>
<tr class="separator:ab754fb01cbe2b108df196f5c6a1391c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e225d1e90175e19989dbf644545c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac0e225d1e90175e19989dbf644545c75">OFS_UCBxRXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>+1</td></tr>
<tr class="separator:ac0e225d1e90175e19989dbf644545c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>&#160;&#160;&#160;(0x000E)</td></tr>
<tr class="separator:a26798c2aecc80db4b7b862f9eed93ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91da03309b8e0770ca86c8be2e23d3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a91da03309b8e0770ca86c8be2e23d3d7">OFS_UCBxTXBUF__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a></td></tr>
<tr class="separator:a91da03309b8e0770ca86c8be2e23d3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf39d1276bc4cd2ed22996bb8c0ec111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acf39d1276bc4cd2ed22996bb8c0ec111">OFS_UCBxTXBUF__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>+1</td></tr>
<tr class="separator:acf39d1276bc4cd2ed22996bb8c0ec111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>&#160;&#160;&#160;(0x002A)</td></tr>
<tr class="separator:ae76b9444480e97b1b278c44b7f0f5a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29037a3ba6840059d6ff60589cc53e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a29037a3ba6840059d6ff60589cc53e1d">OFS_UCBxIE__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a></td></tr>
<tr class="separator:a29037a3ba6840059d6ff60589cc53e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fb99127d3cd7a7f9ec7c4fd5c6a467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a49fb99127d3cd7a7f9ec7c4fd5c6a467">OFS_UCBxIE__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>+1</td></tr>
<tr class="separator:a49fb99127d3cd7a7f9ec7c4fd5c6a467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>&#160;&#160;&#160;(0x002C)</td></tr>
<tr class="separator:a83aa0cfbbdb76b1afd251657b4c8d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e35c21a48d38600c1580b43d8722bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5e35c21a48d38600c1580b43d8722bcb">OFS_UCBxIFG__SPI_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a></td></tr>
<tr class="separator:a5e35c21a48d38600c1580b43d8722bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0baec68b56e76102dd553673ce39b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac0baec68b56e76102dd553673ce39b51">OFS_UCBxIFG__SPI_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>+1</td></tr>
<tr class="separator:ac0baec68b56e76102dd553673ce39b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3c007588a9632bb72540e83f69c879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9c3c007588a9632bb72540e83f69c879">OFS_UCBxIV__SPI</a>&#160;&#160;&#160;(0x002E)</td></tr>
<tr class="separator:a9c3c007588a9632bb72540e83f69c879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c03726ba5ccaf7985cb43e67be0761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>&#160;&#160;&#160;(0x0000)       /* USCI Bx Control Word Register 0 */</td></tr>
<tr class="separator:a06c03726ba5ccaf7985cb43e67be0761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a00d0bc7f764b54f2dc07e285b8613f22">OFS_UCBxCTLW0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td></tr>
<tr class="separator:a00d0bc7f764b54f2dc07e285b8613f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edaf10dceb8d4294e20296fe85663dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9edaf10dceb8d4294e20296fe85663dc">OFS_UCBxCTLW0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td></tr>
<tr class="separator:a9edaf10dceb8d4294e20296fe85663dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371f5305eafd8f08b97969dab2351627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a371f5305eafd8f08b97969dab2351627">OFS_UCBxCTL0</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:a371f5305eafd8f08b97969dab2351627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa44bd49e3af9caf3ce3e9005c7318eb5">OFS_UCBxCTL1</a>&#160;&#160;&#160;(0x0000)</td></tr>
<tr class="separator:aa44bd49e3af9caf3ce3e9005c7318eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7aee76ea210b57f376ea5ecf8ea90655">UCBxCTL1</a>&#160;&#160;&#160;UCBxCTLW0_L    /* USCI Bx Control Register 1 */</td></tr>
<tr class="separator:a7aee76ea210b57f376ea5ecf8ea90655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad5ad20b2123ddfbe31c9a5ce540fbfc2">UCBxCTL0</a>&#160;&#160;&#160;UCBxCTLW0_H    /* USCI Bx Control Register 0 */</td></tr>
<tr class="separator:ad5ad20b2123ddfbe31c9a5ce540fbfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5214b348fae2457c3f78a6bb5607679d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>&#160;&#160;&#160;(0x0002)       /* USCI Bx Control Word Register 1 */</td></tr>
<tr class="separator:a5214b348fae2457c3f78a6bb5607679d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac03ad3bac9acbbea54bfcd0467829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acac03ad3bac9acbbea54bfcd0467829a">OFS_UCBxCTLW1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a></td></tr>
<tr class="separator:acac03ad3bac9acbbea54bfcd0467829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e2ce358cf4ce75e42e0f5dc0fbf94dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1e2ce358cf4ce75e42e0f5dc0fbf94dd">OFS_UCBxCTLW1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>+1</td></tr>
<tr class="separator:a1e2ce358cf4ce75e42e0f5dc0fbf94dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>&#160;&#160;&#160;(0x0006)       /* USCI Bx Baud Word Rate 0 */</td></tr>
<tr class="separator:a2dd1dd8f9fbde1b7a60725d5b701db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe89872aefe60617ac21f42402d28db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abe89872aefe60617ac21f42402d28db3">OFS_UCBxBRW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td></tr>
<tr class="separator:abe89872aefe60617ac21f42402d28db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5a0806f7da0d6f0f1e5a99ea226a89e4">OFS_UCBxBRW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td></tr>
<tr class="separator:a5a0806f7da0d6f0f1e5a99ea226a89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70af776a998ffaee4e57e8d1a24914f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a70af776a998ffaee4e57e8d1a24914f9">OFS_UCBxBR0</a>&#160;&#160;&#160;(0x0006)</td></tr>
<tr class="separator:a70af776a998ffaee4e57e8d1a24914f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc4b6bcbf73a62f10503f609824c795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abdc4b6bcbf73a62f10503f609824c795">OFS_UCBxBR1</a>&#160;&#160;&#160;(0x0007)</td></tr>
<tr class="separator:abdc4b6bcbf73a62f10503f609824c795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3beeacbb80bcf3b5df8cafaa468a84ee">UCBxBR0</a>&#160;&#160;&#160;UCBxBRW_L      /* USCI Bx Baud Rate 0 */</td></tr>
<tr class="separator:a3beeacbb80bcf3b5df8cafaa468a84ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3d66f8b9a1459017249bb3aa26daccfe">UCBxBR1</a>&#160;&#160;&#160;UCBxBRW_H      /* USCI Bx Baud Rate 1 */</td></tr>
<tr class="separator:a3d66f8b9a1459017249bb3aa26daccfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723fb32b6641d53ffa76f22a0dcc174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>&#160;&#160;&#160;(0x0008)       /* USCI Bx Status Word Register */</td></tr>
<tr class="separator:a723fb32b6641d53ffa76f22a0dcc174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3764e8aa427027e71cdee40ba6efcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab3764e8aa427027e71cdee40ba6efcd6">OFS_UCBxSTATW_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a></td></tr>
<tr class="separator:ab3764e8aa427027e71cdee40ba6efcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce58cea0c326d03f7f1166be569b03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7ce58cea0c326d03f7f1166be569b03f">OFS_UCBxSTATW_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>+1</td></tr>
<tr class="separator:a7ce58cea0c326d03f7f1166be569b03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dc7486273820883a9a703cd2987fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa7dc7486273820883a9a703cd2987fc8">OFS_UCBxSTATW__I2C</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:aa7dc7486273820883a9a703cd2987fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c46c2850bda8dfceb28b27d45289cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae3c46c2850bda8dfceb28b27d45289cc">OFS_UCBxSTAT__I2C</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:ae3c46c2850bda8dfceb28b27d45289cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8604ff6e88c3683c6db8e6cf0aac1776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8604ff6e88c3683c6db8e6cf0aac1776">OFS_UCBxBCNT__I2C</a>&#160;&#160;&#160;(0x0009)</td></tr>
<tr class="separator:a8604ff6e88c3683c6db8e6cf0aac1776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab190f5ce6337364e9cd122bd5d3303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1ab190f5ce6337364e9cd122bd5d3303">UCBxSTAT</a>&#160;&#160;&#160;UCBxSTATW_L    /* USCI Bx Status Register */</td></tr>
<tr class="separator:a1ab190f5ce6337364e9cd122bd5d3303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fabcb4a17e5c8559e4f747aa5649254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4fabcb4a17e5c8559e4f747aa5649254">UCBxBCNT</a>&#160;&#160;&#160;UCBxSTATW_H    /* USCI Bx Byte Counter Register */</td></tr>
<tr class="separator:a4fabcb4a17e5c8559e4f747aa5649254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40328014a78c8ae8cece266788091ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>&#160;&#160;&#160;(0x000A)       /* USCI Bx Byte Counter Threshold Register */</td></tr>
<tr class="separator:a40328014a78c8ae8cece266788091ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1f61733167df4e0ed79d1c7c7b0d8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ade1f61733167df4e0ed79d1c7c7b0d8d">OFS_UCBxTBCNT_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a></td></tr>
<tr class="separator:ade1f61733167df4e0ed79d1c7c7b0d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac736bb0916deb8e63328c541f6c5598f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac736bb0916deb8e63328c541f6c5598f">OFS_UCBxTBCNT_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>+1</td></tr>
<tr class="separator:ac736bb0916deb8e63328c541f6c5598f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a857d0ad560c22248331d38f16d7092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>&#160;&#160;&#160;(0x000C)       /* USCI Bx Receive Buffer */</td></tr>
<tr class="separator:a857d0ad560c22248331d38f16d7092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e5881a7538fe39c159673c37c13ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a95e5881a7538fe39c159673c37c13ae0">OFS_UCBxRXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a></td></tr>
<tr class="separator:a95e5881a7538fe39c159673c37c13ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360abc49c6b944cb588e654c6ebf3417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a360abc49c6b944cb588e654c6ebf3417">OFS_UCBxRXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>+1</td></tr>
<tr class="separator:a360abc49c6b944cb588e654c6ebf3417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>&#160;&#160;&#160;(0x000E)       /* USCI Bx Transmit Buffer */</td></tr>
<tr class="separator:a754d0fb67d3fca33f0411d5f46a683d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5f4dc46477e7c97284eca13be6fd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af5f4dc46477e7c97284eca13be6fd211">OFS_UCBxTXBUF_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a></td></tr>
<tr class="separator:af5f4dc46477e7c97284eca13be6fd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bdae5612af84959fc13c45b5d7f287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a02bdae5612af84959fc13c45b5d7f287">OFS_UCBxTXBUF_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>+1</td></tr>
<tr class="separator:a02bdae5612af84959fc13c45b5d7f287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b38448c776d37b3fcb9b0d0d42ea83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>&#160;&#160;&#160;(0x0014)       /* USCI Bx I2C Own Address 0 */</td></tr>
<tr class="separator:ac4b38448c776d37b3fcb9b0d0d42ea83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fab9c77f085bcca2a6103c991ad898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a78fab9c77f085bcca2a6103c991ad898">OFS_UCBxI2COA0_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a></td></tr>
<tr class="separator:a78fab9c77f085bcca2a6103c991ad898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c21900d9128f2c13202112ad32f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad5c21900d9128f2c13202112ad32f6a8">OFS_UCBxI2COA0_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>+1</td></tr>
<tr class="separator:ad5c21900d9128f2c13202112ad32f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0498c1e43a856ad0506b81c06ec813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>&#160;&#160;&#160;(0x0016)       /* USCI Bx I2C Own Address 1 */</td></tr>
<tr class="separator:aeb0498c1e43a856ad0506b81c06ec813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c8fc2c6c94abd5686933263c02c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a71c8fc2c6c94abd5686933263c02c8d6">OFS_UCBxI2COA1_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a></td></tr>
<tr class="separator:a71c8fc2c6c94abd5686933263c02c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8eac44e7342ee34e8c8f55fa6f8e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adb8eac44e7342ee34e8c8f55fa6f8e0b">OFS_UCBxI2COA1_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>+1</td></tr>
<tr class="separator:adb8eac44e7342ee34e8c8f55fa6f8e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cf9cbecb662da96e1fc69fde10a9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>&#160;&#160;&#160;(0x0018)       /* USCI Bx I2C Own Address 2 */</td></tr>
<tr class="separator:a44cf9cbecb662da96e1fc69fde10a9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cbcc2288fef362dc3cc1890ac27448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac5cbcc2288fef362dc3cc1890ac27448">OFS_UCBxI2COA2_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a></td></tr>
<tr class="separator:ac5cbcc2288fef362dc3cc1890ac27448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4857c3ea5be0dc0b34cd0cf0a523e474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4857c3ea5be0dc0b34cd0cf0a523e474">OFS_UCBxI2COA2_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>+1</td></tr>
<tr class="separator:a4857c3ea5be0dc0b34cd0cf0a523e474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1f32836949e88a9045263b17311bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>&#160;&#160;&#160;(0x001A)       /* USCI Bx I2C Own Address 3 */</td></tr>
<tr class="separator:a7e1f32836949e88a9045263b17311bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512a862c316dc81103f20a8101bdf232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a512a862c316dc81103f20a8101bdf232">OFS_UCBxI2COA3_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a></td></tr>
<tr class="separator:a512a862c316dc81103f20a8101bdf232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5026e826b4d1b99721fcf4707c25d955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5026e826b4d1b99721fcf4707c25d955">OFS_UCBxI2COA3_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>+1</td></tr>
<tr class="separator:a5026e826b4d1b99721fcf4707c25d955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3fcc5724ff4bc6375031a3d942972c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>&#160;&#160;&#160;(0x001C)       /* USCI Bx Received Address Register */</td></tr>
<tr class="separator:a5c3fcc5724ff4bc6375031a3d942972c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ac4edef6f35c9355fb63090494c318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab8ac4edef6f35c9355fb63090494c318">OFS_UCBxADDRX_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a></td></tr>
<tr class="separator:ab8ac4edef6f35c9355fb63090494c318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c3bc397ae9123d149ccd37b8f4ced4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a89c3bc397ae9123d149ccd37b8f4ced4">OFS_UCBxADDRX_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>+1</td></tr>
<tr class="separator:a89c3bc397ae9123d149ccd37b8f4ced4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac457f7f46b4f754996b84de0c0c5c555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>&#160;&#160;&#160;(0x001E)       /* USCI Bx Address Mask Register */</td></tr>
<tr class="separator:ac457f7f46b4f754996b84de0c0c5c555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f37b5a71f3d8927c3b95c18dbab599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac6f37b5a71f3d8927c3b95c18dbab599">OFS_UCBxADDMASK_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a></td></tr>
<tr class="separator:ac6f37b5a71f3d8927c3b95c18dbab599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608a3c32f45fe0acdf002aa7047e8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a608a3c32f45fe0acdf002aa7047e8711">OFS_UCBxADDMASK_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>+1</td></tr>
<tr class="separator:a608a3c32f45fe0acdf002aa7047e8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>&#160;&#160;&#160;(0x0020)       /* USCI Bx I2C Slave Address */</td></tr>
<tr class="separator:a7cf9338656bb86d8ad1ec938b9c24962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb0a4819eb2657514069574fb8d49d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acfb0a4819eb2657514069574fb8d49d3">OFS_UCBxI2CSA_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td></tr>
<tr class="separator:acfb0a4819eb2657514069574fb8d49d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab4df5ae9d5e9489e846af0c6bf67229b">OFS_UCBxI2CSA_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td></tr>
<tr class="separator:ab4df5ae9d5e9489e846af0c6bf67229b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab358e6f685aacf496912341db6679c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>&#160;&#160;&#160;(0x002A)       /* USCI Bx Interrupt Enable Register */</td></tr>
<tr class="separator:ab358e6f685aacf496912341db6679c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada16816c16c8dcf93adc8a310f412348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ada16816c16c8dcf93adc8a310f412348">OFS_UCBxIE_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a></td></tr>
<tr class="separator:ada16816c16c8dcf93adc8a310f412348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4aa48c7a0165e8446c2f4161174741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acd4aa48c7a0165e8446c2f4161174741">OFS_UCBxIE_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>+1</td></tr>
<tr class="separator:acd4aa48c7a0165e8446c2f4161174741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>&#160;&#160;&#160;(0x002C)       /* USCI Bx Interrupt Flags Register */</td></tr>
<tr class="separator:a2fa6ac94204d41c99b88ebcc6a055ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1767f01b85c1d7cc6a6e77b7ba6e467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac1767f01b85c1d7cc6a6e77b7ba6e467">OFS_UCBxIFG_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a></td></tr>
<tr class="separator:ac1767f01b85c1d7cc6a6e77b7ba6e467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4823ac0e18692f7a40ee5c96af75e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7e4823ac0e18692f7a40ee5c96af75e9">OFS_UCBxIFG_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>+1</td></tr>
<tr class="separator:a7e4823ac0e18692f7a40ee5c96af75e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9aff7c640b798f8d8ae66f6fb5360a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>&#160;&#160;&#160;(0x002A)</td></tr>
<tr class="separator:ab9aff7c640b798f8d8ae66f6fb5360a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de32715cec579cf00fa0f5250b0d1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8de32715cec579cf00fa0f5250b0d1df">OFS_UCBxIE__I2C_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a></td></tr>
<tr class="separator:a8de32715cec579cf00fa0f5250b0d1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c21eb41b4581586af9a595edaa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aabb1c21eb41b4581586af9a595edaa94">OFS_UCBxIE__I2C_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>+1</td></tr>
<tr class="separator:aabb1c21eb41b4581586af9a595edaa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaff2f6c81eb021bbd28b3aede4c5dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>&#160;&#160;&#160;(0x002C)</td></tr>
<tr class="separator:afaff2f6c81eb021bbd28b3aede4c5dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7d70fa7a11d88d7c488bc8a892cbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ada7d70fa7a11d88d7c488bc8a892cbad">OFS_UCBxIFG__I2C_L</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a></td></tr>
<tr class="separator:ada7d70fa7a11d88d7c488bc8a892cbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ba41de9c453a73b38c1c67c8d8826f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab4ba41de9c453a73b38c1c67c8d8826f">OFS_UCBxIFG__I2C_H</a>&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>+1</td></tr>
<tr class="separator:ab4ba41de9c453a73b38c1c67c8d8826f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7214df9d541d04b35d1bfe081caa545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa7214df9d541d04b35d1bfe081caa545">OFS_UCBxIV</a>&#160;&#160;&#160;(0x002E)       /* USCI Bx Interrupt Vector Register */</td></tr>
<tr class="separator:aa7214df9d541d04b35d1bfe081caa545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c">UCPEN</a>&#160;&#160;&#160;(0x8000)       /* Async. Mode: Parity enable */</td></tr>
<tr class="separator:a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05da44320219dcbc56214c9fd424a219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219">UCPAR</a>&#160;&#160;&#160;(0x4000)       /* Async. Mode: Parity     0:odd / 1:even */</td></tr>
<tr class="separator:a05da44320219dcbc56214c9fd424a219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199ca0dc5cd21e551af5c23d9beec934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934">UCMSB</a>&#160;&#160;&#160;(0x2000)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td></tr>
<tr class="separator:a199ca0dc5cd21e551af5c23d9beec934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4">UC7BIT</a>&#160;&#160;&#160;(0x1000)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td></tr>
<tr class="separator:ad69178fe7f891cc7fa438e804cbf92a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17059906b161d93c430b7ee875e0f356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356">UCSPB</a>&#160;&#160;&#160;(0x0800)       /* Async. Mode: Stop Bits  0:one / 1: two */</td></tr>
<tr class="separator:a17059906b161d93c430b7ee875e0f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a42f9ff56e2a51f5f23172d9e022eb9d3">UCMODE1</a>&#160;&#160;&#160;(0x0400)       /* Async. Mode: USCI Mode 1 */</td></tr>
<tr class="separator:a42f9ff56e2a51f5f23172d9e022eb9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae7c62a73b40e065045c7ce2c2dc4ee54">UCMODE0</a>&#160;&#160;&#160;(0x0200)       /* Async. Mode: USCI Mode 0 */</td></tr>
<tr class="separator:ae7c62a73b40e065045c7ce2c2dc4ee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5">UCSYNC</a>&#160;&#160;&#160;(0x0100)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td></tr>
<tr class="separator:a13fabf0a0544eb82d9e0896ef8e818c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847437387b4f7e066bece3a6d16dd629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a847437387b4f7e066bece3a6d16dd629">UCSSEL1</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td></tr>
<tr class="separator:a847437387b4f7e066bece3a6d16dd629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf16135c2738ff3fc116ad82cf48c196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abf16135c2738ff3fc116ad82cf48c196">UCSSEL0</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td></tr>
<tr class="separator:abf16135c2738ff3fc116ad82cf48c196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54706b57b264155a533ba8673b8ed96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96">UCRXEIE</a>&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td></tr>
<tr class="separator:ae54706b57b264155a533ba8673b8ed96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc">UCBRKIE</a>&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td></tr>
<tr class="separator:ac4f7aaa4d67ed80a4099d40e2dde3ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d58a8e741c77478dafc016c41fd57b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2">UCDORM</a>&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td></tr>
<tr class="separator:a6d58a8e741c77478dafc016c41fd57b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaeea39b1576322937c0b9fb40f25def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def">UCTXADDR</a>&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td></tr>
<tr class="separator:acaeea39b1576322937c0b9fb40f25def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cabfd22bb4e9eeec238096778f3481a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a">UCTXBRK</a>&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td></tr>
<tr class="separator:a0cabfd22bb4e9eeec238096778f3481a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td></tr>
<tr class="separator:a5ed16d537b5b0bc2315389cea834a1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ad21136e361b888d22330da22af809e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6ad21136e361b888d22330da22af809e">UCSSEL1_L</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td></tr>
<tr class="separator:a6ad21136e361b888d22330da22af809e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f24e03349142905c48d72610eaa7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a90f24e03349142905c48d72610eaa7d2">UCSSEL0_L</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td></tr>
<tr class="separator:a90f24e03349142905c48d72610eaa7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4913f71d3ad6a689345ca64ab3a9815a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4913f71d3ad6a689345ca64ab3a9815a">UCRXEIE_L</a>&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td></tr>
<tr class="separator:a4913f71d3ad6a689345ca64ab3a9815a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ee51d61bdb3d9df1f05e8e36fff01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a73ee51d61bdb3d9df1f05e8e36fff01c">UCBRKIE_L</a>&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td></tr>
<tr class="separator:a73ee51d61bdb3d9df1f05e8e36fff01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd4603aea7a1f2f97fe341108e3649d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0cd4603aea7a1f2f97fe341108e3649d">UCDORM_L</a>&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td></tr>
<tr class="separator:a0cd4603aea7a1f2f97fe341108e3649d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b78b4e0d70bbb64687107fbdb5fe927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8b78b4e0d70bbb64687107fbdb5fe927">UCTXADDR_L</a>&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td></tr>
<tr class="separator:a8b78b4e0d70bbb64687107fbdb5fe927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec3388fe3a1fd66bbf192dbc57d5528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1ec3388fe3a1fd66bbf192dbc57d5528">UCTXBRK_L</a>&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td></tr>
<tr class="separator:a1ec3388fe3a1fd66bbf192dbc57d5528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9de182e755fc7ffd9b3f543fc6f52f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab9de182e755fc7ffd9b3f543fc6f52f2">UCSWRST_L</a>&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td></tr>
<tr class="separator:ab9de182e755fc7ffd9b3f543fc6f52f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a25e4ba8c2573e3a658e30f882c110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a34a25e4ba8c2573e3a658e30f882c110">UCPEN_H</a>&#160;&#160;&#160;(0x0080)       /* Async. Mode: Parity enable */</td></tr>
<tr class="separator:a34a25e4ba8c2573e3a658e30f882c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40feb435070c3e94cc11bdd9011e8b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a40feb435070c3e94cc11bdd9011e8b81">UCPAR_H</a>&#160;&#160;&#160;(0x0040)       /* Async. Mode: Parity     0:odd / 1:even */</td></tr>
<tr class="separator:a40feb435070c3e94cc11bdd9011e8b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6562daedbc1af28302e85e1777483fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6562daedbc1af28302e85e1777483fb3">UCMSB_H</a>&#160;&#160;&#160;(0x0020)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td></tr>
<tr class="separator:a6562daedbc1af28302e85e1777483fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5e51ac1412af742c2647ea69eb3be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adf5e51ac1412af742c2647ea69eb3be4">UC7BIT_H</a>&#160;&#160;&#160;(0x0010)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td></tr>
<tr class="separator:adf5e51ac1412af742c2647ea69eb3be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4655f7900a8bc3bc6b9f13f4f152116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad4655f7900a8bc3bc6b9f13f4f152116">UCSPB_H</a>&#160;&#160;&#160;(0x0008)       /* Async. Mode: Stop Bits  0:one / 1: two */</td></tr>
<tr class="separator:ad4655f7900a8bc3bc6b9f13f4f152116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec79a2e94f6de6d5ffdcace34f7ad8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aec79a2e94f6de6d5ffdcace34f7ad8f2">UCMODE1_H</a>&#160;&#160;&#160;(0x0004)       /* Async. Mode: USCI Mode 1 */</td></tr>
<tr class="separator:aec79a2e94f6de6d5ffdcace34f7ad8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da843935b66d01d92a8ab534acfb1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8da843935b66d01d92a8ab534acfb1f4">UCMODE0_H</a>&#160;&#160;&#160;(0x0002)       /* Async. Mode: USCI Mode 0 */</td></tr>
<tr class="separator:a8da843935b66d01d92a8ab534acfb1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8baa5a3b2ac5e0b1407e178918a0d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af8baa5a3b2ac5e0b1407e178918a0d59">UCSYNC_H</a>&#160;&#160;&#160;(0x0001)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td></tr>
<tr class="separator:af8baa5a3b2ac5e0b1407e178918a0d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a51ab25e3e65cd1bb9863b0e6d0b7b6bd">UCCKPH</a>&#160;&#160;&#160;(0x8000)       /* Sync. Mode: Clock Phase */</td></tr>
<tr class="separator:a51ab25e3e65cd1bb9863b0e6d0b7b6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab4313a6c37c97ba5cdba16c4ca56b517">UCCKPL</a>&#160;&#160;&#160;(0x4000)       /* Sync. Mode: Clock Polarity */</td></tr>
<tr class="separator:ab4313a6c37c97ba5cdba16c4ca56b517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83010f7d75e7283b79244ce5a4fa7870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a83010f7d75e7283b79244ce5a4fa7870">UCMST</a>&#160;&#160;&#160;(0x0800)       /* Sync. Mode: Master Select */</td></tr>
<tr class="separator:a83010f7d75e7283b79244ce5a4fa7870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ee71255420290478cab23fbce237f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a79ee71255420290478cab23fbce237f7">UCSTEM</a>&#160;&#160;&#160;(0x0002)       /* USCI STE Mode */</td></tr>
<tr class="separator:a79ee71255420290478cab23fbce237f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7aaa4e5d0a84cda0e759fe84dc059a75">UCA10</a>&#160;&#160;&#160;(0x8000)       /* 10-bit Address Mode */</td></tr>
<tr class="separator:a7aaa4e5d0a84cda0e759fe84dc059a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6eb866cf9b13ba1891a0184afa7ca19b">UCSLA10</a>&#160;&#160;&#160;(0x4000)       /* 10-bit Slave Address Mode */</td></tr>
<tr class="separator:a6eb866cf9b13ba1891a0184afa7ca19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678176f3eb3226c0bb5bd5812e553b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a678176f3eb3226c0bb5bd5812e553b07">UCMM</a>&#160;&#160;&#160;(0x2000)       /* Multi-Master Environment */</td></tr>
<tr class="separator:a678176f3eb3226c0bb5bd5812e553b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbef7c6bc9c25d0823ecdba5178877a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9fbef7c6bc9c25d0823ecdba5178877a">UCTXACK</a>&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td></tr>
<tr class="separator:a9fbef7c6bc9c25d0823ecdba5178877a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a311c1dc057c97e3b6e6e8fafaa82ffcd">UCTR</a>&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td></tr>
<tr class="separator:a311c1dc057c97e3b6e6e8fafaa82ffcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9047505c0b45bd40203b5bcb99c0f9e4">UCTXNACK</a>&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td></tr>
<tr class="separator:a9047505c0b45bd40203b5bcb99c0f9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4f09a606879b645c1a3fd42d9cf30b97">UCTXSTP</a>&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td></tr>
<tr class="separator:a4f09a606879b645c1a3fd42d9cf30b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a29b01fc2d0d6715b33ba6f2d2a4e5e02">UCTXSTT</a>&#160;&#160;&#160;(0x0002)       /* Transmit START */</td></tr>
<tr class="separator:a29b01fc2d0d6715b33ba6f2d2a4e5e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bd019eedee5df8b37f9f894edb868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab05bd019eedee5df8b37f9f894edb868">UCTXACK_L</a>&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td></tr>
<tr class="separator:ab05bd019eedee5df8b37f9f894edb868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a94f451679111344a4acd7c8a661a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a86a94f451679111344a4acd7c8a661a2">UCTR_L</a>&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td></tr>
<tr class="separator:a86a94f451679111344a4acd7c8a661a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f159a3f085c2c18b9e3dfc07d96a5a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2f159a3f085c2c18b9e3dfc07d96a5a2">UCTXNACK_L</a>&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td></tr>
<tr class="separator:a2f159a3f085c2c18b9e3dfc07d96a5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f96208f0501aabdb8a0b4a45079774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a12f96208f0501aabdb8a0b4a45079774">UCTXSTP_L</a>&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td></tr>
<tr class="separator:a12f96208f0501aabdb8a0b4a45079774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87be2c58cc91c9830bf24f4a3d934cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad87be2c58cc91c9830bf24f4a3d934cb">UCTXSTT_L</a>&#160;&#160;&#160;(0x0002)       /* Transmit START */</td></tr>
<tr class="separator:ad87be2c58cc91c9830bf24f4a3d934cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba9f907dade4f19739ea291d64ae3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3ba9f907dade4f19739ea291d64ae3b4">UCA10_H</a>&#160;&#160;&#160;(0x0080)       /* 10-bit Address Mode */</td></tr>
<tr class="separator:a3ba9f907dade4f19739ea291d64ae3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4ba73a83a70f37db61844942a561f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3a4ba73a83a70f37db61844942a561f6">UCSLA10_H</a>&#160;&#160;&#160;(0x0040)       /* 10-bit Slave Address Mode */</td></tr>
<tr class="separator:a3a4ba73a83a70f37db61844942a561f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc956ab165e98bcd2473b08c3245e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3cc956ab165e98bcd2473b08c3245e8f">UCMM_H</a>&#160;&#160;&#160;(0x0020)       /* Multi-Master Environment */</td></tr>
<tr class="separator:a3cc956ab165e98bcd2473b08c3245e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f02e983d228152bb8491fb6cb0f1228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2f02e983d228152bb8491fb6cb0f1228">UCMODE_0</a>&#160;&#160;&#160;(0x0000)       /* Sync. Mode: USCI Mode: 0 */</td></tr>
<tr class="separator:a2f02e983d228152bb8491fb6cb0f1228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a207fbbe8ef93ccdd9774348ba0794b08">UCMODE_1</a>&#160;&#160;&#160;(0x0200)       /* Sync. Mode: USCI Mode: 1 */</td></tr>
<tr class="separator:a207fbbe8ef93ccdd9774348ba0794b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57df40fcf2c24a4605e30a900d2b239e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a57df40fcf2c24a4605e30a900d2b239e">UCMODE_2</a>&#160;&#160;&#160;(0x0400)       /* Sync. Mode: USCI Mode: 2 */</td></tr>
<tr class="separator:a57df40fcf2c24a4605e30a900d2b239e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760c41f322f6e332a3bf8c5a269e1837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837">UCMODE_3</a>&#160;&#160;&#160;(0x0600)       /* Sync. Mode: USCI Mode: 3 */</td></tr>
<tr class="separator:a760c41f322f6e332a3bf8c5a269e1837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc67af00f443bcf35e6864137fc64056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afc67af00f443bcf35e6864137fc64056">UCSSEL_0</a>&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: 0 */</td></tr>
<tr class="separator:afc67af00f443bcf35e6864137fc64056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c578a990628e924d98da6dffaf0629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a73c578a990628e924d98da6dffaf0629">UCSSEL_1</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: 1 */</td></tr>
<tr class="separator:a73c578a990628e924d98da6dffaf0629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d80b08053e2c8dcad61e17d520da303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1d80b08053e2c8dcad61e17d520da303">UCSSEL_2</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: 2 */</td></tr>
<tr class="separator:a1d80b08053e2c8dcad61e17d520da303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae659974d98f91adde08c264fe5fa8165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165">UCSSEL_3</a>&#160;&#160;&#160;(0x00C0)       /* USCI 0 Clock Source: 3 */</td></tr>
<tr class="separator:ae659974d98f91adde08c264fe5fa8165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a13fa9b9ab47cb8ae4eec8a0ab529b585">UCSSEL__UCLK</a>&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: UCLK */</td></tr>
<tr class="separator:a13fa9b9ab47cb8ae4eec8a0ab529b585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f626fe9582cd1346b2f6835b7b10925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0f626fe9582cd1346b2f6835b7b10925">UCSSEL__ACLK</a>&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: ACLK */</td></tr>
<tr class="separator:a0f626fe9582cd1346b2f6835b7b10925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe57498c220324a8ac4e7e4a46328216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abe57498c220324a8ac4e7e4a46328216">UCSSEL__SMCLK</a>&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: SMCLK */</td></tr>
<tr class="separator:abe57498c220324a8ac4e7e4a46328216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2090ac8c5d7f806402d48542fa9628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628">UCGLIT1</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td></tr>
<tr class="separator:ade2090ac8c5d7f806402d48542fa9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93cf72362993adb61beced50672bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2">UCGLIT0</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td></tr>
<tr class="separator:a0e93cf72362993adb61beced50672bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15">UCGLIT1_L</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td></tr>
<tr class="separator:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf">UCGLIT0_L</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td></tr>
<tr class="separator:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099ec0912beccfe702f247e15ef23245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a099ec0912beccfe702f247e15ef23245">UCETXINT</a>&#160;&#160;&#160;(0x0100)       /* USCI Early UCTXIFG0 */</td></tr>
<tr class="separator:a099ec0912beccfe702f247e15ef23245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e319f36da133c9a18ce7ac8bff1f4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7e319f36da133c9a18ce7ac8bff1f4a4">UCCLTO1</a>&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td></tr>
<tr class="separator:a7e319f36da133c9a18ce7ac8bff1f4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1288af80493511552cc1bc9ee480cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8c1288af80493511552cc1bc9ee480cb">UCCLTO0</a>&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td></tr>
<tr class="separator:a8c1288af80493511552cc1bc9ee480cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7daacac5d5dca8927d61b83a7c65900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad7daacac5d5dca8927d61b83a7c65900">UCSTPNACK</a>&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td></tr>
<tr class="separator:ad7daacac5d5dca8927d61b83a7c65900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6876e7802640c4966395f74e6a0c6c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6876e7802640c4966395f74e6a0c6c7d">UCSWACK</a>&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td></tr>
<tr class="separator:a6876e7802640c4966395f74e6a0c6c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04500b38737a54221405205c552680dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a04500b38737a54221405205c552680dd">UCASTP1</a>&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td></tr>
<tr class="separator:a04500b38737a54221405205c552680dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0eb64e4d2777c8aaa1d38d3cdf599c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aee0eb64e4d2777c8aaa1d38d3cdf599c">UCASTP0</a>&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td></tr>
<tr class="separator:aee0eb64e4d2777c8aaa1d38d3cdf599c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2090ac8c5d7f806402d48542fa9628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628">UCGLIT1</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td></tr>
<tr class="separator:ade2090ac8c5d7f806402d48542fa9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e93cf72362993adb61beced50672bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2">UCGLIT0</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td></tr>
<tr class="separator:a0e93cf72362993adb61beced50672bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d8a38d7a208aded44a67fdef0b5392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a76d8a38d7a208aded44a67fdef0b5392">UCCLTO1_L</a>&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td></tr>
<tr class="separator:a76d8a38d7a208aded44a67fdef0b5392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1cf5887a67b6b3f23ee786c1db7660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aca1cf5887a67b6b3f23ee786c1db7660">UCCLTO0_L</a>&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td></tr>
<tr class="separator:aca1cf5887a67b6b3f23ee786c1db7660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88e3f2c7d34b1b6cdba8c4b6653209c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa88e3f2c7d34b1b6cdba8c4b6653209c">UCSTPNACK_L</a>&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td></tr>
<tr class="separator:aa88e3f2c7d34b1b6cdba8c4b6653209c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c303450a66bab5780a67a11727fd8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8c303450a66bab5780a67a11727fd8ef">UCSWACK_L</a>&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td></tr>
<tr class="separator:a8c303450a66bab5780a67a11727fd8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668476a2fbca32c476e5d9529fea0d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a668476a2fbca32c476e5d9529fea0d9e">UCASTP1_L</a>&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td></tr>
<tr class="separator:a668476a2fbca32c476e5d9529fea0d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5909592b6ff0188b051012f66f0e79a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5909592b6ff0188b051012f66f0e79a6">UCASTP0_L</a>&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td></tr>
<tr class="separator:a5909592b6ff0188b051012f66f0e79a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a29d79cfd4ee60bfd941a04621ad4ae15">UCGLIT1_L</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td></tr>
<tr class="separator:a29d79cfd4ee60bfd941a04621ad4ae15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aee8e9e0091d583f36a73c2faa72ec8bf">UCGLIT0_L</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td></tr>
<tr class="separator:aee8e9e0091d583f36a73c2faa72ec8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2615cfc5a90b1b0838dcb94be5f89df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2615cfc5a90b1b0838dcb94be5f89df1">UCETXINT_H</a>&#160;&#160;&#160;(0x0001)       /* USCI Early UCTXIFG0 */</td></tr>
<tr class="separator:a2615cfc5a90b1b0838dcb94be5f89df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152878110822bf8d0d88196cdee1e41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a152878110822bf8d0d88196cdee1e41b">UCGLIT_0</a>&#160;&#160;&#160;(0x0000)       /* USCI Deglitch time: 0 */</td></tr>
<tr class="separator:a152878110822bf8d0d88196cdee1e41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384e49c6f2331d312d7332b528e2faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac384e49c6f2331d312d7332b528e2faa">UCGLIT_1</a>&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time: 1 */</td></tr>
<tr class="separator:ac384e49c6f2331d312d7332b528e2faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d703e5046307a5f96f650de7f44af28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2d703e5046307a5f96f650de7f44af28">UCGLIT_2</a>&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time: 2 */</td></tr>
<tr class="separator:a2d703e5046307a5f96f650de7f44af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6010003e3ba1204f793fbe2e97c4189d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6010003e3ba1204f793fbe2e97c4189d">UCGLIT_3</a>&#160;&#160;&#160;(0x0003)       /* USCI Deglitch time: 3 */</td></tr>
<tr class="separator:a6010003e3ba1204f793fbe2e97c4189d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435325b518f7a4c0822549764d414564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a435325b518f7a4c0822549764d414564">UCASTP_0</a>&#160;&#160;&#160;(0x0000)       /* USCI Automatic Stop condition generation: 0 */</td></tr>
<tr class="separator:a435325b518f7a4c0822549764d414564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43981b2d12cf3da73977c82e3699afa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a43981b2d12cf3da73977c82e3699afa1">UCASTP_1</a>&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation: 1 */</td></tr>
<tr class="separator:a43981b2d12cf3da73977c82e3699afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d2676ef49d86296e31b29af402b7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a57d2676ef49d86296e31b29af402b7df">UCASTP_2</a>&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation: 2 */</td></tr>
<tr class="separator:a57d2676ef49d86296e31b29af402b7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c4be716e6eb890c25e9c050f31e2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af3c4be716e6eb890c25e9c050f31e2dc">UCASTP_3</a>&#160;&#160;&#160;(0x000C)       /* USCI Automatic Stop condition generation: 3 */</td></tr>
<tr class="separator:af3c4be716e6eb890c25e9c050f31e2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55df3e567715561f8c7954e04fc06a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa55df3e567715561f8c7954e04fc06a4">UCCLTO_0</a>&#160;&#160;&#160;(0x0000)       /* USCI Clock low timeout: 0 */</td></tr>
<tr class="separator:aa55df3e567715561f8c7954e04fc06a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ee9efbf324dd75bc9ded49faff923a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a33ee9efbf324dd75bc9ded49faff923a">UCCLTO_1</a>&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout: 1 */</td></tr>
<tr class="separator:a33ee9efbf324dd75bc9ded49faff923a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbc054809f7d60ef744802f11e6d7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9bbc054809f7d60ef744802f11e6d7ac">UCCLTO_2</a>&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout: 2 */</td></tr>
<tr class="separator:a9bbc054809f7d60ef744802f11e6d7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c582c078ad396a44751d8f1dc8ef60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a58c582c078ad396a44751d8f1dc8ef60">UCCLTO_3</a>&#160;&#160;&#160;(0x00C0)       /* USCI Clock low timeout: 3 */</td></tr>
<tr class="separator:a58c582c078ad396a44751d8f1dc8ef60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ff9df1df88074e62f26d8a6b61e0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad0ff9df1df88074e62f26d8a6b61e0ef">UCBRS7</a>&#160;&#160;&#160;(0x8000)       /* USCI Second Stage Modulation Select 7 */</td></tr>
<tr class="separator:ad0ff9df1df88074e62f26d8a6b61e0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b5658ec246032fa93e33de53096a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af8b5658ec246032fa93e33de53096a0c">UCBRS6</a>&#160;&#160;&#160;(0x4000)       /* USCI Second Stage Modulation Select 6 */</td></tr>
<tr class="separator:af8b5658ec246032fa93e33de53096a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae05b67dced193417b51dc98f1a302ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae05b67dced193417b51dc98f1a302ab5">UCBRS5</a>&#160;&#160;&#160;(0x2000)       /* USCI Second Stage Modulation Select 5 */</td></tr>
<tr class="separator:ae05b67dced193417b51dc98f1a302ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc9f7776a09f3bf517e69aae5b8664c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acc9f7776a09f3bf517e69aae5b8664c0">UCBRS4</a>&#160;&#160;&#160;(0x1000)       /* USCI Second Stage Modulation Select 4 */</td></tr>
<tr class="separator:acc9f7776a09f3bf517e69aae5b8664c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7637d87a9e5d13e39bdaf7eece2a633b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7637d87a9e5d13e39bdaf7eece2a633b">UCBRS3</a>&#160;&#160;&#160;(0x0800)       /* USCI Second Stage Modulation Select 3 */</td></tr>
<tr class="separator:a7637d87a9e5d13e39bdaf7eece2a633b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acc6701b0c6d9c81ae08c96bd7e225aff">UCBRS2</a>&#160;&#160;&#160;(0x0400)       /* USCI Second Stage Modulation Select 2 */</td></tr>
<tr class="separator:acc6701b0c6d9c81ae08c96bd7e225aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac076b7ebd3abd116ea62a8936d517500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac076b7ebd3abd116ea62a8936d517500">UCBRS1</a>&#160;&#160;&#160;(0x0200)       /* USCI Second Stage Modulation Select 1 */</td></tr>
<tr class="separator:ac076b7ebd3abd116ea62a8936d517500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae27903702e6f9ebd4dfbf8fd323c0a88">UCBRS0</a>&#160;&#160;&#160;(0x0100)       /* USCI Second Stage Modulation Select 0 */</td></tr>
<tr class="separator:ae27903702e6f9ebd4dfbf8fd323c0a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4408d07b05a23e57068b1d285503ce60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4408d07b05a23e57068b1d285503ce60">UCBRF3</a>&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td></tr>
<tr class="separator:a4408d07b05a23e57068b1d285503ce60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a40a2661da2e5244abfe5e1c74a3aac4d">UCBRF2</a>&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td></tr>
<tr class="separator:a40a2661da2e5244abfe5e1c74a3aac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17208d428772ae7445f645966181217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a17208d428772ae7445f645966181217a">UCBRF1</a>&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td></tr>
<tr class="separator:a17208d428772ae7445f645966181217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36581e17f67455f5dc03be51ca47025c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a36581e17f67455f5dc03be51ca47025c">UCBRF0</a>&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td></tr>
<tr class="separator:a36581e17f67455f5dc03be51ca47025c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b03700b79b767caf7154e4e96d61276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0b03700b79b767caf7154e4e96d61276">UCOS16</a>&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td></tr>
<tr class="separator:a0b03700b79b767caf7154e4e96d61276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2205d0f23adae25d6806d1b4c59ccfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac2205d0f23adae25d6806d1b4c59ccfd">UCBRF3_L</a>&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td></tr>
<tr class="separator:ac2205d0f23adae25d6806d1b4c59ccfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ea6ac1b764b2535018ccf0585f80e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a67ea6ac1b764b2535018ccf0585f80e9">UCBRF2_L</a>&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td></tr>
<tr class="separator:a67ea6ac1b764b2535018ccf0585f80e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60e1d35ad51f480642ff2fcef8048de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa60e1d35ad51f480642ff2fcef8048de">UCBRF1_L</a>&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td></tr>
<tr class="separator:aa60e1d35ad51f480642ff2fcef8048de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2392ae21d66c80b91c5fe1d9b70ccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab2392ae21d66c80b91c5fe1d9b70ccec">UCBRF0_L</a>&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td></tr>
<tr class="separator:ab2392ae21d66c80b91c5fe1d9b70ccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919db13b38c062a685b27f9c47a2411f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a919db13b38c062a685b27f9c47a2411f">UCOS16_L</a>&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td></tr>
<tr class="separator:a919db13b38c062a685b27f9c47a2411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83ed827a086ad87ed9f31e8a891fc6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a83ed827a086ad87ed9f31e8a891fc6dd">UCBRS7_H</a>&#160;&#160;&#160;(0x0080)       /* USCI Second Stage Modulation Select 7 */</td></tr>
<tr class="separator:a83ed827a086ad87ed9f31e8a891fc6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248a0ed661de569020d082c74e3c3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a248a0ed661de569020d082c74e3c3a8a">UCBRS6_H</a>&#160;&#160;&#160;(0x0040)       /* USCI Second Stage Modulation Select 6 */</td></tr>
<tr class="separator:a248a0ed661de569020d082c74e3c3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724998aebb3007f13e998c6d6c44d53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a724998aebb3007f13e998c6d6c44d53b">UCBRS5_H</a>&#160;&#160;&#160;(0x0020)       /* USCI Second Stage Modulation Select 5 */</td></tr>
<tr class="separator:a724998aebb3007f13e998c6d6c44d53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc680a41114ca5eb92d12cf927758864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adc680a41114ca5eb92d12cf927758864">UCBRS4_H</a>&#160;&#160;&#160;(0x0010)       /* USCI Second Stage Modulation Select 4 */</td></tr>
<tr class="separator:adc680a41114ca5eb92d12cf927758864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2541bc27c1a32b603a39806cbf423456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2541bc27c1a32b603a39806cbf423456">UCBRS3_H</a>&#160;&#160;&#160;(0x0008)       /* USCI Second Stage Modulation Select 3 */</td></tr>
<tr class="separator:a2541bc27c1a32b603a39806cbf423456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa185729e5d5195f429400b42307ce7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa185729e5d5195f429400b42307ce7ba">UCBRS2_H</a>&#160;&#160;&#160;(0x0004)       /* USCI Second Stage Modulation Select 2 */</td></tr>
<tr class="separator:aa185729e5d5195f429400b42307ce7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f91e3ebb44c594896cc637c1b77434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3f91e3ebb44c594896cc637c1b77434a">UCBRS1_H</a>&#160;&#160;&#160;(0x0002)       /* USCI Second Stage Modulation Select 1 */</td></tr>
<tr class="separator:a3f91e3ebb44c594896cc637c1b77434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a498d088f81eda28fbb95de40c3a5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7a498d088f81eda28fbb95de40c3a5da">UCBRS0_H</a>&#160;&#160;&#160;(0x0001)       /* USCI Second Stage Modulation Select 0 */</td></tr>
<tr class="separator:a7a498d088f81eda28fbb95de40c3a5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4fc653be8a64ea940d2cf2471d293dc9">UCBRF_0</a>&#160;&#160;&#160;(0x00)         /* USCI First Stage Modulation: 0 */</td></tr>
<tr class="separator:a4fc653be8a64ea940d2cf2471d293dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acc7c7c82c39a1bfc744c7cc70fcf5538">UCBRF_1</a>&#160;&#160;&#160;(0x10)         /* USCI First Stage Modulation: 1 */</td></tr>
<tr class="separator:acc7c7c82c39a1bfc744c7cc70fcf5538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963b53bdf37504320ec6a5139cc7938a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a963b53bdf37504320ec6a5139cc7938a">UCBRF_2</a>&#160;&#160;&#160;(0x20)         /* USCI First Stage Modulation: 2 */</td></tr>
<tr class="separator:a963b53bdf37504320ec6a5139cc7938a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880cc6131eea504b1d153b8914651c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a880cc6131eea504b1d153b8914651c22">UCBRF_3</a>&#160;&#160;&#160;(0x30)         /* USCI First Stage Modulation: 3 */</td></tr>
<tr class="separator:a880cc6131eea504b1d153b8914651c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361fac0c8b173e09cc852e023b6428dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a361fac0c8b173e09cc852e023b6428dc">UCBRF_4</a>&#160;&#160;&#160;(0x40)         /* USCI First Stage Modulation: 4 */</td></tr>
<tr class="separator:a361fac0c8b173e09cc852e023b6428dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8035233f6f1e30ece00703060422490b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8035233f6f1e30ece00703060422490b">UCBRF_5</a>&#160;&#160;&#160;(0x50)         /* USCI First Stage Modulation: 5 */</td></tr>
<tr class="separator:a8035233f6f1e30ece00703060422490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ba091a140acdf8173f6f0585d6785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#add3ba091a140acdf8173f6f0585d6785">UCBRF_6</a>&#160;&#160;&#160;(0x60)         /* USCI First Stage Modulation: 6 */</td></tr>
<tr class="separator:add3ba091a140acdf8173f6f0585d6785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0d84224ce1273bb07de0fc61e3f0e4cf">UCBRF_7</a>&#160;&#160;&#160;(0x70)         /* USCI First Stage Modulation: 7 */</td></tr>
<tr class="separator:a0d84224ce1273bb07de0fc61e3f0e4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a4206271567279ffe60427e7674e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aaa5a4206271567279ffe60427e7674e4">UCBRF_8</a>&#160;&#160;&#160;(0x80)         /* USCI First Stage Modulation: 8 */</td></tr>
<tr class="separator:aaa5a4206271567279ffe60427e7674e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a93826ded110a057038c77b6f6505d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7a93826ded110a057038c77b6f6505d1">UCBRF_9</a>&#160;&#160;&#160;(0x90)         /* USCI First Stage Modulation: 9 */</td></tr>
<tr class="separator:a7a93826ded110a057038c77b6f6505d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf607b8775ece328fafb1c841a2d8959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aaf607b8775ece328fafb1c841a2d8959">UCBRF_10</a>&#160;&#160;&#160;(0xA0)         /* USCI First Stage Modulation: A */</td></tr>
<tr class="separator:aaf607b8775ece328fafb1c841a2d8959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245fe9b5eeaea55856bcb9528196942c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a245fe9b5eeaea55856bcb9528196942c">UCBRF_11</a>&#160;&#160;&#160;(0xB0)         /* USCI First Stage Modulation: B */</td></tr>
<tr class="separator:a245fe9b5eeaea55856bcb9528196942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1833b13696cdde3098b048b8cfcbcc3d">UCBRF_12</a>&#160;&#160;&#160;(0xC0)         /* USCI First Stage Modulation: C */</td></tr>
<tr class="separator:a1833b13696cdde3098b048b8cfcbcc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0c5e3778ca4add4e180ad11f972836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8e0c5e3778ca4add4e180ad11f972836">UCBRF_13</a>&#160;&#160;&#160;(0xD0)         /* USCI First Stage Modulation: D */</td></tr>
<tr class="separator:a8e0c5e3778ca4add4e180ad11f972836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ee82a97b0f09bc0369ee12dd785267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a22ee82a97b0f09bc0369ee12dd785267">UCBRF_14</a>&#160;&#160;&#160;(0xE0)         /* USCI First Stage Modulation: E */</td></tr>
<tr class="separator:a22ee82a97b0f09bc0369ee12dd785267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c004757456785ee5c65b5e16d69bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac9c004757456785ee5c65b5e16d69bf6">UCBRF_15</a>&#160;&#160;&#160;(0xF0)         /* USCI First Stage Modulation: F */</td></tr>
<tr class="separator:ac9c004757456785ee5c65b5e16d69bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae085d44dc023baad3b7c17e8da7aa6a5">UCLISTEN</a>&#160;&#160;&#160;(0x0080)       /* USCI Listen mode */</td></tr>
<tr class="separator:ae085d44dc023baad3b7c17e8da7aa6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8eba4323e39b8f5b2fc6120b58310ba5">UCFE</a>&#160;&#160;&#160;(0x0040)       /* USCI Frame Error Flag */</td></tr>
<tr class="separator:a8eba4323e39b8f5b2fc6120b58310ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af6cb2162cfafbf147ec28f39bc356ba8">UCOE</a>&#160;&#160;&#160;(0x0020)       /* USCI Overrun Error Flag */</td></tr>
<tr class="separator:af6cb2162cfafbf147ec28f39bc356ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5eed65048711c570c134f944a13ab57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae5eed65048711c570c134f944a13ab57">UCPE</a>&#160;&#160;&#160;(0x0010)       /* USCI Parity Error Flag */</td></tr>
<tr class="separator:ae5eed65048711c570c134f944a13ab57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ada7b81fb11a9cafee09d8cdddbd1bd8a">UCBRK</a>&#160;&#160;&#160;(0x0008)       /* USCI Break received */</td></tr>
<tr class="separator:ada7b81fb11a9cafee09d8cdddbd1bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad357d23c96c81325f76fcd79c646f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a84ad357d23c96c81325f76fcd79c646f">UCRXERR</a>&#160;&#160;&#160;(0x0004)       /* USCI RX Error Flag */</td></tr>
<tr class="separator:a84ad357d23c96c81325f76fcd79c646f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ada5d77bcc1b35c10a0bcc18eb29862eb">UCADDR</a>&#160;&#160;&#160;(0x0002)       /* USCI Address received Flag */</td></tr>
<tr class="separator:ada5d77bcc1b35c10a0bcc18eb29862eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9ae5503cf88ab5680e1bbb5f49e59e67">UCBUSY</a>&#160;&#160;&#160;(0x0001)       /* USCI Busy Flag */</td></tr>
<tr class="separator:a9ae5503cf88ab5680e1bbb5f49e59e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c683af4314d47842847c90c289f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a83c683af4314d47842847c90c289f449">UCIDLE</a>&#160;&#160;&#160;(0x0002)       /* USCI Idle line detected Flag */</td></tr>
<tr class="separator:a83c683af4314d47842847c90c289f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cef8438ec42f18bbbb4f0d6783aa6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae7cef8438ec42f18bbbb4f0d6783aa6c">UCBCNT7</a>&#160;&#160;&#160;(0x8000)       /* USCI Byte Counter Bit 7 */</td></tr>
<tr class="separator:ae7cef8438ec42f18bbbb4f0d6783aa6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5d18ed4829928bb1ed36cbb4ed81a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afc5d18ed4829928bb1ed36cbb4ed81a0">UCBCNT6</a>&#160;&#160;&#160;(0x4000)       /* USCI Byte Counter Bit 6 */</td></tr>
<tr class="separator:afc5d18ed4829928bb1ed36cbb4ed81a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2da59215bcddefe18166ea94ec03a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa2da59215bcddefe18166ea94ec03a93">UCBCNT5</a>&#160;&#160;&#160;(0x2000)       /* USCI Byte Counter Bit 5 */</td></tr>
<tr class="separator:aa2da59215bcddefe18166ea94ec03a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062da7a045e94b9e810f52f116b3f613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a062da7a045e94b9e810f52f116b3f613">UCBCNT4</a>&#160;&#160;&#160;(0x1000)       /* USCI Byte Counter Bit 4 */</td></tr>
<tr class="separator:a062da7a045e94b9e810f52f116b3f613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d3ec36724ab8b3e966b9ec7e37a105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a21d3ec36724ab8b3e966b9ec7e37a105">UCBCNT3</a>&#160;&#160;&#160;(0x0800)       /* USCI Byte Counter Bit 3 */</td></tr>
<tr class="separator:a21d3ec36724ab8b3e966b9ec7e37a105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aba6fde74a54bd59aa1f1c25e40f425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2aba6fde74a54bd59aa1f1c25e40f425">UCBCNT2</a>&#160;&#160;&#160;(0x0400)       /* USCI Byte Counter Bit 2 */</td></tr>
<tr class="separator:a2aba6fde74a54bd59aa1f1c25e40f425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d80b0636ab8522005c87725725be71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a14d80b0636ab8522005c87725725be71">UCBCNT1</a>&#160;&#160;&#160;(0x0200)       /* USCI Byte Counter Bit 1 */</td></tr>
<tr class="separator:a14d80b0636ab8522005c87725725be71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c95c9fdbe0f45bcd521d43f9cfb458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a40c95c9fdbe0f45bcd521d43f9cfb458">UCBCNT0</a>&#160;&#160;&#160;(0x0100)       /* USCI Byte Counter Bit 0 */</td></tr>
<tr class="separator:a40c95c9fdbe0f45bcd521d43f9cfb458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a34cb4b920b18fde5c1f2a2fe00a9fa89">UCSCLLOW</a>&#160;&#160;&#160;(0x0040)       /* SCL low */</td></tr>
<tr class="separator:a34cb4b920b18fde5c1f2a2fe00a9fa89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365242c9fc30f5ee5135968394e580f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a365242c9fc30f5ee5135968394e580f7">UCGC</a>&#160;&#160;&#160;(0x0020)       /* General Call address received Flag */</td></tr>
<tr class="separator:a365242c9fc30f5ee5135968394e580f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1d9592d79881ade638e6bbe2f5d19efa">UCBBUSY</a>&#160;&#160;&#160;(0x0010)       /* Bus Busy Flag */</td></tr>
<tr class="separator:a1d9592d79881ade638e6bbe2f5d19efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f1fb62a0d2f2e4acf9e132478bf39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a27f1fb62a0d2f2e4acf9e132478bf39d">UCTBCNT7</a>&#160;&#160;&#160;(0x0080)       /* USCI Byte Counter Bit 7 */</td></tr>
<tr class="separator:a27f1fb62a0d2f2e4acf9e132478bf39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad477d4045cf7e09b9bbe65e632ef13ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad477d4045cf7e09b9bbe65e632ef13ef">UCTBCNT6</a>&#160;&#160;&#160;(0x0040)       /* USCI Byte Counter Bit 6 */</td></tr>
<tr class="separator:ad477d4045cf7e09b9bbe65e632ef13ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e098b0e392bf606ad70bb8f28973c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7e098b0e392bf606ad70bb8f28973c61">UCTBCNT5</a>&#160;&#160;&#160;(0x0020)       /* USCI Byte Counter Bit 5 */</td></tr>
<tr class="separator:a7e098b0e392bf606ad70bb8f28973c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1e15492d7f03701be53d57f61d84c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6a1e15492d7f03701be53d57f61d84c1">UCTBCNT4</a>&#160;&#160;&#160;(0x0010)       /* USCI Byte Counter Bit 4 */</td></tr>
<tr class="separator:a6a1e15492d7f03701be53d57f61d84c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd4f26f5ef43b63d9e33f516389110b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abd4f26f5ef43b63d9e33f516389110b5">UCTBCNT3</a>&#160;&#160;&#160;(0x0008)       /* USCI Byte Counter Bit 3 */</td></tr>
<tr class="separator:abd4f26f5ef43b63d9e33f516389110b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8378a3791b037c131d300a1c638739bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8378a3791b037c131d300a1c638739bd">UCTBCNT2</a>&#160;&#160;&#160;(0x0004)       /* USCI Byte Counter Bit 2 */</td></tr>
<tr class="separator:a8378a3791b037c131d300a1c638739bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbcc44a6d1568863b0267213fe129cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afbcc44a6d1568863b0267213fe129cce">UCTBCNT1</a>&#160;&#160;&#160;(0x0002)       /* USCI Byte Counter Bit 1 */</td></tr>
<tr class="separator:afbcc44a6d1568863b0267213fe129cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6081adecca2a04c8179b9ad8833d27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa6081adecca2a04c8179b9ad8833d27c">UCTBCNT0</a>&#160;&#160;&#160;(0x0001)       /* USCI Byte Counter Bit 0 */</td></tr>
<tr class="separator:aa6081adecca2a04c8179b9ad8833d27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a87d3b2fdebe96ec52bfc65000d765f9e">UCIRRXFL5</a>&#160;&#160;&#160;(0x8000)       /* IRDA Receive Filter Length 5 */</td></tr>
<tr class="separator:a87d3b2fdebe96ec52bfc65000d765f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83fd3a68ad9430c72c124964829d647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa83fd3a68ad9430c72c124964829d647">UCIRRXFL4</a>&#160;&#160;&#160;(0x4000)       /* IRDA Receive Filter Length 4 */</td></tr>
<tr class="separator:aa83fd3a68ad9430c72c124964829d647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae8861eba5f1e56d2d7b3d92dc9b38493">UCIRRXFL3</a>&#160;&#160;&#160;(0x2000)       /* IRDA Receive Filter Length 3 */</td></tr>
<tr class="separator:ae8861eba5f1e56d2d7b3d92dc9b38493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4128ac2bf039306346144a065be92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1d4128ac2bf039306346144a065be92b">UCIRRXFL2</a>&#160;&#160;&#160;(0x1000)       /* IRDA Receive Filter Length 2 */</td></tr>
<tr class="separator:a1d4128ac2bf039306346144a065be92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae14cc4e637b513c43f90f2ad9c27d8e2">UCIRRXFL1</a>&#160;&#160;&#160;(0x0800)       /* IRDA Receive Filter Length 1 */</td></tr>
<tr class="separator:ae14cc4e637b513c43f90f2ad9c27d8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5376421befbeaaff0989659acb89a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afd5376421befbeaaff0989659acb89a7">UCIRRXFL0</a>&#160;&#160;&#160;(0x0400)       /* IRDA Receive Filter Length 0 */</td></tr>
<tr class="separator:afd5376421befbeaaff0989659acb89a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aff6da73b1dfca37a6994b6239a41d3e3">UCIRRXPL</a>&#160;&#160;&#160;(0x0200)       /* IRDA Receive Input Polarity */</td></tr>
<tr class="separator:aff6da73b1dfca37a6994b6239a41d3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e49a3dac01669021d009ae679dc5d71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0e49a3dac01669021d009ae679dc5d71">UCIRRXFE</a>&#160;&#160;&#160;(0x0100)       /* IRDA Receive Filter enable */</td></tr>
<tr class="separator:a0e49a3dac01669021d009ae679dc5d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab4af2a43b89e2a5d5da389ddddab7862">UCIRTXPL5</a>&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td></tr>
<tr class="separator:ab4af2a43b89e2a5d5da389ddddab7862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8a91974e5e0e11d5f1f6621871b2aee4">UCIRTXPL4</a>&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td></tr>
<tr class="separator:a8a91974e5e0e11d5f1f6621871b2aee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a14deb1ebc9bb5db24444a90a7f47fea2">UCIRTXPL3</a>&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td></tr>
<tr class="separator:a14deb1ebc9bb5db24444a90a7f47fea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ddc881f9612939211f21663b873a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab8ddc881f9612939211f21663b873a82">UCIRTXPL2</a>&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td></tr>
<tr class="separator:ab8ddc881f9612939211f21663b873a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2923815fcf54a0c125fa6e165ef09d4e">UCIRTXPL1</a>&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td></tr>
<tr class="separator:a2923815fcf54a0c125fa6e165ef09d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0fe03ec309cde7e68fcd071a5e4dc965">UCIRTXPL0</a>&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td></tr>
<tr class="separator:a0fe03ec309cde7e68fcd071a5e4dc965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91913c7686c3db97a2fcd5362b697d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a91913c7686c3db97a2fcd5362b697d79">UCIRTXCLK</a>&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td></tr>
<tr class="separator:a91913c7686c3db97a2fcd5362b697d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a79bc9df6c8baa0e2cd1929e2244c8fc0">UCIREN</a>&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td></tr>
<tr class="separator:a79bc9df6c8baa0e2cd1929e2244c8fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d239fb4158910ecc08d3109b94f91ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3d239fb4158910ecc08d3109b94f91ed">UCIRTXPL5_L</a>&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td></tr>
<tr class="separator:a3d239fb4158910ecc08d3109b94f91ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e14fd4aba980b4b286de539ce1558e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a30e14fd4aba980b4b286de539ce1558e">UCIRTXPL4_L</a>&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td></tr>
<tr class="separator:a30e14fd4aba980b4b286de539ce1558e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10f2d707c3357d11075b8917ce8c24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab10f2d707c3357d11075b8917ce8c24d">UCIRTXPL3_L</a>&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td></tr>
<tr class="separator:ab10f2d707c3357d11075b8917ce8c24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361496bae3e6aaf31d66d9559f1bf94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a361496bae3e6aaf31d66d9559f1bf94b">UCIRTXPL2_L</a>&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td></tr>
<tr class="separator:a361496bae3e6aaf31d66d9559f1bf94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9852d2aa8b627c3d30a0515a54e1423f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9852d2aa8b627c3d30a0515a54e1423f">UCIRTXPL1_L</a>&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td></tr>
<tr class="separator:a9852d2aa8b627c3d30a0515a54e1423f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1400ad36e6632ece0797e52d836b11b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1400ad36e6632ece0797e52d836b11b8">UCIRTXPL0_L</a>&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td></tr>
<tr class="separator:a1400ad36e6632ece0797e52d836b11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9dac50f30980303c7add08b58c4dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0d9dac50f30980303c7add08b58c4dcb">UCIRTXCLK_L</a>&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td></tr>
<tr class="separator:a0d9dac50f30980303c7add08b58c4dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7584aad452f9497d1bfa397b6f69c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aab7584aad452f9497d1bfa397b6f69c3">UCIREN_L</a>&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td></tr>
<tr class="separator:aab7584aad452f9497d1bfa397b6f69c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c11f7bbeff2ab59bd4d5d53629d868c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7c11f7bbeff2ab59bd4d5d53629d868c">UCIRRXFL5_H</a>&#160;&#160;&#160;(0x0080)       /* IRDA Receive Filter Length 5 */</td></tr>
<tr class="separator:a7c11f7bbeff2ab59bd4d5d53629d868c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f300707123fa09ea6424e54684eb158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4f300707123fa09ea6424e54684eb158">UCIRRXFL4_H</a>&#160;&#160;&#160;(0x0040)       /* IRDA Receive Filter Length 4 */</td></tr>
<tr class="separator:a4f300707123fa09ea6424e54684eb158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3ff6519f767f3f33bd0fb73d9d772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8e3ff6519f767f3f33bd0fb73d9d772d">UCIRRXFL3_H</a>&#160;&#160;&#160;(0x0020)       /* IRDA Receive Filter Length 3 */</td></tr>
<tr class="separator:a8e3ff6519f767f3f33bd0fb73d9d772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad433e68d880a955c3cd0997d8923fe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad433e68d880a955c3cd0997d8923fe94">UCIRRXFL2_H</a>&#160;&#160;&#160;(0x0010)       /* IRDA Receive Filter Length 2 */</td></tr>
<tr class="separator:ad433e68d880a955c3cd0997d8923fe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed78e2816cc75cfd021afd0f7b07443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1ed78e2816cc75cfd021afd0f7b07443">UCIRRXFL1_H</a>&#160;&#160;&#160;(0x0008)       /* IRDA Receive Filter Length 1 */</td></tr>
<tr class="separator:a1ed78e2816cc75cfd021afd0f7b07443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c2e184756fe97644b1a55472072094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac3c2e184756fe97644b1a55472072094">UCIRRXFL0_H</a>&#160;&#160;&#160;(0x0004)       /* IRDA Receive Filter Length 0 */</td></tr>
<tr class="separator:ac3c2e184756fe97644b1a55472072094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa964173900e467e4def6d3d3076fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8aa964173900e467e4def6d3d3076fb6">UCIRRXPL_H</a>&#160;&#160;&#160;(0x0002)       /* IRDA Receive Input Polarity */</td></tr>
<tr class="separator:a8aa964173900e467e4def6d3d3076fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e89323bb0e15263076ce7f3a71684fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5e89323bb0e15263076ce7f3a71684fa">UCIRRXFE_H</a>&#160;&#160;&#160;(0x0001)       /* IRDA Receive Filter enable */</td></tr>
<tr class="separator:a5e89323bb0e15263076ce7f3a71684fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5328c617d763ceccd98432daacab20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afb5328c617d763ceccd98432daacab20">UCDELIM1</a>&#160;&#160;&#160;(0x20)         /* Break Sync Delimiter 1 */</td></tr>
<tr class="separator:afb5328c617d763ceccd98432daacab20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f69bbf65646554040de549c8eec3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab5f69bbf65646554040de549c8eec3f9">UCDELIM0</a>&#160;&#160;&#160;(0x10)         /* Break Sync Delimiter 0 */</td></tr>
<tr class="separator:ab5f69bbf65646554040de549c8eec3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330c3954a27b153b17b4a83815eb502b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a330c3954a27b153b17b4a83815eb502b">UCSTOE</a>&#160;&#160;&#160;(0x08)         /* Sync-Field Timeout error */</td></tr>
<tr class="separator:a330c3954a27b153b17b4a83815eb502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02211aae2addea00ba79924f3b19045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa02211aae2addea00ba79924f3b19045">UCBTOE</a>&#160;&#160;&#160;(0x04)         /* Break Timeout error */</td></tr>
<tr class="separator:aa02211aae2addea00ba79924f3b19045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeeeed290c44855540b9ca36d71978f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adeeeeed290c44855540b9ca36d71978f">UCABDEN</a>&#160;&#160;&#160;(0x01)         /* Auto Baud Rate detect enable */</td></tr>
<tr class="separator:adeeeeed290c44855540b9ca36d71978f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7ca82d1b80751597351fb7f9e7a42a19">UCGCEN</a>&#160;&#160;&#160;(0x8000)       /* I2C General Call enable */</td></tr>
<tr class="separator:a7ca82d1b80751597351fb7f9e7a42a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76">UCOAEN</a>&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1267b49d9249bf11e74031be96e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8">UCOA9</a>&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:ad1267b49d9249bf11e74031be96e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8">UCOA8</a>&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f">UCOA7</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724c1818b59a7fa568da48f3a50983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a">UCOA6</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a0724c1818b59a7fa568da48f3a50983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78f8b03492172d593c6a272533a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000">UCOA5</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:aca78f8b03492172d593c6a272533a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63">UCOA4</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c433d1f5cc8c90b57b06e6906def36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36">UCOA3</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a18c433d1f5cc8c90b57b06e6906def36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4b733295c5cd896c79638eaeae0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5">UCOA2</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a72c4b733295c5cd896c79638eaeae0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7d29569e22eaf504e9d19852edf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27">UCOA1</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:aedf7d29569e22eaf504e9d19852edf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eac9172783e6d6d757eee9a2e1529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a">UCOA0</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a71eac9172783e6d6d757eee9a2e1529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58">UCOA7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c06ddda05d2a740e3242bdb304d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51">UCOA6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a708c06ddda05d2a740e3242bdb304d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027">UCOA5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e">UCOA4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09">UCOA3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3">UCOA2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0cecedb7de23aeb61a5fac461b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328">UCOA1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:a21c0cecedb7de23aeb61a5fac461b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f05608b7e54253d67637bc2eddf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f">UCOA0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a787f05608b7e54253d67637bc2eddf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af1e9c50f01b78a7afe062d32bc12a30e">UCGCEN_H</a>&#160;&#160;&#160;(0x0080)       /* I2C General Call enable */</td></tr>
<tr class="separator:af1e9c50f01b78a7afe062d32bc12a30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42df07223aa10f61f8007e830b2229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229">UCOAEN_H</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a5a42df07223aa10f61f8007e830b2229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4">UCOA9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09862b727f612fb2a85bfd7e4309dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43">UCOA8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a09862b727f612fb2a85bfd7e4309dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a453e0b858cdb1a3e2dcf9f92432bdd76">UCOAEN</a>&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a453e0b858cdb1a3e2dcf9f92432bdd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1267b49d9249bf11e74031be96e31b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad1267b49d9249bf11e74031be96e31b8">UCOA9</a>&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:ad1267b49d9249bf11e74031be96e31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a702a180caec4004d3f9b0d010cd9ffd8">UCOA8</a>&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a702a180caec4004d3f9b0d010cd9ffd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a33df4713e6d3a7f213eab756bd4ad92f">UCOA7</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:a33df4713e6d3a7f213eab756bd4ad92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0724c1818b59a7fa568da48f3a50983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0724c1818b59a7fa568da48f3a50983a">UCOA6</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a0724c1818b59a7fa568da48f3a50983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca78f8b03492172d593c6a272533a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aca78f8b03492172d593c6a272533a000">UCOA5</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:aca78f8b03492172d593c6a272533a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a076aebed65faeef44c4ffc1ac92a0c63">UCOA4</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a076aebed65faeef44c4ffc1ac92a0c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c433d1f5cc8c90b57b06e6906def36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a18c433d1f5cc8c90b57b06e6906def36">UCOA3</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a18c433d1f5cc8c90b57b06e6906def36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c4b733295c5cd896c79638eaeae0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a72c4b733295c5cd896c79638eaeae0b5">UCOA2</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a72c4b733295c5cd896c79638eaeae0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf7d29569e22eaf504e9d19852edf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aedf7d29569e22eaf504e9d19852edf27">UCOA1</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:aedf7d29569e22eaf504e9d19852edf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71eac9172783e6d6d757eee9a2e1529a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a71eac9172783e6d6d757eee9a2e1529a">UCOA0</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a71eac9172783e6d6d757eee9a2e1529a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa2d192c17d0e940a51e28a03bfe38b58">UCOA7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td></tr>
<tr class="separator:aa2d192c17d0e940a51e28a03bfe38b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708c06ddda05d2a740e3242bdb304d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a708c06ddda05d2a740e3242bdb304d51">UCOA6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td></tr>
<tr class="separator:a708c06ddda05d2a740e3242bdb304d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8d03c06d7bbdcca2be15e039f2cde027">UCOA5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td></tr>
<tr class="separator:a8d03c06d7bbdcca2be15e039f2cde027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5e63f53590870c6c2f4a918c3c4df29e">UCOA4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td></tr>
<tr class="separator:a5e63f53590870c6c2f4a918c3c4df29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5eb93c32f6d99a59240bdb634f38ae09">UCOA3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td></tr>
<tr class="separator:a5eb93c32f6d99a59240bdb634f38ae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a39910f39ddebb891b0b1ab1b12419ca3">UCOA2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td></tr>
<tr class="separator:a39910f39ddebb891b0b1ab1b12419ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c0cecedb7de23aeb61a5fac461b328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a21c0cecedb7de23aeb61a5fac461b328">UCOA1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td></tr>
<tr class="separator:a21c0cecedb7de23aeb61a5fac461b328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787f05608b7e54253d67637bc2eddf8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a787f05608b7e54253d67637bc2eddf8f">UCOA0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td></tr>
<tr class="separator:a787f05608b7e54253d67637bc2eddf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a42df07223aa10f61f8007e830b2229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5a42df07223aa10f61f8007e830b2229">UCOAEN_H</a>&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td></tr>
<tr class="separator:a5a42df07223aa10f61f8007e830b2229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abd56c75a1fb025ab9e88e26a90b0f7e4">UCOA9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td></tr>
<tr class="separator:abd56c75a1fb025ab9e88e26a90b0f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09862b727f612fb2a85bfd7e4309dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a09862b727f612fb2a85bfd7e4309dd43">UCOA8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td></tr>
<tr class="separator:a09862b727f612fb2a85bfd7e4309dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424c034edf16f22a49d8df97fb429f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a424c034edf16f22a49d8df97fb429f9e">UCADDRX9</a>&#160;&#160;&#160;(0x0200)       /* I2C Receive Address Bit 9 */</td></tr>
<tr class="separator:a424c034edf16f22a49d8df97fb429f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4590fd7addbe1d631f76f74d4c6a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0a4590fd7addbe1d631f76f74d4c6a6c">UCADDRX8</a>&#160;&#160;&#160;(0x0100)       /* I2C Receive Address Bit 8 */</td></tr>
<tr class="separator:a0a4590fd7addbe1d631f76f74d4c6a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cc236b98a6c9440d6c53382971644a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae4cc236b98a6c9440d6c53382971644a">UCADDRX7</a>&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td></tr>
<tr class="separator:ae4cc236b98a6c9440d6c53382971644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9415b835ffd4ff7aed94a4dfeeb567c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9415b835ffd4ff7aed94a4dfeeb567c8">UCADDRX6</a>&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td></tr>
<tr class="separator:a9415b835ffd4ff7aed94a4dfeeb567c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494f77f92d3bfd17d544bee2ffd7a6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a494f77f92d3bfd17d544bee2ffd7a6b6">UCADDRX5</a>&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td></tr>
<tr class="separator:a494f77f92d3bfd17d544bee2ffd7a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c2b4676ca8f2c8c1446024d7827464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a49c2b4676ca8f2c8c1446024d7827464">UCADDRX4</a>&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td></tr>
<tr class="separator:a49c2b4676ca8f2c8c1446024d7827464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afc1e49a1b23ccc4192a2c7c2dd05a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1afc1e49a1b23ccc4192a2c7c2dd05a3">UCADDRX3</a>&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td></tr>
<tr class="separator:a1afc1e49a1b23ccc4192a2c7c2dd05a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddb048b2f4901a9804df6b83064a461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0ddb048b2f4901a9804df6b83064a461">UCADDRX2</a>&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td></tr>
<tr class="separator:a0ddb048b2f4901a9804df6b83064a461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3951e8ea7ae7cb545c657f2a1a11fb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3951e8ea7ae7cb545c657f2a1a11fb51">UCADDRX1</a>&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td></tr>
<tr class="separator:a3951e8ea7ae7cb545c657f2a1a11fb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107cdf1a4104cc05802904ab7cdacd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a107cdf1a4104cc05802904ab7cdacd8e">UCADDRX0</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td></tr>
<tr class="separator:a107cdf1a4104cc05802904ab7cdacd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b9bf253948b8b870fe6bfb05425e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa3b9bf253948b8b870fe6bfb05425e60">UCADDRX7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td></tr>
<tr class="separator:aa3b9bf253948b8b870fe6bfb05425e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc487bac859a4900f462d2c1df7c43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2bc487bac859a4900f462d2c1df7c43c">UCADDRX6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td></tr>
<tr class="separator:a2bc487bac859a4900f462d2c1df7c43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56aeda9458b9dd3e873f76fa8bb62331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a56aeda9458b9dd3e873f76fa8bb62331">UCADDRX5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td></tr>
<tr class="separator:a56aeda9458b9dd3e873f76fa8bb62331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab221554751cca65ca96852443e7e4f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab221554751cca65ca96852443e7e4f24">UCADDRX4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td></tr>
<tr class="separator:ab221554751cca65ca96852443e7e4f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537ae4efc2e8a2f82902ccdbe30d6d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a537ae4efc2e8a2f82902ccdbe30d6d86">UCADDRX3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td></tr>
<tr class="separator:a537ae4efc2e8a2f82902ccdbe30d6d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0006d0a31b50c8cf37c45e3dad8fef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0006d0a31b50c8cf37c45e3dad8fef0c">UCADDRX2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td></tr>
<tr class="separator:a0006d0a31b50c8cf37c45e3dad8fef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e59e46221201c365610f9dccb4e71c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2e59e46221201c365610f9dccb4e71c4">UCADDRX1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td></tr>
<tr class="separator:a2e59e46221201c365610f9dccb4e71c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2581a211f2ae4ba92ba202f9a56170ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2581a211f2ae4ba92ba202f9a56170ae">UCADDRX0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td></tr>
<tr class="separator:a2581a211f2ae4ba92ba202f9a56170ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81f280e7bd049393f0db24a2cff2443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae81f280e7bd049393f0db24a2cff2443">UCADDRX9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 9 */</td></tr>
<tr class="separator:ae81f280e7bd049393f0db24a2cff2443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d6e60fa4affcbdeaf61feea771f388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a31d6e60fa4affcbdeaf61feea771f388">UCADDRX8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 8 */</td></tr>
<tr class="separator:a31d6e60fa4affcbdeaf61feea771f388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be3c92090bb9da45dd2d440b40f73a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6be3c92090bb9da45dd2d440b40f73a8">UCADDMASK9</a>&#160;&#160;&#160;(0x0200)       /* I2C Address Mask Bit 9 */</td></tr>
<tr class="separator:a6be3c92090bb9da45dd2d440b40f73a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934a946cb326f5e257ed37bbfd36a76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a934a946cb326f5e257ed37bbfd36a76a">UCADDMASK8</a>&#160;&#160;&#160;(0x0100)       /* I2C Address Mask Bit 8 */</td></tr>
<tr class="separator:a934a946cb326f5e257ed37bbfd36a76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34fca3a1bb8991fca6628b37212d1956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a34fca3a1bb8991fca6628b37212d1956">UCADDMASK7</a>&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td></tr>
<tr class="separator:a34fca3a1bb8991fca6628b37212d1956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98df2a47411b3a2cc8608dcbad11ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af98df2a47411b3a2cc8608dcbad11ceb">UCADDMASK6</a>&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td></tr>
<tr class="separator:af98df2a47411b3a2cc8608dcbad11ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031fe87f7e2dcae6be19d98b736edda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a031fe87f7e2dcae6be19d98b736edda8">UCADDMASK5</a>&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td></tr>
<tr class="separator:a031fe87f7e2dcae6be19d98b736edda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae784f9ff59cb31fb7bffb64263f423c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae784f9ff59cb31fb7bffb64263f423c6">UCADDMASK4</a>&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td></tr>
<tr class="separator:ae784f9ff59cb31fb7bffb64263f423c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f77dd39d1acf9be2018e391d161799e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4f77dd39d1acf9be2018e391d161799e">UCADDMASK3</a>&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td></tr>
<tr class="separator:a4f77dd39d1acf9be2018e391d161799e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb2888ea11c3b42bd3b45bcebe6c584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adcb2888ea11c3b42bd3b45bcebe6c584">UCADDMASK2</a>&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td></tr>
<tr class="separator:adcb2888ea11c3b42bd3b45bcebe6c584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6455dae83b1a1469d7b8426aabb85341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6455dae83b1a1469d7b8426aabb85341">UCADDMASK1</a>&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td></tr>
<tr class="separator:a6455dae83b1a1469d7b8426aabb85341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b878e773238ce34d895d96b9c760be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6b878e773238ce34d895d96b9c760be1">UCADDMASK0</a>&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td></tr>
<tr class="separator:a6b878e773238ce34d895d96b9c760be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d79f7ecf5e135a2f262e21d54c2c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a56d79f7ecf5e135a2f262e21d54c2c22">UCADDMASK7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td></tr>
<tr class="separator:a56d79f7ecf5e135a2f262e21d54c2c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefa901f943f5de58749cf6effe824c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afefa901f943f5de58749cf6effe824c2">UCADDMASK6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td></tr>
<tr class="separator:afefa901f943f5de58749cf6effe824c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10ddb049b3254274bb5ee87ca4af72f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac10ddb049b3254274bb5ee87ca4af72f">UCADDMASK5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td></tr>
<tr class="separator:ac10ddb049b3254274bb5ee87ca4af72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9f748bddf1bc6d625ae1f4be6354c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6f9f748bddf1bc6d625ae1f4be6354c8">UCADDMASK4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td></tr>
<tr class="separator:a6f9f748bddf1bc6d625ae1f4be6354c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30bfe45aed1f2ddef30e6036d5c9b8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae30bfe45aed1f2ddef30e6036d5c9b8c">UCADDMASK3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td></tr>
<tr class="separator:ae30bfe45aed1f2ddef30e6036d5c9b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463e00cc55eb37be4d78c5f4d63f7ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a463e00cc55eb37be4d78c5f4d63f7ba9">UCADDMASK2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td></tr>
<tr class="separator:a463e00cc55eb37be4d78c5f4d63f7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0414a2c1b3eddbe4b35cc76cd7705f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0414a2c1b3eddbe4b35cc76cd7705f7e">UCADDMASK1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td></tr>
<tr class="separator:a0414a2c1b3eddbe4b35cc76cd7705f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09dfe49673cacbb888781e5caf035645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a09dfe49673cacbb888781e5caf035645">UCADDMASK0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td></tr>
<tr class="separator:a09dfe49673cacbb888781e5caf035645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ba6b0ef99e345813a24218d1820471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a10ba6b0ef99e345813a24218d1820471">UCADDMASK9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 9 */</td></tr>
<tr class="separator:a10ba6b0ef99e345813a24218d1820471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cdb557d69554e85bb74c210b7497601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6cdb557d69554e85bb74c210b7497601">UCADDMASK8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 8 */</td></tr>
<tr class="separator:a6cdb557d69554e85bb74c210b7497601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4f2c05616fa7a6f40976bfcfdb26484b">UCSA9</a>&#160;&#160;&#160;(0x0200)       /* I2C Slave Address Bit 9 */</td></tr>
<tr class="separator:a4f2c05616fa7a6f40976bfcfdb26484b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e8b37403f927740711a4b6e96c587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7c0e8b37403f927740711a4b6e96c587">UCSA8</a>&#160;&#160;&#160;(0x0100)       /* I2C Slave Address Bit 8 */</td></tr>
<tr class="separator:a7c0e8b37403f927740711a4b6e96c587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4785e47a3bd98904891307075358506b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4785e47a3bd98904891307075358506b">UCSA7</a>&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td></tr>
<tr class="separator:a4785e47a3bd98904891307075358506b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a41536b70ab3f0d5c8f44a21aa1c28fb6">UCSA6</a>&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td></tr>
<tr class="separator:a41536b70ab3f0d5c8f44a21aa1c28fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef723f772b964be95b1111c343454ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aef723f772b964be95b1111c343454ad1">UCSA5</a>&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td></tr>
<tr class="separator:aef723f772b964be95b1111c343454ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813c806a3731761ac8a946585a44250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a813c806a3731761ac8a946585a44250d">UCSA4</a>&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td></tr>
<tr class="separator:a813c806a3731761ac8a946585a44250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd0206b817f75b420b231e3c00659ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1fd0206b817f75b420b231e3c00659ae">UCSA3</a>&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td></tr>
<tr class="separator:a1fd0206b817f75b420b231e3c00659ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2fe387d794752fd2629628cd7f26aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aad2fe387d794752fd2629628cd7f26aa">UCSA2</a>&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td></tr>
<tr class="separator:aad2fe387d794752fd2629628cd7f26aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5daaad6fd339addfb7fb9718d931bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa5daaad6fd339addfb7fb9718d931bda">UCSA1</a>&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td></tr>
<tr class="separator:aa5daaad6fd339addfb7fb9718d931bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae299acfa6145b342f61f66151b69de10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae299acfa6145b342f61f66151b69de10">UCSA0</a>&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td></tr>
<tr class="separator:ae299acfa6145b342f61f66151b69de10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d3afa1acc5767930194c099c13dd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac2d3afa1acc5767930194c099c13dd5a">UCSA7_L</a>&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td></tr>
<tr class="separator:ac2d3afa1acc5767930194c099c13dd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f059d88e0fc75da9a145c05f51fa63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a56f059d88e0fc75da9a145c05f51fa63">UCSA6_L</a>&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td></tr>
<tr class="separator:a56f059d88e0fc75da9a145c05f51fa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae2eb2fa656cb84e44317d23f6e625b5a">UCSA5_L</a>&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td></tr>
<tr class="separator:ae2eb2fa656cb84e44317d23f6e625b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a903b4f417728853b35198686a347d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a903b4f417728853b35198686a347d495">UCSA4_L</a>&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td></tr>
<tr class="separator:a903b4f417728853b35198686a347d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7944488b1efae23bce5120523def3be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7944488b1efae23bce5120523def3be2">UCSA3_L</a>&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td></tr>
<tr class="separator:a7944488b1efae23bce5120523def3be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3e378ef2f3f39d946d5925c51b7b665c">UCSA2_L</a>&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td></tr>
<tr class="separator:a3e378ef2f3f39d946d5925c51b7b665c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3fa579d6fe4d918bfa58eb9370d30991">UCSA1_L</a>&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td></tr>
<tr class="separator:a3fa579d6fe4d918bfa58eb9370d30991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0a87b720017eabdf49647c7838b39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afa0a87b720017eabdf49647c7838b39b">UCSA0_L</a>&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td></tr>
<tr class="separator:afa0a87b720017eabdf49647c7838b39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaed3b240a46db34396f1b7ad2afd85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acaed3b240a46db34396f1b7ad2afd85a">UCSA9_H</a>&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 9 */</td></tr>
<tr class="separator:acaed3b240a46db34396f1b7ad2afd85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab7f2aed244b5c504fbd361c59db90b2b">UCSA8_H</a>&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 8 */</td></tr>
<tr class="separator:ab7f2aed244b5c504fbd361c59db90b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06e4879e63387314239b1d5456f505f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab06e4879e63387314239b1d5456f505f">UCTXCPTIE</a>&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Enable */</td></tr>
<tr class="separator:ab06e4879e63387314239b1d5456f505f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42e8480323eb6fb27540dbc63c4683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d">UCSTTIE</a>&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Enalble */</td></tr>
<tr class="separator:ac42e8480323eb6fb27540dbc63c4683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7">UCTXIE</a>&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Enable */</td></tr>
<tr class="separator:a6ca4c79c701e7f5505d1297702b1deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13">UCRXIE</a>&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Enable */</td></tr>
<tr class="separator:ad98473de149e0c0eafdfe9c1d4e4bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57be624e4818c758e4b1911c05cf85e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a57be624e4818c758e4b1911c05cf85e1">UCBIT9IE</a>&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Position Interrupt Enable 3 */</td></tr>
<tr class="separator:a57be624e4818c758e4b1911c05cf85e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1642445ea92106e134418b532f51e731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1642445ea92106e134418b532f51e731">UCTXIE3</a>&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Enable 3 */</td></tr>
<tr class="separator:a1642445ea92106e134418b532f51e731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727801517f9df1011f147058fc242c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a727801517f9df1011f147058fc242c48">UCRXIE3</a>&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Enable 3 */</td></tr>
<tr class="separator:a727801517f9df1011f147058fc242c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdbceb5b234b66acfa3d02062411a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3cdbceb5b234b66acfa3d02062411a16">UCTXIE2</a>&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Enable 2 */</td></tr>
<tr class="separator:a3cdbceb5b234b66acfa3d02062411a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369f3fdabdb5c5ffcb193591234077dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a369f3fdabdb5c5ffcb193591234077dd">UCRXIE2</a>&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Enable 2 */</td></tr>
<tr class="separator:a369f3fdabdb5c5ffcb193591234077dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc10813672358dd5be129019e315f0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afc10813672358dd5be129019e315f0ca">UCTXIE1</a>&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Enable 1 */</td></tr>
<tr class="separator:afc10813672358dd5be129019e315f0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add37ee6fd8640a309a275e6ba226efa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#add37ee6fd8640a309a275e6ba226efa2">UCRXIE1</a>&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Enable 1 */</td></tr>
<tr class="separator:add37ee6fd8640a309a275e6ba226efa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25c3ecbe623bfab3597f86354812d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab25c3ecbe623bfab3597f86354812d28">UCCLTOIE</a>&#160;&#160;&#160;(0x0080)       /* I2C Clock Low Timeout interrupt enable */</td></tr>
<tr class="separator:ab25c3ecbe623bfab3597f86354812d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56a167f12767f17cfef268d93dfd6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af56a167f12767f17cfef268d93dfd6e6">UCBCNTIE</a>&#160;&#160;&#160;(0x0040)       /* I2C Automatic stop assertion interrupt enable */</td></tr>
<tr class="separator:af56a167f12767f17cfef268d93dfd6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807b95c77966b1a98602f758dd3574c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a807b95c77966b1a98602f758dd3574c3">UCNACKIE</a>&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt enable */</td></tr>
<tr class="separator:a807b95c77966b1a98602f758dd3574c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15d0aea857d03c13db91c4a9cc09d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af15d0aea857d03c13db91c4a9cc09d30">UCALIE</a>&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt enable */</td></tr>
<tr class="separator:af15d0aea857d03c13db91c4a9cc09d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5582dba1b54706acaef2ee956de19b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5582dba1b54706acaef2ee956de19b56">UCSTPIE</a>&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt enable */</td></tr>
<tr class="separator:a5582dba1b54706acaef2ee956de19b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42e8480323eb6fb27540dbc63c4683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac42e8480323eb6fb27540dbc63c4683d">UCSTTIE</a>&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt enable */</td></tr>
<tr class="separator:ac42e8480323eb6fb27540dbc63c4683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41617538d722931e262fcf255ead024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa41617538d722931e262fcf255ead024">UCTXIE0</a>&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Enable 0 */</td></tr>
<tr class="separator:aa41617538d722931e262fcf255ead024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f4cd872738ebaf2d8c5eacf886c15b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af8f4cd872738ebaf2d8c5eacf886c15b">UCRXIE0</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Enable 0 */</td></tr>
<tr class="separator:af8f4cd872738ebaf2d8c5eacf886c15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6bd2a160b43ecac27ad4f8597258cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad6bd2a160b43ecac27ad4f8597258cba">UCTXCPTIFG</a>&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Flag */</td></tr>
<tr class="separator:ad6bd2a160b43ecac27ad4f8597258cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf">UCSTTIFG</a>&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Flag */</td></tr>
<tr class="separator:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75aabfe7574015e407c4c33a8ed39b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>&#160;&#160;&#160;(0x0002)       /* SPI Transmit Interrupt Flag */</td></tr>
<tr class="separator:a75aabfe7574015e407c4c33a8ed39b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec002d2c3f94454804b4438c0cddafe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>&#160;&#160;&#160;(0x0001)       /* SPI Receive Interrupt Flag */</td></tr>
<tr class="separator:aec002d2c3f94454804b4438c0cddafe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0739ef436ba3ffa7c211b019ddbf524c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0739ef436ba3ffa7c211b019ddbf524c">UCBIT9IFG</a>&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Possition Interrupt Flag 3 */</td></tr>
<tr class="separator:a0739ef436ba3ffa7c211b019ddbf524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e916c9ab951a1dbcd6c70fbf51dd7ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8e916c9ab951a1dbcd6c70fbf51dd7ca">UCTXIFG3</a>&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Flag 3 */</td></tr>
<tr class="separator:a8e916c9ab951a1dbcd6c70fbf51dd7ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82f51253135bfb50715140a02dcb407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af82f51253135bfb50715140a02dcb407">UCRXIFG3</a>&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Flag 3 */</td></tr>
<tr class="separator:af82f51253135bfb50715140a02dcb407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c73697d52e3e6cd3a3bd5bce0e5dcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4c73697d52e3e6cd3a3bd5bce0e5dcf9">UCTXIFG2</a>&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Flag 2 */</td></tr>
<tr class="separator:a4c73697d52e3e6cd3a3bd5bce0e5dcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce38d51b051ee05720adea37d2798df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8ce38d51b051ee05720adea37d2798df">UCRXIFG2</a>&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Flag 2 */</td></tr>
<tr class="separator:a8ce38d51b051ee05720adea37d2798df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826b92d6da7ac533292b802de22ed6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a826b92d6da7ac533292b802de22ed6ee">UCTXIFG1</a>&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Flag 1 */</td></tr>
<tr class="separator:a826b92d6da7ac533292b802de22ed6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1935981de3064d0488b4a1bfccdcc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac1935981de3064d0488b4a1bfccdcc79">UCRXIFG1</a>&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Flag 1 */</td></tr>
<tr class="separator:ac1935981de3064d0488b4a1bfccdcc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae6248557136f9398cea3e4251339ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0ae6248557136f9398cea3e4251339ff">UCCLTOIFG</a>&#160;&#160;&#160;(0x0080)       /* I2C Clock low Timeout interrupt Flag */</td></tr>
<tr class="separator:a0ae6248557136f9398cea3e4251339ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609fa01b94dc3b06861dbf0ea2a32307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a609fa01b94dc3b06861dbf0ea2a32307">UCBCNTIFG</a>&#160;&#160;&#160;(0x0040)       /* I2C Byte counter interrupt flag */</td></tr>
<tr class="separator:a609fa01b94dc3b06861dbf0ea2a32307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf889d04bb8c7e834a6c97919a27206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abcf889d04bb8c7e834a6c97919a27206">UCNACKIFG</a>&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt Flag */</td></tr>
<tr class="separator:abcf889d04bb8c7e834a6c97919a27206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1110f82dacad8e86491fe3a183ca6767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1110f82dacad8e86491fe3a183ca6767">UCALIFG</a>&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt Flag */</td></tr>
<tr class="separator:a1110f82dacad8e86491fe3a183ca6767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eea93e916c37e9a53b1a867a952460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a58eea93e916c37e9a53b1a867a952460">UCSTPIFG</a>&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt Flag */</td></tr>
<tr class="separator:a58eea93e916c37e9a53b1a867a952460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#adb0fe432e6af4f5e1e8074c10cfae5cf">UCSTTIFG</a>&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt Flag */</td></tr>
<tr class="separator:adb0fe432e6af4f5e1e8074c10cfae5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2318afb8008ff546c3a84c00863344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aef2318afb8008ff546c3a84c00863344">UCTXIFG0</a>&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Flag 0 */</td></tr>
<tr class="separator:aef2318afb8008ff546c3a84c00863344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee25ddb379c33829a03433af934bdd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aee25ddb379c33829a03433af934bdd7a">UCRXIFG0</a>&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Flag 0 */</td></tr>
<tr class="separator:aee25ddb379c33829a03433af934bdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f6de64041bdd0523af9d653bd3d939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a46f6de64041bdd0523af9d653bd3d939">USCI_NONE</a>&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td></tr>
<tr class="separator:a46f6de64041bdd0523af9d653bd3d939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4774554e16714f447f43e917413e73af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4774554e16714f447f43e917413e73af">USCI_UART_UCRXIFG</a>&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td></tr>
<tr class="separator:a4774554e16714f447f43e917413e73af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ab1fd995e5dd45d7b2264d7882c0a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a40ab1fd995e5dd45d7b2264d7882c0a1">USCI_UART_UCTXIFG</a>&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td></tr>
<tr class="separator:a40ab1fd995e5dd45d7b2264d7882c0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b004407145f98a46a558de25541f881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7b004407145f98a46a558de25541f881">USCI_UART_UCSTTIFG</a>&#160;&#160;&#160;(0x0006)       /* USCI UCSTTIFG */</td></tr>
<tr class="separator:a7b004407145f98a46a558de25541f881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8662f6231a596d23d498d73b890e165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac8662f6231a596d23d498d73b890e165">USCI_UART_UCTXCPTIFG</a>&#160;&#160;&#160;(0x0008)       /* USCI UCTXCPTIFG */</td></tr>
<tr class="separator:ac8662f6231a596d23d498d73b890e165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedbb8c2537fda4307cde48b272b9103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aeedbb8c2537fda4307cde48b272b9103">USCI_SPI_UCRXIFG</a>&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td></tr>
<tr class="separator:aeedbb8c2537fda4307cde48b272b9103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8fbd96560e1146a9890b6087726c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9d8fbd96560e1146a9890b6087726c4a">USCI_SPI_UCTXIFG</a>&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td></tr>
<tr class="separator:a9d8fbd96560e1146a9890b6087726c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8224b68ea3728b2f506e8866b7ebc805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8224b68ea3728b2f506e8866b7ebc805">USCI_I2C_UCALIFG</a>&#160;&#160;&#160;(0x0002)       /* USCI I2C Mode: UCALIFG */</td></tr>
<tr class="separator:a8224b68ea3728b2f506e8866b7ebc805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596ff18ecfb547771443b154de66750f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a596ff18ecfb547771443b154de66750f">USCI_I2C_UCNACKIFG</a>&#160;&#160;&#160;(0x0004)       /* USCI I2C Mode: UCNACKIFG */</td></tr>
<tr class="separator:a596ff18ecfb547771443b154de66750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#acf6bc5e7c75434543c77f0feb69bfe6b">USCI_I2C_UCSTTIFG</a>&#160;&#160;&#160;(0x0006)       /* USCI I2C Mode: UCSTTIFG*/</td></tr>
<tr class="separator:acf6bc5e7c75434543c77f0feb69bfe6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af5c1c13d3c62c626e11cffba71cad0ac">USCI_I2C_UCSTPIFG</a>&#160;&#160;&#160;(0x0008)       /* USCI I2C Mode: UCSTPIFG*/</td></tr>
<tr class="separator:af5c1c13d3c62c626e11cffba71cad0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8f516aad8259936da766f8b4093f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6e8f516aad8259936da766f8b4093f7a">USCI_I2C_UCRXIFG3</a>&#160;&#160;&#160;(0x000A)       /* USCI I2C Mode: UCRXIFG3 */</td></tr>
<tr class="separator:a6e8f516aad8259936da766f8b4093f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff4e463d9c3ea789361113775c34ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7ff4e463d9c3ea789361113775c34ada">USCI_I2C_UCTXIFG3</a>&#160;&#160;&#160;(0x000C)       /* USCI I2C Mode: UCTXIFG3 */</td></tr>
<tr class="separator:a7ff4e463d9c3ea789361113775c34ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c93ba2ae6f926cf5d4c6eefff9750d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a82c93ba2ae6f926cf5d4c6eefff9750d">USCI_I2C_UCRXIFG2</a>&#160;&#160;&#160;(0x000E)       /* USCI I2C Mode: UCRXIFG2 */</td></tr>
<tr class="separator:a82c93ba2ae6f926cf5d4c6eefff9750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631f062d8d50ff40b9956dccf5d2eef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a631f062d8d50ff40b9956dccf5d2eef1">USCI_I2C_UCTXIFG2</a>&#160;&#160;&#160;(0x0010)       /* USCI I2C Mode: UCTXIFG2 */</td></tr>
<tr class="separator:a631f062d8d50ff40b9956dccf5d2eef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33b81ceb0321a3aee5c1419a4422be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab33b81ceb0321a3aee5c1419a4422be3">USCI_I2C_UCRXIFG1</a>&#160;&#160;&#160;(0x0012)       /* USCI I2C Mode: UCRXIFG1 */</td></tr>
<tr class="separator:ab33b81ceb0321a3aee5c1419a4422be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8c573d21174018d886085aad486686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a5e8c573d21174018d886085aad486686">USCI_I2C_UCTXIFG1</a>&#160;&#160;&#160;(0x0014)       /* USCI I2C Mode: UCTXIFG1 */</td></tr>
<tr class="separator:a5e8c573d21174018d886085aad486686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3a1403eee38b94e39b1a837451c6240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab3a1403eee38b94e39b1a837451c6240">USCI_I2C_UCRXIFG0</a>&#160;&#160;&#160;(0x0016)       /* USCI I2C Mode: UCRXIFG0 */</td></tr>
<tr class="separator:ab3a1403eee38b94e39b1a837451c6240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9432fb2b91c053289e71b33338ec97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae9432fb2b91c053289e71b33338ec97e">USCI_I2C_UCTXIFG0</a>&#160;&#160;&#160;(0x0018)       /* USCI I2C Mode: UCTXIFG0 */</td></tr>
<tr class="separator:ae9432fb2b91c053289e71b33338ec97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0348e728c3934e9e858570f3450144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abf0348e728c3934e9e858570f3450144">USCI_I2C_UCBCNTIFG</a>&#160;&#160;&#160;(0x001A)       /* USCI I2C Mode: UCBCNTIFG */</td></tr>
<tr class="separator:abf0348e728c3934e9e858570f3450144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5a5696805599105b7e5584fd57f582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ade5a5696805599105b7e5584fd57f582">USCI_I2C_UCCLTOIFG</a>&#160;&#160;&#160;(0x001C)       /* USCI I2C Mode: UCCLTOIFG */</td></tr>
<tr class="separator:ade5a5696805599105b7e5584fd57f582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ade0875f7cb0e2d93817f87b0e6010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a06ade0875f7cb0e2d93817f87b0e6010">USCI_I2C_UCBIT9IFG</a>&#160;&#160;&#160;(0x001E)       /* USCI I2C Mode: UCBIT9IFG */</td></tr>
<tr class="separator:a06ade0875f7cb0e2d93817f87b0e6010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f66d5f7365b9a0577db65376442c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad2f66d5f7365b9a0577db65376442c5d">OFS_WDTCTL</a>&#160;&#160;&#160;(0x0000)       /* Watchdog Timer Control */</td></tr>
<tr class="separator:ad2f66d5f7365b9a0577db65376442c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d95a61a18a31b3b1f58d4dd748dc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>&#160;&#160;&#160;(0x0001)</td></tr>
<tr class="separator:a48d95a61a18a31b3b1f58d4dd748dc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7267af954dbc64c6569376baf2624fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>&#160;&#160;&#160;(0x0002)</td></tr>
<tr class="separator:a7267af954dbc64c6569376baf2624fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1eeb94bf616ae0627ad8d2c1381279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>&#160;&#160;&#160;(0x0004)</td></tr>
<tr class="separator:aac1eeb94bf616ae0627ad8d2c1381279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f55bcfc2520cbd26b4caad641ae1c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>&#160;&#160;&#160;(0x0008)</td></tr>
<tr class="separator:a1f55bcfc2520cbd26b4caad641ae1c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8515ee8943dee4b6402faffe8482266f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>&#160;&#160;&#160;(0x0010)</td></tr>
<tr class="separator:a8515ee8943dee4b6402faffe8482266f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55f2a4fe9331fc6ec48dbe9a149f082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac55f2a4fe9331fc6ec48dbe9a149f082">WDTNMI</a>&#160;&#160;&#160;(0x0020)</td></tr>
<tr class="separator:ac55f2a4fe9331fc6ec48dbe9a149f082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c41ec9659519018ab8781f0df32c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae7c41ec9659519018ab8781f0df32c0b">WDTNMIES</a>&#160;&#160;&#160;(0x0040)</td></tr>
<tr class="separator:ae7c41ec9659519018ab8781f0df32c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ad95ff2264e83fff9d2442e11d0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a828ad95ff2264e83fff9d2442e11d0a4">WDTHOLD</a>&#160;&#160;&#160;(0x0080)</td></tr>
<tr class="separator:a828ad95ff2264e83fff9d2442e11d0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23abcd1f3bd7f79a552481e21dc97f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>&#160;&#160;&#160;(0x5A00)</td></tr>
<tr class="separator:a23abcd1f3bd7f79a552481e21dc97f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad7fce92237f747de12fe7c4b39bc04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8ad7fce92237f747de12fe7c4b39bc04">WDT_MDLY_32</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>)                         /* 32ms interval (default) */</td></tr>
<tr class="separator:a8ad7fce92237f747de12fe7c4b39bc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec025dd4289bf1e2083e0563136268b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4ec025dd4289bf1e2083e0563136268b">WDT_MDLY_8</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 8ms     &quot; */</td></tr>
<tr class="separator:a4ec025dd4289bf1e2083e0563136268b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace11c301d6e1e3162b1239d645e97c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ace11c301d6e1e3162b1239d645e97c5b">WDT_MDLY_0_5</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 0.5ms   &quot; */</td></tr>
<tr class="separator:ace11c301d6e1e3162b1239d645e97c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02c656e88af035996ea5917077426bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab02c656e88af035996ea5917077426bc">WDT_MDLY_0_064</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 0.064ms &quot; */</td></tr>
<tr class="separator:ab02c656e88af035996ea5917077426bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1344f6dc6d787174163e1b46473428b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1344f6dc6d787174163e1b46473428b6">WDT_ADLY_1000</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>)                 /* 1000ms  &quot; */</td></tr>
<tr class="separator:a1344f6dc6d787174163e1b46473428b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1031d4a9a951dd04b6c2bafe5875ac2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1031d4a9a951dd04b6c2bafe5875ac2e">WDT_ADLY_250</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)          /* 250ms   &quot; */</td></tr>
<tr class="separator:a1031d4a9a951dd04b6c2bafe5875ac2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125e7b704eaea55d87677f75bdb29feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a125e7b704eaea55d87677f75bdb29feb">WDT_ADLY_16</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)          /* 16ms    &quot; */</td></tr>
<tr class="separator:a125e7b704eaea55d87677f75bdb29feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58991561855e4927b3ffb5c407765859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a58991561855e4927b3ffb5c407765859">WDT_ADLY_1_9</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)   /* 1.9ms   &quot; */</td></tr>
<tr class="separator:a58991561855e4927b3ffb5c407765859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b86276617a1a7feebb81218ab4cd3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8b86276617a1a7feebb81218ab4cd3b0">WDT_MRST_32</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>)                                  /* 32ms interval (default) */</td></tr>
<tr class="separator:a8b86276617a1a7feebb81218ab4cd3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15214cc0e5d6c6834399c3a7c40386e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a15214cc0e5d6c6834399c3a7c40386e3">WDT_MRST_8</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                           /* 8ms     &quot; */</td></tr>
<tr class="separator:a15214cc0e5d6c6834399c3a7c40386e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e377d6605a1694ad61a723b8941b206"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1e377d6605a1694ad61a723b8941b206">WDT_MRST_0_5</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                           /* 0.5ms   &quot; */</td></tr>
<tr class="separator:a1e377d6605a1694ad61a723b8941b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799f88f6dae1d6cb6fb57b6e61fdefef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a799f88f6dae1d6cb6fb57b6e61fdefef">WDT_MRST_0_064</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                    /* 0.064ms &quot; */</td></tr>
<tr class="separator:a799f88f6dae1d6cb6fb57b6e61fdefef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8076d3f6c36282c3e866c910717b3ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ad8076d3f6c36282c3e866c910717b3ce">WDT_ARST_1000</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>)                          /* 1000ms  &quot; */</td></tr>
<tr class="separator:ad8076d3f6c36282c3e866c910717b3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4545588dd3b5430f07b9b3397c70698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aa4545588dd3b5430f07b9b3397c70698">WDT_ARST_250</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                   /* 250ms   &quot; */</td></tr>
<tr class="separator:aa4545588dd3b5430f07b9b3397c70698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd4fb072594e97a48042f9716180c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3dd4fb072594e97a48042f9716180c08">WDT_ARST_16</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                   /* 16ms    &quot; */</td></tr>
<tr class="separator:a3dd4fb072594e97a48042f9716180c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28cfe91830b1e7f71269bf39f307928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac28cfe91830b1e7f71269bf39f307928">WDT_ARST_1_9</a>&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)            /* 1.9ms   &quot; */</td></tr>
<tr class="separator:ac28cfe91830b1e7f71269bf39f307928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc48132eb990536a25383fd032baeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a0bc48132eb990536a25383fd032baeec">__MSP430_HAS_TLV__</a>&#160;&#160;&#160;/* Definition to show that Module is available */</td></tr>
<tr class="separator:a0bc48132eb990536a25383fd032baeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f2902197dc6ef9f691916b1454006ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a3f2902197dc6ef9f691916b1454006ca">TLV_START</a>&#160;&#160;&#160;(0x13C0u)      /* Start Address of the TLV structure */</td></tr>
<tr class="separator:a3f2902197dc6ef9f691916b1454006ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95ecb647a4c1f1cc41685af4248b58d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac95ecb647a4c1f1cc41685af4248b58d">TLV_END</a>&#160;&#160;&#160;(0x13FFu)      /* End Address of the TLV structure */</td></tr>
<tr class="separator:ac95ecb647a4c1f1cc41685af4248b58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02ea8f302aaab48243aaccbee58ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac02ea8f302aaab48243aaccbee58ad00">JTAG_DIS_PWD1</a>&#160;&#160;&#160;(0xFFDC)</td></tr>
<tr class="separator:ac02ea8f302aaab48243aaccbee58ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da00956254a1d8d31c92db6a88eed61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6da00956254a1d8d31c92db6a88eed61">JTAG_DIS_PWD2</a>&#160;&#160;&#160;(0xFFDE)</td></tr>
<tr class="separator:a6da00956254a1d8d31c92db6a88eed61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebe66a4c610b9f573e031156825b1ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#abebe66a4c610b9f573e031156825b1ec">TLV_CHKSUM_L</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="separator:abebe66a4c610b9f573e031156825b1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15b25cd3e327349098a5fe056bde762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab15b25cd3e327349098a5fe056bde762">TLV_CHKSUM_H</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:ab15b25cd3e327349098a5fe056bde762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be23db725d1385ac9eab50b3b5b0644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1be23db725d1385ac9eab50b3b5b0644">TLV_DIE_RECORD_TAG</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:a1be23db725d1385ac9eab50b3b5b0644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12889a35fcf5459d5e8e313b1ba59e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a12889a35fcf5459d5e8e313b1ba59e2c">TLV_DIE_RECORD_LEN</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:a12889a35fcf5459d5e8e313b1ba59e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16efba9198c92bc0a50caca5b2b3b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a16efba9198c92bc0a50caca5b2b3b67b">TLV_LOT_WAFER_ID</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:a16efba9198c92bc0a50caca5b2b3b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bfaeb8a2e1c23d5abc1bd543082b53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1bfaeb8a2e1c23d5abc1bd543082b53a">TLV_DIE_X_POS</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="separator:a1bfaeb8a2e1c23d5abc1bd543082b53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78dd17d84231cd4439137207b8ee2025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a78dd17d84231cd4439137207b8ee2025">TLV_DIE_Y_POS</a>&#160;&#160;&#160;(0x0A)</td></tr>
<tr class="separator:a78dd17d84231cd4439137207b8ee2025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7375365dfae746808cc551b6b8bad657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a7375365dfae746808cc551b6b8bad657">TLV_DIE_TEST_RESULTS</a>&#160;&#160;&#160;(0x0C)</td></tr>
<tr class="separator:a7375365dfae746808cc551b6b8bad657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ecc5da38ed994fba7972f91670145d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ac3ecc5da38ed994fba7972f91670145d">TLV_REF_TAG</a>&#160;&#160;&#160;(0x0E)</td></tr>
<tr class="separator:ac3ecc5da38ed994fba7972f91670145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8afe7b290929674493933ff48df9d4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8afe7b290929674493933ff48df9d4b9">TLV_REF_LEN</a>&#160;&#160;&#160;(0x0F)</td></tr>
<tr class="separator:a8afe7b290929674493933ff48df9d4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f5ad27defaa384c753281ec6f72eaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4f5ad27defaa384c753281ec6f72eaf1">TLV_CAL_REFCAL1</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr class="separator:a4f5ad27defaa384c753281ec6f72eaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3fff51aba9b0f810f246fd8c026f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a2d3fff51aba9b0f810f246fd8c026f31">TLV_CAL_REFCAL0</a>&#160;&#160;&#160;(0x11)</td></tr>
<tr class="separator:a2d3fff51aba9b0f810f246fd8c026f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd2a6b0f1feef37481c2e8cb2345834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a6bd2a6b0f1feef37481c2e8cb2345834">TLV_DCO_TAG</a>&#160;&#160;&#160;(0x12)</td></tr>
<tr class="separator:a6bd2a6b0f1feef37481c2e8cb2345834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772265185e64777858f46bd7f5a1f7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a772265185e64777858f46bd7f5a1f7af">TLV_DCO_LEN</a>&#160;&#160;&#160;(0x13)</td></tr>
<tr class="separator:a772265185e64777858f46bd7f5a1f7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbdf676dbc0631d735dd84ab37fb018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aadbdf676dbc0631d735dd84ab37fb018">TLV_CAL_CSIRFCAL</a>&#160;&#160;&#160;(0x14)</td></tr>
<tr class="separator:aadbdf676dbc0631d735dd84ab37fb018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6d1f71d3cf2ce298be172c5cb6c3533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ab6d1f71d3cf2ce298be172c5cb6c3533">TLV_CAL_CSIRTCAL</a>&#160;&#160;&#160;(0x15)</td></tr>
<tr class="separator:ab6d1f71d3cf2ce298be172c5cb6c3533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696fcec397bccb3bbe158c1afb82f406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a696fcec397bccb3bbe158c1afb82f406">TLV_CAL_CSERFCAL</a>&#160;&#160;&#160;(0x16)</td></tr>
<tr class="separator:a696fcec397bccb3bbe158c1afb82f406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64149999e26622e7f73ad9e14daa8450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a64149999e26622e7f73ad9e14daa8450">TLV_CAL_CSERTCAL</a>&#160;&#160;&#160;(0x17)</td></tr>
<tr class="separator:a64149999e26622e7f73ad9e14daa8450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c24abd14c2286573e737d7e2097d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a27c24abd14c2286573e737d7e2097d79">TLV_SD24_TAG</a>&#160;&#160;&#160;(0x18)</td></tr>
<tr class="separator:a27c24abd14c2286573e737d7e2097d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c5f23302a62d2a0d5b4cbc12dca9a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1c5f23302a62d2a0d5b4cbc12dca9a46">TLV_SD24_LEN</a>&#160;&#160;&#160;(0x19)</td></tr>
<tr class="separator:a1c5f23302a62d2a0d5b4cbc12dca9a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a66596f303f2d4ca44caf43d5c121b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae0a66596f303f2d4ca44caf43d5c121b">TLV_CAL_SD24TRIM</a>&#160;&#160;&#160;(0x1A)</td></tr>
<tr class="separator:ae0a66596f303f2d4ca44caf43d5c121b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04113351d0171ceb3ba183ef63601638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a04113351d0171ceb3ba183ef63601638">TLV_EMPTY</a>&#160;&#160;&#160;(0x1B)</td></tr>
<tr class="separator:a04113351d0171ceb3ba183ef63601638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4302756ba295803bf96e3825741a51ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a4302756ba295803bf96e3825741a51ca">TLV_EMPTY_TAG</a>&#160;&#160;&#160;(0x1C)</td></tr>
<tr class="separator:a4302756ba295803bf96e3825741a51ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3f9dc2873e68f225045969d560af24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#add3f9dc2873e68f225045969d560af24">TLV_EMPTY_LEN</a>&#160;&#160;&#160;(0x1D)</td></tr>
<tr class="separator:add3f9dc2873e68f225045969d560af24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d9b2ff8a57d56b639d3ad670116757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(name)&#160;&#160;&#160;name##_ptr</td></tr>
<tr class="separator:af5d9b2ff8a57d56b639d3ad670116757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc596b181345ba4a55863d2b9d20270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(x)&#160;&#160;&#160;_Pragma(#x)</td></tr>
<tr class="separator:a1dc596b181345ba4a55863d2b9d20270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0fe1696cf4ad417a75a631c780a32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afd0fe1696cf4ad417a75a631c780a32f">CREATE_VECTOR</a>(name)&#160;&#160;&#160;void * const <a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(name) = (void *)(long)&amp;name</td></tr>
<tr class="separator:afd0fe1696cf4ad417a75a631c780a32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca7bef61e92acd9c422728386d2c46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">PLACE_VECTOR</a>(vector, section)&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(DATA_SECTION(vector,section))</td></tr>
<tr class="separator:afca7bef61e92acd9c422728386d2c46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584631e796a416e96df9346eab62dd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">PLACE_INTERRUPT</a>(func)&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(CODE_SECTION(func,&quot;.text:_isr&quot;))</td></tr>
<tr class="separator:a584631e796a416e96df9346eab62dd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab94346c461d7b7df781f7c5216d4bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#aab94346c461d7b7df781f7c5216d4bd8">ISR_VECTOR</a>(func, offset)</td></tr>
<tr class="separator:aab94346c461d7b7df781f7c5216d4bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a9e6f5a2032fd69c81e069503a01bf9f8"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a> )()</td></tr>
<tr class="separator:a9e6f5a2032fd69c81e069503a01bf9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a315dd8ba89e8428ca9c187eb5ba23e4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_8BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern volatile unsigned char address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0167481d5c433235268ca36add63d03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_16BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern volatile unsigned int address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe3e4a9a37574b45e8946150a84e4f11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_20BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern <a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a9e6f5a2032fd69c81e069503a01bf9f8">__SFR_FARPTR</a> address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab83266d277092283a62d8384e9fd5f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFR_32BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">address</td><td>)</td>
          <td>&#160;&#160;&#160;extern volatile unsigned long address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4d43f8748b542bce39e18790f845ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT0&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a601923eba46784638244c1ebf2622a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT1&#160;&#160;&#160;(0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c9560bccccb00174801c728f1ed1399"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT2&#160;&#160;&#160;(0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e44574a8a8becc885b05f3bc367ef6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT3&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa731e0b6cf75f4e637ee88959315f5e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT4&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae692bc3df48028ceb1ddc2534a993bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT5&#160;&#160;&#160;(0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc2d074401e2b6322ee8f03476c24677"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT6&#160;&#160;&#160;(0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6b8f3261ae9e2e1043380c192f7b5f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT7&#160;&#160;&#160;(0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e80e65237843fa1ff15c68cd78066f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT8&#160;&#160;&#160;(0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3aa20ab5eb33383fa31b0e94f4401cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT9&#160;&#160;&#160;(0x0200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb13aa9f7ebc9baba968e346029972de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITA&#160;&#160;&#160;(0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f98eadb57d7d0fc2687a55cefa0a3ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITB&#160;&#160;&#160;(0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c52e5fc182b1bff3088ccfbefe20c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITC&#160;&#160;&#160;(0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a661469a4e8ce6126c54a3b864516842c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITD&#160;&#160;&#160;(0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c52871d737790ece753991c6fcafebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITE&#160;&#160;&#160;(0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab6a537fff60ab22bd575f17d68ee3e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BITF&#160;&#160;&#160;(0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4cf4b2ab929bd23951a8676eeac086b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define C&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51591cf51bdd6c1f6015532422e7770e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Z&#160;&#160;&#160;(0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0240ac851181b84ac374872dc5434ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define N&#160;&#160;&#160;(0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af40a326b23c68a27cebe60f16634a2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define V&#160;&#160;&#160;(0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e3cee306f51b98da4e4c97ab118f506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIE&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb24a5cd5fd8e152af2dae98b3883013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUOFF&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a402257652efd4f64cdd1cfc95f9ed210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OSCOFF&#160;&#160;&#160;(0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a196a05515c9476be96443ccb3aa6004d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCG0&#160;&#160;&#160;(0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c235c9d99c61027fc1db9624116a389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCG1&#160;&#160;&#160;(0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44fde789b84d1b15c41e577d6a080eff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM0_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1de78c710e50d6f742f5676dfbffdedf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM1_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8af1e5b3633693d9439d284100183004"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM2_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8217664a1729103e247c6984d1744cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM3_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97eaedd508e6f77e34a49433f8e9e2eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM4_bits&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4c235c9d99c61027fc1db9624116a389">SCG1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a196a05515c9476be96443ccb3aa6004d">SCG0</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a402257652efd4f64cdd1cfc95f9ed210">OSCOFF</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acb24a5cd5fd8e152af2dae98b3883013">CPUOFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d3b793a044ad5aafdd58f96e0b50fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM0&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>)         /* Enter Low Power Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47b9d72d05b876201917c04fc8919d0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM0_EXIT&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a44fde789b84d1b15c41e577d6a080eff">LPM0_bits</a>) /* Exit Low Power Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f98cfefe7b049599397267aa768646e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM1&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>)         /* Enter Low Power Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ab6fb7e06a1126139f77a6806df8c45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM1_EXIT&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1de78c710e50d6f742f5676dfbffdedf">LPM1_bits</a>) /* Exit Low Power Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e51ea7da24d55c620d25beeceafa2d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM2&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>)         /* Enter Low Power Mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7c3c13b50c4e5316a2da9625eb45b65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM2_EXIT&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a8af1e5b3633693d9439d284100183004">LPM2_bits</a>) /* Exit Low Power Mode 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f28c18bdecbdeeba6dbde2e3f23992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM3&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>)         /* Enter Low Power Mode 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2fe963dc632d6091974c5c96121a502"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM3_EXIT&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#ae8217664a1729103e247c6984d1744cc">LPM3_bits</a>) /* Exit Low Power Mode 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a470d55339b58ef63a94524ea045d187c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM4&#160;&#160;&#160;__bis_SR_register(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>)         /* Enter Low Power Mode 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a207343940442d98bc40c43d2f428786b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM4_EXIT&#160;&#160;&#160;__bic_SR_register_on_exit(<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a97eaedd508e6f77e34a49433f8e9e2eb">LPM4_bits</a>) /* Exit Low Power Mode 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cf9d807349c73d4a04a3a2ca75393cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_MSP430_CPU__&#160;&#160;&#160;/* Definition to show that it has MSP430 CPU */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4da01098ff0402bbc308ff368f9118bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_MSP430I_CPU__&#160;&#160;&#160;/* Definition to show that it has MSP430I CPU */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57fd2c4898cce64398d1c0c459c6ac50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_IE1&#160;&#160;&#160;(0x0000)       /* Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab076d892115b3bbdf2eceb711a6afc88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0IE&#160;&#160;&#160;IE1            /* UART0 Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab74209efcc9b0d273e44515c09ca9219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIE&#160;&#160;&#160;(0x01)         /* Watchdog Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab066cf7af33154ecefe4d60258c88819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIE&#160;&#160;&#160;(0x02)         /* Osc. Fault  Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a118048d5ce4a24dacaed04244c16a935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIE&#160;&#160;&#160;(0x10)         /* NMI Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a364f7874e198c9a39e23c5ed8167a859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIE&#160;&#160;&#160;(0x20)         /* Flash Access Violation Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa828a84497feae508b0b18999f50a4b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_IFG1&#160;&#160;&#160;(0x0002)       /* Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9ed659059eee81941b3ee453c84968c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIFG&#160;&#160;&#160;(0x01)         /* Watchdog Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5ea12efc56ad0fb6afcd9a6c3dd134b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFIFG&#160;&#160;&#160;(0x02)         /* Osc. Fault Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6790e0ce9957b20b4d72a00f3f96c6bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BORIFG&#160;&#160;&#160;(0x04)         /* Brown Out Reset Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15d3938b4e89b4d0602c41339f06cdea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSTIFG&#160;&#160;&#160;(0x08)         /* Reset Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab030e9aac536543b4d68ffa923bf7a30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NMIIFG&#160;&#160;&#160;(0x10)         /* NMI Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9917ce8ebba1f54aa524077d89a0524b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIE1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a57fd2c4898cce64398d1c0c459c6ac50">OFS_IE1</a>        /* Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga768a39484cfad4105ab43d6293a9ca90">SFR_disableInterrupt()</a>, and <a class="el" href="group__sfr__api.html#ga975ae446a2adf3a0cf53b3ad7dc6488f">SFR_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d51b56111159d8eed1ab8906c1c3099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SFRIFG1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aa828a84497feae508b0b18999f50a4b1">OFS_IFG1</a>       /* Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sfr__api.html#ga4649ae1b6c7f6cfbde0b7e37a8818e35">SFR_clearInterrupt()</a>, and <a class="el" href="group__sfr__api.html#gac742322d8fc99fc78c224874eb480983">SFR_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d40e870fd3a510b86ed915bcee6d648"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SYSJTAGDIS&#160;&#160;&#160;(0x01FE)       /* JTAG Disable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc3337151c9625491fd780ffbe0adeb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JTAGDISKEY&#160;&#160;&#160;(0xA5A5)       /* JTAG Lock Key */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a273992423c0f3f98fa5c684b5a4c4175"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL0&#160;&#160;&#160;(0x0000)       /* CS Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5c2b6a42ceda5dcaa5332a6a0929a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSCTL1&#160;&#160;&#160;(0x0001)       /* CS Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d8d02781bd6de8c54618c7a978ff925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSIRFCAL&#160;&#160;&#160;(0x0002)       /* CS Internal Resistor Frequency Calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38b5ab7e184ee6e170bffc429d25ddca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSIRTCAL&#160;&#160;&#160;(0x0003)       /* CS Internal Resistor Temperature Calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac95ddbc55b31ae325871805fcd308152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSERFCAL&#160;&#160;&#160;(0x0004)       /* CS External Resistor Frequency Calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a21144394eb0632d173adc3ea0a4df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_CSERTCAL&#160;&#160;&#160;(0x0005)       /* CS External Resistor Temperature Calibration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d526d03aaeddc3446a21c452f995793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOR&#160;&#160;&#160;(0x0001)       /* DCO resistor select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae84ad3bc8dda2eda3f8ef859e25e22a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOBYP&#160;&#160;&#160;(0x0002)       /* DCO bypass mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e8193566ecb6dbdd2bd4cc6e51f05e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCOF&#160;&#160;&#160;(0x0080)       /* DCO fault flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afecb194ad6d3cc36efcf71a9e83c9314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM0&#160;&#160;&#160;(0x0001)       /* MCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9865a617da6c8923f48857689c630fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM1&#160;&#160;&#160;(0x0002)       /* MCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5fd6971f511ea9d2eda373ab4e7a513"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM2&#160;&#160;&#160;(0x0004)       /* MCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a350876fdb12fcdd2cee9508b7c50c7d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS0&#160;&#160;&#160;(0x0010)       /* SMCLK Divider Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f1311376e4b7fa7406230d48ad9887e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS1&#160;&#160;&#160;(0x0020)       /* SMCLK Divider Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a017a891d197c11061ac00e880f8f9941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS2&#160;&#160;&#160;(0x0040)       /* SMCLK Divider Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a493cf0e2906a5d96d8472be780db4554"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_0&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93ef77fc30258f320665c894475da389"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_1&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a5a893c141dec43db5088c4472ab8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_2&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a650bb6b309d4597a57fac6240eb197e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_3&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a045625153ccda5ac59a7763c4abf05dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_4&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4388d2490bc43f7f5e21b019da0b5390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_5&#160;&#160;&#160;(0x0005)       /* MCLK Source Divider 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cda538dd8e4dddb5dea6db6a4a95935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_6&#160;&#160;&#160;(0x0006)       /* MCLK Source Divider 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae81796d59dc1f56cb6c324d38f90aa65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM_7&#160;&#160;&#160;(0x0007)       /* MCLK Source Divider 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22aef947d8ad2de6a046550da4fe1e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__1&#160;&#160;&#160;(0x0000)       /* MCLK Source Divider f(MCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6cc7777c096b72d1e247c0a01c6127e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__2&#160;&#160;&#160;(0x0001)       /* MCLK Source Divider f(MCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa70bbab33c3a76d82274f09bbf48dc8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__4&#160;&#160;&#160;(0x0002)       /* MCLK Source Divider f(MCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a81e20620264b0962b2bd17c91bc28047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__8&#160;&#160;&#160;(0x0003)       /* MCLK Source Divider f(MCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd224fb15d2ba3f1d0efd990fd379d46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVM__16&#160;&#160;&#160;(0x0004)       /* MCLK Source Divider f(MCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27ee871cb6611578014d4d8630ec1e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_0&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae27b5aeb7918fcd60dbd876560f50827"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_1&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80622b3d880944ec119252938b03f6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_2&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af0d4e200e4678c65037f15b4179ff2f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_3&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af886ecb240932a240798f6c734f6b4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_4&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79676fc61530c1dc8f907e1c35f97337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_5&#160;&#160;&#160;(0x0050)       /* SMCLK Source Divider 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad46107c88dab442531c8a23c25308c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_6&#160;&#160;&#160;(0x0060)       /* SMCLK Source Divider 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15f2b301d26bd2ea1a5655011b1171f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS_7&#160;&#160;&#160;(0x0070)       /* SMCLK Source Divider 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a045fc358f5c9223afe48681113460b94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__1&#160;&#160;&#160;(0x0000)       /* SMCLK Source Divider f(SMCLK)/1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaeaef6a7aee4c91577816759ca78c6b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__2&#160;&#160;&#160;(0x0010)       /* SMCLK Source Divider f(SMCLK)/2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29c7bb4ddfe343d4b1aeef94d3f7b9df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__4&#160;&#160;&#160;(0x0020)       /* SMCLK Source Divider f(SMCLK)/4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf9ea8e3d103825d9176da45aa30bd6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__8&#160;&#160;&#160;(0x0030)       /* SMCLK Source Divider f(SMCLK)/8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="accc9056a7c1e603c839156605b7f5572"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DIVS__16&#160;&#160;&#160;(0x0040)       /* SMCLK Source Divider f(SMCLK)/16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa730ec29d91fe50132103884296cd612"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL0&#160;&#160;&#160;(0x0001)       /* DCO internal resistor frequency calibration value Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f33e49d10275c4b7b92c4ffeaa2f4cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL1&#160;&#160;&#160;(0x0002)       /* DCO internal resistor frequency calibration value Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a346731c5cf63e61c77b82a2a597bf42d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL2&#160;&#160;&#160;(0x0004)       /* DCO internal resistor frequency calibration value Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fdf55c082f109d3e4abf866611cdcf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL3&#160;&#160;&#160;(0x0008)       /* DCO internal resistor frequency calibration value Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8456b9dded6f7cba536911f7db14ff3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL4&#160;&#160;&#160;(0x0010)       /* DCO internal resistor frequency calibration value Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad17f6c85c391a2c64bcedaf5bd71f686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL5&#160;&#160;&#160;(0x0020)       /* DCO internal resistor frequency calibration value Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c4cfb06cd7b7e07730730e285ef21c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL6&#160;&#160;&#160;(0x0040)       /* DCO internal resistor frequency calibration value Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a046c59df18834748aacf360e37b0ce5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRFCAL7&#160;&#160;&#160;(0x0080)       /* DCO internal resistor frequency calibration value Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a339435671e903037e7b99e65ea53cba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL0&#160;&#160;&#160;(0x0001)       /* DCO internal resistor temperature calibration value Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadbcb8eb64caf5195162cfc024969e2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL1&#160;&#160;&#160;(0x0002)       /* DCO internal resistor temperature calibration value Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7376f925e8b4fc359bbafed04a0503d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL2&#160;&#160;&#160;(0x0004)       /* DCO internal resistor temperature calibration value Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a80f019304f1fa47189fe283c635399b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL3&#160;&#160;&#160;(0x0008)       /* DCO internal resistor temperature calibration value Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa3967991a0e74208842063de59278c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL4&#160;&#160;&#160;(0x0010)       /* DCO internal resistor temperature calibration value Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba8d45d75c1a04c599ae7e307ad970d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL5&#160;&#160;&#160;(0x0020)       /* DCO internal resistor temperature calibration value Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2aa93f4201c4f6bc30ebfa30aaae8d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL6&#160;&#160;&#160;(0x0040)       /* DCO internal resistor temperature calibration value Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1466ea3ce951776cf3deb4674b47a9c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRTCAL7&#160;&#160;&#160;(0x0080)       /* DCO internal resistor temperature calibration value Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a46f0aa340a71f4e99fbc5b8d550530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL0&#160;&#160;&#160;(0x0001)       /* DCO external resistor frequency calibration value Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af90e7f6e3209081e03707f9d9ddd13f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL1&#160;&#160;&#160;(0x0002)       /* DCO external resistor frequency calibration value Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18bfc3e10c5ccb9d07b94319220c2a49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL2&#160;&#160;&#160;(0x0004)       /* DCO external resistor frequency calibration value Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae446200a269f94f8dc9939a4046d2676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL3&#160;&#160;&#160;(0x0008)       /* DCO external resistor frequency calibration value Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab210a6d1f16bd3c1f9136399ef1147ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL4&#160;&#160;&#160;(0x0010)       /* DCO external resistor frequency calibration value Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a097c4df90a95db332f7136f349c2f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL5&#160;&#160;&#160;(0x0020)       /* DCO external resistor frequency calibration value Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50cdb4e33612aef6d3a9fb5f8aca6d0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL6&#160;&#160;&#160;(0x0040)       /* DCO external resistor frequency calibration value Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a56d9ef677beda35558c25bb3583fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERFCAL7&#160;&#160;&#160;(0x0080)       /* DCO external resistor frequency calibration value Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5cec5c64ba83625f5e46d04aa7bc7ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL0&#160;&#160;&#160;(0x0001)       /* DCO external resistor temperature calibration value Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b51dbe9b724e99aeee05dabe4bef1bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL1&#160;&#160;&#160;(0x0002)       /* DCO external resistor temperature calibration value Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3ca44d241d5fcaa15f9407e29fd3f01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL2&#160;&#160;&#160;(0x0004)       /* DCO external resistor temperature calibration value Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcb839b54806d520994fb7987a848e8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL3&#160;&#160;&#160;(0x0008)       /* DCO external resistor temperature calibration value Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a844ea82aabfbbcfe4e2dbfddf5c49c2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL4&#160;&#160;&#160;(0x0010)       /* DCO external resistor temperature calibration value Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa201046cb47857225999292ea28779aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL5&#160;&#160;&#160;(0x0020)       /* DCO external resistor temperature calibration value Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac288401a8f3288d1b125bf37996143fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL6&#160;&#160;&#160;(0x0040)       /* DCO external resistor temperature calibration value Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f5efa9e8eb2981fbf4b7ed718c8c452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERTCAL7&#160;&#160;&#160;(0x0080)       /* DCO external resistor temperature calibration value Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a9157cfa2a6a6003fce52355b977fc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL1&#160;&#160;&#160;(0x0000)       /* FLASH Control 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__flash__api.html#gad8c685a9dcadc9b65ec0916b93ec683f">FLASH_massErase()</a>, <a class="el" href="group__flash__api.html#ga43e65d6dccff0e661ee8e1105bd7dcab">FLASH_memoryFill32()</a>, <a class="el" href="group__flash__api.html#ga7de2ea59b138f2ed420a8ad598a0d253">FLASH_segmentErase()</a>, <a class="el" href="group__flash__api.html#gad25ffe834a55782652f596c16206f70a">FLASH_write16()</a>, <a class="el" href="group__flash__api.html#ga6d875a34fe77411dc24221c047b6a279">FLASH_write32()</a>, and <a class="el" href="group__flash__api.html#gaf3bbcff289175ecb9e8f6a409e073f54">FLASH_write8()</a>.</p>

</div>
</div>
<a class="anchor" id="a0abce44a6c0a7eda449016cdbf0c7515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL2&#160;&#160;&#160;(0x0002)       /* FLASH Control 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__flash__api.html#ga94efdf8ff47479605c0160c97cba36d2">FLASH_setupClock()</a>.</p>

</div>
</div>
<a class="anchor" id="aa34abdaf40254fc338cd2a67e1759b3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_FCTL3&#160;&#160;&#160;(0x0004)       /* FLASH Control 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__flash__api.html#ga20694a1627a97bd27b380bd8d86d631b">FLASH_lockInfo()</a>, <a class="el" href="group__flash__api.html#gad8c685a9dcadc9b65ec0916b93ec683f">FLASH_massErase()</a>, <a class="el" href="group__flash__api.html#ga43e65d6dccff0e661ee8e1105bd7dcab">FLASH_memoryFill32()</a>, <a class="el" href="group__flash__api.html#ga7de2ea59b138f2ed420a8ad598a0d253">FLASH_segmentErase()</a>, <a class="el" href="group__flash__api.html#ga07ac64f544178d6f40c08dc82be99e99">FLASH_status()</a>, <a class="el" href="group__flash__api.html#gaced41a8479d7cc5c43d8e9fc7768835b">FLASH_unlockInfo()</a>, <a class="el" href="group__flash__api.html#gad25ffe834a55782652f596c16206f70a">FLASH_write16()</a>, <a class="el" href="group__flash__api.html#ga6d875a34fe77411dc24221c047b6a279">FLASH_write32()</a>, and <a class="el" href="group__flash__api.html#gaf3bbcff289175ecb9e8f6a409e073f54">FLASH_write8()</a>.</p>

</div>
</div>
<a class="anchor" id="a5abe8436c479614b24991136c7f92bfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRKEY&#160;&#160;&#160;(0x9600)       /* Flash key returned by read */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60a63339a28732e5fed8086e52f95109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FWKEY&#160;&#160;&#160;(0xA500)       /* Flash key for write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51372209f9642b083708830500da4f5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FXKEY&#160;&#160;&#160;(0x3300)       /* for use with XOR instruction */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d4522ecaa66a6e2edacf9cd78b07f89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ERASE&#160;&#160;&#160;(0x0002)       /* Enable bit for Flash segment erase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fdaff334c72d44d597f0194f03576a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MERAS&#160;&#160;&#160;(0x0004)       /* Enable bit for Flash mass erase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fd48723c10f35efb40bd1af6cfb1cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WRT&#160;&#160;&#160;(0x0040)       /* Enable bit for Flash write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad25a8e3269e21dc8d5a140ed4d769276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BLKWRT&#160;&#160;&#160;(0x0080)       /* Enable bit for Flash segment write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b2f6ef0fbdd66bd58aed3d02d291552"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEGWRT&#160;&#160;&#160;(0x0080)       /* old definition */ /* Enable bit for Flash segment write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a130d229e3dbc32fafe85fd39419ca91d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FN0&#160;&#160;&#160;(0x0001)       /* Divide Flash clock by 1 to 64 using FN0 to FN5 according to: */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d52246b9f38c29e13091d20a709f2c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FN1&#160;&#160;&#160;(0x0002)       /*  32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7497acc681fbd62f5de4de4f66d2ee1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FN2&#160;&#160;&#160;(0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a645aedd0abe28ab891b2948d8ada6971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FN3&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae55ca4bae95ee77420e3c40e5c132e4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FN4&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b9f1599b8914e525a7019c4f3bddc49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FN5&#160;&#160;&#160;(0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a48385cc1b3b93ab59f87a7ca67fbfbbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSSEL0&#160;&#160;&#160;(0x0040)       /* Flash clock select 0 */        /* to distinguish from USART SSELx */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc2f9e44b11d56a53a7b31976d6558e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSSEL1&#160;&#160;&#160;(0x0080)       /* Flash clock select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a333b0c78e0aed867934543441c49f096"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSSEL_0&#160;&#160;&#160;(0x0000)       /* Flash clock select: 0 - ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a121396ad65b9df3211bf0d1addd844ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSSEL_1&#160;&#160;&#160;(0x0040)       /* Flash clock select: 1 - MCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5e271bc4833cbb4094740d1d6abf217"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSSEL_2&#160;&#160;&#160;(0x0080)       /* Flash clock select: 2 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97ecb953cbc9b0c4fd62d7207f84920d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSSEL_3&#160;&#160;&#160;(0x00C0)       /* Flash clock select: 3 - SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5be0aaddb58ffb9cb20c12530d66316"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY&#160;&#160;&#160;(0x0001)       /* Flash busy: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa05f7fb72110dd49fca81924e8e39366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define KEYV&#160;&#160;&#160;(0x0002)       /* Flash Key violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5bb57b173dd669993784a17417671f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACCVIFG&#160;&#160;&#160;(0x0004)       /* Flash Access violation flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef72fe86b7c60b1a86920496456edeac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAIT&#160;&#160;&#160;(0x0008)       /* Wait flag for segment write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0376b2ead2de10bb7ab6a4d21ec304e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCK&#160;&#160;&#160;(0x0010)       /* Lock bit: 1 - Flash is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b678cfc91a2260fb7ad94e2bac61a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMEX&#160;&#160;&#160;(0x0020)       /* Flash Emergency Exit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae810c82c206d03de1193a3c9e0edc46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKSEG&#160;&#160;&#160;(0x0040)       /* Flash Info Lock bit: read = 1 - Segment is locked (read only) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43fe78ae12bd4174154f17ea148f9bd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPY&#160;&#160;&#160;(0x0000)       /* Multiply Unsigned/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy__api.html#gad46fae9ab06900286ef2d41f4f78cb95">MPY_setOperandOne16Bit()</a>, and <a class="el" href="group__mpy__api.html#gaa414a6cc6a5660c58fa50cfe16af8f84">MPY_setOperandOne8Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="a20639e10ef4172407b5d3fd482f370cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MPYS&#160;&#160;&#160;(0x0002)       /* Multiply Signed/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5b6016d98086f963f0cdba3449d30f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MAC&#160;&#160;&#160;(0x0004)       /* Multiply Unsigned and Accumulate/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc73bfedb3df3a62a64ea086b2556d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_MACS&#160;&#160;&#160;(0x0006)       /* Multiply Signed and Accumulate/Operand 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a509d66403a096ddf0fefb995a96da985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_OP2&#160;&#160;&#160;(0x0008)       /* Operand 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy__api.html#ga83f777966a9c5e2c71f25c8bd6c99410">MPY_setOperandTwo16Bit()</a>, and <a class="el" href="group__mpy__api.html#gaeaec9cb8949018178dbcb6879b6019f7">MPY_setOperandTwo8Bit()</a>.</p>

</div>
</div>
<a class="anchor" id="acfe77f28b188c29f9b6a72007a1d284f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESLO&#160;&#160;&#160;(0x000A)       /* Result Low Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy__api.html#gaf49a627feb176fda93ed9aeacea9aa32">MPY_getResult()</a>.</p>

</div>
</div>
<a class="anchor" id="af86de4fe0592ee679a3b873ab6bef53e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_RESHI&#160;&#160;&#160;(0x000C)       /* Result High Word */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy__api.html#gaf49a627feb176fda93ed9aeacea9aa32">MPY_getResult()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c58a1706bc517f31759c32458e6d1a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SUMEXT&#160;&#160;&#160;(0x000E)       /* Sum Extend */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__mpy__api.html#ga4a4abd9b99b8299c22f66f10e932bf8a">MPY_getSumExtension()</a>.</p>

</div>
</div>
<a class="anchor" id="a14baf60fde3fa54ebaf2d910a5b647e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_LPM45CTL&#160;&#160;&#160;(0x0000)       /* PMM Power Mode 4.5 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3c93ac0f15635e63e558610e8b8b34f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_VMONCTL&#160;&#160;&#160;(0x0001)       /* PMM Voltage Monitor Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1cfc3c3c6229636a382633b44249636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCAL0&#160;&#160;&#160;(0x0002)       /* PMM Reference Calibration Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab690260b3325109d1535d68f9e790bc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_REFCAL1&#160;&#160;&#160;(0x0003)       /* PMM Reference Calibration Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef8001f2256b80d347e708e92601bba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VCMONCTL&#160;&#160;&#160;VMONCTL        /* Legacy Define */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b8fcd90c55257feb9c2ee237b8a1fdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOCKLPM45&#160;&#160;&#160;(0x0001)       /* Lock I/O pin configuration upon entry/exit to/from LPM4.5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a611a2bc75bae212149485aabfdea3ef9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPM45IFG&#160;&#160;&#160;(0x0002)       /* LPM4.5 interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e4f8f522dd962a55aade291cc6f5318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMMREGOFF&#160;&#160;&#160;(0x0010)       /* PMM Turn Regulator off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23180aa0318ab1d8046b28a98fbf1a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL0&#160;&#160;&#160;(0x0001)       /* Voltage monitor level selection Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ce06b056e3ebf3d4f514c4397b5a93f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL1&#160;&#160;&#160;(0x0002)       /* Voltage monitor level selection Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a339b4116d1c13eacee589395de07fffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL2&#160;&#160;&#160;(0x0004)       /* Voltage monitor level selection Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae98691aff6aede12d36c8992265042a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONIE&#160;&#160;&#160;(0x0010)       /* Voltage monitor interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa739078365c5d2b23b283f087f685e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONIFG&#160;&#160;&#160;(0x0020)       /* Voltage monitor interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee5887708570c3b5e58acd509276d6a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_0&#160;&#160;&#160;(0x0000)       /* Voltage monitor level selection: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1dd647106ed387bf59316ef365467f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_1&#160;&#160;&#160;(0x0001)       /* Voltage monitor level selection: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ed5dad43f4b0091edf6df4b6ba251c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_2&#160;&#160;&#160;(0x0002)       /* Voltage monitor level selection: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d7a96c500a11e4b45d363eeda3819d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_3&#160;&#160;&#160;(0x0003)       /* Voltage monitor level selection: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57809dc71b5f5465cd80e0185d4d291b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_4&#160;&#160;&#160;(0x0004)       /* Voltage monitor level selection: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a159305bf4542970c76aa45dd30334631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_5&#160;&#160;&#160;(0x0005)       /* Voltage monitor level selection: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add218461cc000c75e2953fb1d7caa166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_6&#160;&#160;&#160;(0x0006)       /* Voltage monitor level selection: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6ea6c96684f7b806379e8c2b96ad224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VMONLVL_7&#160;&#160;&#160;(0x0007)       /* Voltage monitor level selection: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabda0e09786064228169e3e0e5214904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGFINE0&#160;&#160;&#160;(0x0001)       /* Bandgap voltage fine calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8839750f708cbbd64518fd7279cc1813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGFINE1&#160;&#160;&#160;(0x0002)       /* Bandgap voltage fine calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bbf1a3fb76561231570dde9cd91bf25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGFINE2&#160;&#160;&#160;(0x0004)       /* Bandgap voltage fine calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2af8232ddc37a3877c6b410a384f3744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGFINE3&#160;&#160;&#160;(0x0008)       /* Bandgap voltage fine calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abb0032ab55385317bf57bb624e5f6978"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGCOARSE0&#160;&#160;&#160;(0x0010)       /* Bandgap voltage coarse calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca2730474460491da6b7fe46d9d7cef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGCOARSE1&#160;&#160;&#160;(0x0020)       /* Bandgap voltage coarse calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a207e57b174e4d74e7c6a467a011617c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGCURVE0&#160;&#160;&#160;(0x0001)       /* Curvature compensation Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e3b8ae6cb612c74714d9fe371ffa261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGCURVE1&#160;&#160;&#160;(0x0002)       /* Curvature compensation Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa40a5a2993c436a3e5ff289972909924"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGCURVE2&#160;&#160;&#160;(0x0004)       /* Curvature compensation Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fcc6dde1b234200d1ff0196c2338349"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BGCURVE3&#160;&#160;&#160;(0x0008)       /* Curvature compensation Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a08348a75db8898ac6d0230ee32ca196f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIASCURRENT0&#160;&#160;&#160;(0x0010)       /* Bandgap bias current calibration Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae97437c4fd81eeb0398b2c25a4f70e91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIASCURRENT1&#160;&#160;&#160;(0x0020)       /* Bandgap bias current calibration Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af248c6f9ffc7015a2a2b154dd78a745a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIASCURRENT2&#160;&#160;&#160;(0x0040)       /* Bandgap bias current calibration Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acfbf29b6f2fe2437581ac39158fdc1b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIASCURRENT3&#160;&#160;&#160;(0x0080)       /* Bandgap bias current calibration Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e66605aca70368d6219c6c85a84b2e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24INCTL0&#160;&#160;&#160;(0x0000)       /* SD24 Input Control Register Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sd24__api.html#gaf4536db9461d7e6b7f4a42fa0d001997">SD24_initConverterAdvanced()</a>, <a class="el" href="group__sd24__api.html#gac210626b18ac2f4b6989275927840c12">SD24_setGain()</a>, <a class="el" href="group__sd24__api.html#gad7bfaa4ad3ce9c34ce134786ddf6a998">SD24_setInputChannel()</a>, and <a class="el" href="group__sd24__api.html#ga8787a14e72adef0d0325be74d4653db6">SD24_setInterruptDelay()</a>.</p>

</div>
</div>
<a class="anchor" id="ab09fc6645b47c00c85ad1a16b4ab0b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24INCTL1&#160;&#160;&#160;(0x0001)       /* SD24 Input Control Register Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1f16653124af4b7e3e515d3fe1ff600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24INCTL2&#160;&#160;&#160;(0x0002)       /* SD24 Input Control Register Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2b9971aa7b1d4f599d0f4693af7d07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24INCTL3&#160;&#160;&#160;(0x0003)       /* SD24 Input Control Register Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f893adf17adfaf7e311122312ad6b96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24PRE0&#160;&#160;&#160;(0x0008)       /* SD24 Preload Register Channel 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a63a9d03109f7b93b4d83304e949a47be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24PRE1&#160;&#160;&#160;(0x0009)       /* SD24 Preload Register Channel 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb4786b1cb5b921079f2412ad1dbfd2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24PRE2&#160;&#160;&#160;(0x000A)       /* SD24 Preload Register Channel 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a967653536edbcfb7289ef3cefc3b19b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24PRE3&#160;&#160;&#160;(0x000B)       /* SD24 Preload Register Channel 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2511db682560fba71b23cd617c999e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24TRIM&#160;&#160;&#160;(0x000F)       /* SD24 Trim Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79c5a75596a62ebeec25f00c5b920e90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24CTL&#160;&#160;&#160;(0x0050)       /* Sigma Delta ADC 24 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sd24__api.html#ga82b2001bcdf3e48db4063bf33a84a453">SD24_disableInterrupt()</a>, <a class="el" href="group__sd24__api.html#ga408895110afd08eea9b85253b329115a">SD24_enableInterrupt()</a>, and <a class="el" href="group__sd24__api.html#ga618030ed9811123cec39858aacbb9b35">SD24_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e4e830d4c13e141564e55443620830b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24CCTL0&#160;&#160;&#160;(0x0052)       /* SD24 Channel 0 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sd24__api.html#ga98c8a1a0336dee771907953dae2f46c5">SD24_clearInterrupt()</a>, <a class="el" href="group__sd24__api.html#ga82b2001bcdf3e48db4063bf33a84a453">SD24_disableInterrupt()</a>, <a class="el" href="group__sd24__api.html#ga408895110afd08eea9b85253b329115a">SD24_enableInterrupt()</a>, <a class="el" href="group__sd24__api.html#ga69bbabee4770a78f631067c4abf01e53">SD24_getHighWordResults()</a>, <a class="el" href="group__sd24__api.html#ga140cff395621955c3e0e7411710f37b7">SD24_getInterruptStatus()</a>, <a class="el" href="group__sd24__api.html#ga62f32857877a3235d65cd155af071bf7">SD24_getResults()</a>, <a class="el" href="group__sd24__api.html#ga618030ed9811123cec39858aacbb9b35">SD24_init()</a>, <a class="el" href="group__sd24__api.html#ga1e5b61df63cef50490a72f6e970e4ae2">SD24_initConverter()</a>, <a class="el" href="group__sd24__api.html#gaf4536db9461d7e6b7f4a42fa0d001997">SD24_initConverterAdvanced()</a>, <a class="el" href="group__sd24__api.html#gabd277179868a1ba9fc2c2a822e443967">SD24_setConverterDataFormat()</a>, <a class="el" href="group__sd24__api.html#ga583f13a51e09bf514fe9c317bca13861">SD24_setOversampling()</a>, <a class="el" href="group__sd24__api.html#ga441350d037384ca296b79460e1a60677">SD24_startConverterConversion()</a>, and <a class="el" href="group__sd24__api.html#ga1c2df1ed18930eee2c77b13398506712">SD24_stopConverterConversion()</a>.</p>

</div>
</div>
<a class="anchor" id="afa763c8086c00349e2480322e3a0dfe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24CCTL1&#160;&#160;&#160;(0x0054)       /* SD24 Channel 1 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5c7542b068bb0d50e0093f311c3e4f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24CCTL2&#160;&#160;&#160;(0x0056)       /* SD24 Channel 2 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7dbe8ece2049d479e16bacf578f970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24CCTL3&#160;&#160;&#160;(0x0058)       /* SD24 Channel 3 Control Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b1d7e4eedf7319d612056b61791316d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24MEM0&#160;&#160;&#160;(0x0060)       /* SD24 Channel 0 Conversion Memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__sd24__api.html#ga69bbabee4770a78f631067c4abf01e53">SD24_getHighWordResults()</a>, and <a class="el" href="group__sd24__api.html#ga62f32857877a3235d65cd155af071bf7">SD24_getResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a1275ef0bfe75f827d3499545b7206019"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24MEM1&#160;&#160;&#160;(0x0062)       /* SD24 Channel 1 Conversion Memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51d9834fa14d427342edee0fc3799671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24MEM2&#160;&#160;&#160;(0x0064)       /* SD24 Channel 2 Conversion Memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a100043f6c986fc3cf523ca0f481462bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24MEM3&#160;&#160;&#160;(0x0066)       /* SD24 Channel 3 Conversion Memory */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae04c2b5243831e92bd426d1fecefbc43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_SD24IV&#160;&#160;&#160;(0x0140)       /* SD24 Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3126e97ff626c472337d73861f4d6f14"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH0&#160;&#160;&#160;(0x0001)       /* SD24 Input Channel select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a88134f3a832edccdc23047a87fe89e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH1&#160;&#160;&#160;(0x0002)       /* SD24 Input Channel select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf18819c3229c7dbe7f45a98c75c1297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH2&#160;&#160;&#160;(0x0004)       /* SD24 Input Channel select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5109efd9a85f0764f08f496e7a706db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN0&#160;&#160;&#160;(0x0008)       /* SD24 Input Pre-Amplifier Gain Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a735fb989544295e809635a30a9912c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN1&#160;&#160;&#160;(0x0010)       /* SD24 Input Pre-Amplifier Gain Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79265c71d3041241b97633a07eb56ae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN2&#160;&#160;&#160;(0x0020)       /* SD24 Input Pre-Amplifier Gain Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c4267a27e8587e622b69908523777b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INTDLY&#160;&#160;&#160;(0x0040)       /* SD24 Interrupt Delay after 1.Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9bddcd4fc51ada4b89bc2b5a1dd4c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_1&#160;&#160;&#160;(0x0000)       /* SD24 Input Pre-Amplifier Gain Select *1  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bad5c9433d20bd78b886e73f799389b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_2&#160;&#160;&#160;(0x0008)       /* SD24 Input Pre-Amplifier Gain Select *2  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a380ea76dc78e8311e743a870e9514a58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_4&#160;&#160;&#160;(0x0010)       /* SD24 Input Pre-Amplifier Gain Select *4  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bf24fa8ae2073656ace588f6d9fa28f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_8&#160;&#160;&#160;(0x0018)       /* SD24 Input Pre-Amplifier Gain Select *8  */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a583c8cebd6e5937df16c9a28475010c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GAIN_16&#160;&#160;&#160;(0x0020)       /* SD24 Input Pre-Amplifier Gain Select *16 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a797be27c00b2248927492a7ff7ac6661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_0&#160;&#160;&#160;(0x0000)       /* SD24 Input Channel select input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c0efc35c7e1875864b3d319cf5e4b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_1&#160;&#160;&#160;(0x0001)       /* SD24 Input Channel select input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af33e20a3fb4aad5a9d8eb760e8a62a02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_2&#160;&#160;&#160;(0x0002)       /* SD24 Input Channel select input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0b2729ed21869add8bedf4986a98b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_3&#160;&#160;&#160;(0x0003)       /* SD24 Input Channel select input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8241fc7aa4fa6168289dc946d08ca6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_4&#160;&#160;&#160;(0x0004)       /* SD24 Input Channel select input */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a20e6425ecf1668b7d038f6642e36257d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_5&#160;&#160;&#160;(0x0005)       /* SD24 Input Channel select Vcc divider */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94ba5d19ade804b1dc136761399932a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_6&#160;&#160;&#160;(0x0006)       /* SD24 Input Channel select Temp */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ed8a648f0f219c0b9fbd201473a9562"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24INCH_7&#160;&#160;&#160;(0x0007)       /* SD24 Input Channel select Offset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1e0c7fc59d40bd4ea5bffcd49c7c422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OVIE&#160;&#160;&#160;(0x0002)       /* SD24 Overflow Interupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c191437ef6139bf3f34fef68752c147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24REFS&#160;&#160;&#160;(0x0004)       /* SD24 Reference Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ee91cf1c2e9f894c1ba93a9225a98c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24GRP&#160;&#160;&#160;(0x0001)       /* SD24 Grouping of Channels: 0:Off/1:On */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa33c1c8a8075d9a2ec574f4a46d4e962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SC&#160;&#160;&#160;(0x0002)       /* SD24 Start Conversion */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a137a6b1ce847f719b20487d3cde051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IFG&#160;&#160;&#160;(0x0004)       /* SD24 Channel x Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abeda7ad408b667bcfe88713a250850df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IE&#160;&#160;&#160;(0x0008)       /* SD24 Channel x Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a706b0fb238e989a6c28d07cc6805c31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24DF&#160;&#160;&#160;(0x0010)       /* SD24 Channel x Data Format: 0:Unipolar/1:Bipolar */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a809b243f5420eec9eeea7733655f82c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OVIFG&#160;&#160;&#160;(0x0020)       /* SD24 Channel x Overflow Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a388cbcefbe59c263640341b4746dff63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24LSBACC&#160;&#160;&#160;(0x0040)       /* SD24 Channel x Access LSB of ADC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a55640e7f17e8460c7de7ab328819451a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24LSBTOG&#160;&#160;&#160;(0x0080)       /* SD24 Channel x Toggle LSB Output of ADC */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89da459a6363807070a26a1a1c277059"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OSR0&#160;&#160;&#160;(0x0100)       /* SD24 Channel x OverSampling Ratio 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e2e96834bf4d980fca68e3c08082826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OSR1&#160;&#160;&#160;(0x0200)       /* SD24 Channel x OverSampling Ratio 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a50ecfa0728a57cdc681d23b13e5229ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24SNGL&#160;&#160;&#160;(0x0400)       /* SD24 Channel x Single Conversion On/Off */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac586cf53f3137280445aeb093ccbaa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OSR_256&#160;&#160;&#160;(0x0000)       /* SD24 Channel x OverSampling Ratio 256 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02b11d126bbac5f076c6f1756b2d6f49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OSR_128&#160;&#160;&#160;(0x0100)       /* SD24 Channel x OverSampling Ratio 128 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a971465e9c03c17a241cf9c2c2258e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OSR_64&#160;&#160;&#160;(0x0200)       /* SD24 Channel x OverSampling Ratio  64 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5b23ae07f8f64bee15c3e2daad37419"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24OSR_32&#160;&#160;&#160;(0x0300)       /* SD24 Channel x OverSampling Ratio  32 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a24893339360304d289623a77e26a205c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IBTRIM0&#160;&#160;&#160;(0x0001)       /* SD24 Trimming of bias current Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf86a81b489372f6ec08e14c1a3b863a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IBTRIM1&#160;&#160;&#160;(0x0002)       /* SD24 Trimming of bias current Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af489bc4eb4f0d377d33161ce59249bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IBTRIM2&#160;&#160;&#160;(0x0004)       /* SD24 Trimming of bias current Bit: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a021f027b6267739e8d479fb81bf7e256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24REFDLYTRIM0&#160;&#160;&#160;(0x0008)       /* SD24 Trimming of reference voltage buffer start up delay Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad091bffce25b48ca4a7824dda9154204"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24REFDLYTRIM1&#160;&#160;&#160;(0x0010)       /* SD24 Trimming of reference voltage buffer start up delay Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8ef322b7dc6ced6cba6917bdebb072b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IV_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d2e36e68dc75b8c5d5a77f651c61142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IV_SD24OVIFG&#160;&#160;&#160;(0x0002)       /* SD24OVIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13506c3ca747765a4ae7678de8406fef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IV_SD24MEM0&#160;&#160;&#160;(0x0004)       /* SD24MEM0 SD24IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2a49eef201a476af37c7d3da0c4f8ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IV_SD24MEM1&#160;&#160;&#160;(0x0006)       /* SD24MEM1 SD24IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf84a4a00e06956839ec2a47c845211c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IV_SD24MEM2&#160;&#160;&#160;(0x0008)       /* SD24MEM2 SD24IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a862ef7646e09ec82395e6817b09d61a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SD24IV_SD24MEM3&#160;&#160;&#160;(0x000A)       /* SD24MEM3 SD24IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ab86a5598521128cd9270955d4b1cb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0&#160;&#160;&#160;(0x0000)       /* USCI Ax Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gae566374a62c75e9ea74cea2a84287226">EUSCI_A_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__a__spi__api.html#gaede23884d973a7bcaf4203b39b1b0fdf">EUSCI_A_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga9a75a79ce93830e157147b1eff1c82c9">EUSCI_A_SPI_disable()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga887a169b3b6bb10316576f04a43e212d">EUSCI_A_SPI_enable()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga76ea4cbe0fcca41c1bcb70412c66f09e">EUSCI_A_SPI_initSlave()</a>, <a class="el" href="group__eusci__a__spi__api.html#gacc3a03a1689c77be07c4275e2622e848">EUSCI_A_SPI_select4PinFunctionality()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaae82375105abc8655ef50f8c36ffcf13">EUSCI_A_UART_disable()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf1c34e38356e6918732151dc92b47b50">EUSCI_A_UART_disableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf2bd04f23261ebafd4890c35945a7877">EUSCI_A_UART_enable()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga8264a417944411b5fbe988d94ae21d20">EUSCI_A_UART_enableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga36bc7fc49217a06c33a397cd71c571ee">EUSCI_A_UART_resetDormant()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga929c7fbd7c476127cd511beea6d01294">EUSCI_A_UART_setDormant()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga1b4fa41e9447eef4c5f270369b8902c7">EUSCI_A_UART_transmitAddress()</a>, and <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>.</p>

</div>
</div>
<a class="anchor" id="af3c6355cea7ace48c98e7a503fca73f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6cf3554628c946dc5e1bc1921ac5755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36ec4a7d7148a6a6732cb137b829b532"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afdac4af93a50fac2a7f74de4a0360249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af396abaeff770866497e753364c379dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL1&#160;&#160;&#160;UCAxCTLW0_L    /* USCI Ax Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6684b9d3ee5b249b9c96a208eabe2c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxCTL0&#160;&#160;&#160;UCAxCTLW0_H    /* USCI Ax Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd0bd9443a80f96da95850610092c793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1&#160;&#160;&#160;(0x0002)       /* USCI Ax Control Word Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#ga09f2b714ce0556e210b5c054b3138eaa">EUSCI_A_UART_selectDeglitchTime()</a>.</p>

</div>
</div>
<a class="anchor" id="a726357c890f85c6d17af9eab59be7e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a593280d2852ee03d8d9f7da5d853aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba3b79c48e09574d5825aa305590b709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW&#160;&#160;&#160;(0x0006)       /* USCI Ax Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gaede23884d973a7bcaf4203b39b1b0fdf">EUSCI_A_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, and <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a5be5c0c34bf38a3774cc386d66a4b750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bc8614e9964c9d5d8d5a1f3e1b5da86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ce1b646515453e3a5d0bf518372ebfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47741caf04dcbc03e45348aefd09b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b8c594dfa352408bde261e2b422b944"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR0&#160;&#160;&#160;UCAxBRW_L      /* USCI Ax Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64269a445d788a89eb48e0f85d55a68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxBR1&#160;&#160;&#160;UCAxBRW_H      /* USCI Ax Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a719c113d31cdb7e55ad62d0cbbd7c68c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW&#160;&#160;&#160;(0x0008)       /* USCI Ax Modulation Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga28fac820247ff9eb27cea15e795c3f3c">EUSCI_A_SPI_initMaster()</a>, and <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a58349ad63b0d8ea1b6ad8c6ad92230fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27d132633972c218bbf8b787f49661a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxMCTLW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a193dec2a4713072e1bdeb19ac180e71c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTATW&#160;&#160;&#160;(0x000A)       /* USCI Ax Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga4c2a3af00d3f109afc6bbf6f98445a4d">EUSCI_A_SPI_isBusy()</a>, and <a class="el" href="group__eusci__a__uart__api.html#ga8c4cf3e29c3200191506e8d576393c26">EUSCI_A_UART_queryStatusFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="ab61adf23c0746df96a079cbd3d5a64a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF&#160;&#160;&#160;(0x000C)       /* USCI Ax Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#ga4e64e21421f0952074484ab116124d02">EUSCI_A_SPI_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga78ea9ababaf4161809dfa1de8bf5062f">EUSCI_A_SPI_receiveData()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga97ed7748495844b3506d778ecdbb5dfa">EUSCI_A_UART_getReceiveBufferAddress()</a>, and <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>.</p>

</div>
</div>
<a class="anchor" id="a6822509986c1e251b9b20617ad81fac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a93afe7ce8a28bc308a09de4ceb048b5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a814a477e90226bc66c3fce40f022d762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF&#160;&#160;&#160;(0x000E)       /* USCI Ax Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gac170dfce3401bd736c7eec0da58e494b">EUSCI_A_SPI_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__a__spi__api.html#gaad64c84c41eeed8eb2b391c5a5e4b88c">EUSCI_A_SPI_transmitData()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf873d22baa0ed6b207b5f3aebbea1a4c">EUSCI_A_UART_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga1b4fa41e9447eef4c5f270369b8902c7">EUSCI_A_UART_transmitAddress()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="a371607443d0f70a716a6b2a769cc1f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97dfc64e35fe1541efdeb2e04e6d84c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad871fc772f53a852bb9734b56799819d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxABCTL&#160;&#160;&#160;(0x0010)       /* USCI Ax LIN Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acca2ba1b3973ee5b4c2c9265a79306ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL&#160;&#160;&#160;(0x0012)       /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72de0e9c0ac946ba17025929890a24e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b65f82264f4906e8706b89d5cfe1487"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRCTL_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acca2ba1b3973ee5b4c2c9265a79306ba">OFS_UCAxIRCTL</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e8630cb1814f615e414169b5191fed7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRTCTL&#160;&#160;&#160;(0x0012)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a2ba45d130782dce5c8b180b23f7009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIRRCTL&#160;&#160;&#160;(0x0013)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82386af05739bbe2b3e6a39340f8c8b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRTCTL&#160;&#160;&#160;UCAxIRCTL_L    /* USCI Ax IrDA Transmit Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e737012bc262f9c5823d954eef84f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCAxIRRCTL&#160;&#160;&#160;UCAxIRCTL_H    /* USCI Ax IrDA Receive Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4c49a7a244d5c3a19d373ec7f79470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE&#160;&#160;&#160;(0x001A)       /* USCI Ax Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gab2d3afb337e2966e9bc5273fcadade59">EUSCI_A_SPI_disableInterrupt()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga0494b51f3cfe976a070a256fce3ca4fa">EUSCI_A_SPI_enableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#gaf1c34e38356e6918732151dc92b47b50">EUSCI_A_UART_disableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#ga8264a417944411b5fbe988d94ae21d20">EUSCI_A_UART_enableInterrupt()</a>, <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9cbbdedfd4fb55a21d6fccc86cf479c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a853c9630d20c38ae383a280f4b324d11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be3758d2457f5e3513208582d2030f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG&#160;&#160;&#160;(0x001C)       /* USCI Ax Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__a__spi__api.html#gac9380eac4f0717c608ece7709c1c8fc6">EUSCI_A_SPI_clearInterruptFlag()</a>, <a class="el" href="group__eusci__a__spi__api.html#ga346b242110d8fa7117a30df56b43dfea">EUSCI_A_SPI_getInterruptStatus()</a>, <a class="el" href="group__eusci__a__uart__api.html#gacec66a5ffbc9c60bb52b7a1dacc445ad">EUSCI_A_UART_clearInterruptFlag()</a>, <a class="el" href="group__eusci__a__uart__api.html#gab10882f5122070c22250ab4241ea7a6f">EUSCI_A_UART_getInterruptStatus()</a>, <a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData()</a>, <a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak()</a>, and <a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6dc90ea9bf40956e088a7ecc9fc3361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acdd602855ae1016921dec1da2153d98c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a008dc3073533eacec47d073e78aafb25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART&#160;&#160;&#160;(0x001A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac49655a54167eab32535734ca216b52f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e98ca30ba881b3a5819de508b38b733"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__UART_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a008dc3073533eacec47d073e78aafb25">OFS_UCAxIE__UART</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e784d501d8aaba759b9cf0fdefb4b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART&#160;&#160;&#160;(0x001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af4956d8fb4a36562deafb7402277da70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7599ed7e68462e403916fb36c32d35e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__UART_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a3e784d501d8aaba759b9cf0fdefb4b48">OFS_UCAxIFG__UART</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76f56e31e51662cba2fb08f0c629b91b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV&#160;&#160;&#160;(0x001E)       /* USCI Ax Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02d91e2d6876f4f3c7c14c8a61a91617"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af9e6cef5791f82c7b1f3104493c4858b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a670e192419b026c3211de596e4ca1bd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a02d91e2d6876f4f3c7c14c8a61a91617">OFS_UCAxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadf6820632b09d500a8482112947c8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL0__SPI&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa97acb658cf42164f723264e1aba1937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxCTL1__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace430f953b96334cf1f9639a9e676c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c6f5fa62ec82a06dac959b0d3b20917"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71b910a30af8d11b60d25f789453acc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ace430f953b96334cf1f9639a9e676c66">OFS_UCAxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabda61a042693563ed455794f82f7b16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR0__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56b30a9fef29904d45ddeaaf4c648804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxBR1__SPI&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab3160e1464221ad57d5ec28cbf4c0b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxSTATW__SPI&#160;&#160;&#160;(0x000A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0823a601f8826b0f0b1358ef8b320c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI&#160;&#160;&#160;(0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8ededfa7420483ef23394aaf185d741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a164fb8e2383b1fa719a02f062685768c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxRXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac0823a601f8826b0f0b1358ef8b320c9">OFS_UCAxRXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7a4c6bbb54b0f5272bde4e545658694"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI&#160;&#160;&#160;(0x000E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04a6b4f3cb93bea9c5f9acd26346042c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a47459defe879eb616497a9237fd33767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxTXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aa7a4c6bbb54b0f5272bde4e545658694">OFS_UCAxTXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a97717a8a7c0f2c4668736f2d694937f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIE__SPI&#160;&#160;&#160;(0x001A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a94327b6700a6986ea23f3d487b26bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIFG__SPI&#160;&#160;&#160;(0x001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e7b6b3f049ab9bd56dce1f3de0ddc66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCAxIV__SPI&#160;&#160;&#160;(0x001E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2ad9365c8d69203e096b5335ca02ed4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26b9887f1d951195d3b83dadfef76655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dd37faedb942a5e126c3cc3fb0b8cf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac2ad9365c8d69203e096b5335ca02ed4">OFS_UCBxCTLW0__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a356276a03290e0dd6b2d13d38a02f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0__SPI&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a38f672c533109f3ad443a3ae67deea93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1__SPI&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f2c8e5ea8af3fcd446cf7301146c05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6f7f43851c7b697c8818d810f3e1bbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f197cb50962e2f4a45ee7a7de5e7f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2f2c8e5ea8af3fcd446cf7301146c05b">OFS_UCBxBRW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a500c87d7e55290ad0a96fd2d355314c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0__SPI&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbb5eade8f981e5d2d1a00c3b8852fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1__SPI&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40b1afc5fb4ff6b7a922ce5cf64c3d05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8bea863d4a8946dc863729c9be81452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a408ec20658efefd807d8ff61e590f93e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40b1afc5fb4ff6b7a922ce5cf64c3d05">OFS_UCBxSTATW__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acce953b222f039b124d264b3fd24aa1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI&#160;&#160;&#160;(0x000C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab754fb01cbe2b108df196f5c6a1391c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0e225d1e90175e19989dbf644545c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#acce953b222f039b124d264b3fd24aa1e">OFS_UCBxRXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a26798c2aecc80db4b7b862f9eed93ac8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI&#160;&#160;&#160;(0x000E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91da03309b8e0770ca86c8be2e23d3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf39d1276bc4cd2ed22996bb8c0ec111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a26798c2aecc80db4b7b862f9eed93ac8">OFS_UCBxTXBUF__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae76b9444480e97b1b278c44b7f0f5a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI&#160;&#160;&#160;(0x002A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29037a3ba6840059d6ff60589cc53e1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49fb99127d3cd7a7f9ec7c4fd5c6a467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ae76b9444480e97b1b278c44b7f0f5a8e">OFS_UCBxIE__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83aa0cfbbdb76b1afd251657b4c8d47c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI&#160;&#160;&#160;(0x002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e35c21a48d38600c1580b43d8722bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0baec68b56e76102dd553673ce39b51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__SPI_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a83aa0cfbbdb76b1afd251657b4c8d47c">OFS_UCBxIFG__SPI</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c3c007588a9632bb72540e83f69c879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV__SPI&#160;&#160;&#160;(0x002E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06c03726ba5ccaf7985cb43e67be0761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0&#160;&#160;&#160;(0x0000)       /* USCI Bx Control Word Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga1566d542d05cd0022501c482821a8af1">EUSCI_B_I2C_disable()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gabdb3f2891ff4d79a2d032671446ae92c">EUSCI_B_I2C_disableMultiMasterMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6c068fa93e7df171077d967c08835656">EUSCI_B_I2C_enable()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga65e4d906257c71881cfbf87c18561f8f">EUSCI_B_I2C_enableMultiMasterMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga576b4647b551d71202d79a8db904c9eb">EUSCI_B_I2C_getMode()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a4bd43e5302e32f8b1bea79ead2379b">EUSCI_B_I2C_masterIsStartSent()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gae45ee9c8bfb4156333f20d486d336271">EUSCI_B_I2C_masterIsStopSent()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga9df425f9d01aca65642c7a8116ff052e">EUSCI_B_I2C_masterMultiByteReceiveStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga2bf2eb4c44b7b12ad8e2d6e3f1af0fa1">EUSCI_B_I2C_masterReceiveStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga9b87172cf71cdfa2617aa9eaf512f855">EUSCI_B_I2C_masterSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga72a1ce27a6b6c8a31fbdaa875a6a3434">EUSCI_B_I2C_setMode()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga0956e03b07c7bd9ef470520b3cc629ec">EUSCI_B_SPI_changeClockPhasePolarity()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga42caef5502406076a1ad04e1d4f23b29">EUSCI_B_SPI_changeMasterClock()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga90b76b02da1da4358e3ce0bf5f23b422">EUSCI_B_SPI_disable()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga72e65c23c4b857b24778623d22e3acf0">EUSCI_B_SPI_enable()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#gaa3cf1d5f8838437b46c6a1b73a50cd0c">EUSCI_B_SPI_initSlave()</a>, and <a class="el" href="group__eusci__b__spi__api.html#ga0af8a2608105d46bf2535cf66955f9e8">EUSCI_B_SPI_select4PinFunctionality()</a>.</p>

</div>
</div>
<a class="anchor" id="a00d0bc7f764b54f2dc07e285b8613f22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9edaf10dceb8d4294e20296fe85663dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a06c03726ba5ccaf7985cb43e67be0761">OFS_UCBxCTLW0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a371f5305eafd8f08b97969dab2351627"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL0&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa44bd49e3af9caf3ce3e9005c7318eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTL1&#160;&#160;&#160;(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aee76ea210b57f376ea5ecf8ea90655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL1&#160;&#160;&#160;UCBxCTLW0_L    /* USCI Bx Control Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5ad20b2123ddfbe31c9a5ce540fbfc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxCTL0&#160;&#160;&#160;UCBxCTLW0_H    /* USCI Bx Control Register 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5214b348fae2457c3f78a6bb5607679d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1&#160;&#160;&#160;(0x0002)       /* USCI Bx Control Word Register 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>.</p>

</div>
</div>
<a class="anchor" id="acac03ad3bac9acbbea54bfcd0467829a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e2ce358cf4ce75e42e0f5dc0fbf94dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxCTLW1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5214b348fae2457c3f78a6bb5607679d">OFS_UCBxCTLW1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dd1dd8f9fbde1b7a60725d5b701db06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW&#160;&#160;&#160;(0x0006)       /* USCI Bx Baud Word Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga42caef5502406076a1ad04e1d4f23b29">EUSCI_B_SPI_changeMasterClock()</a>, and <a class="el" href="group__eusci__b__spi__api.html#ga3413c7bce09d85f08297e897382c4cfc">EUSCI_B_SPI_initMaster()</a>.</p>

</div>
</div>
<a class="anchor" id="abe89872aefe60617ac21f42402d28db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a0806f7da0d6f0f1e5a99ea226a89e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBRW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2dd1dd8f9fbde1b7a60725d5b701db06">OFS_UCBxBRW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70af776a998ffaee4e57e8d1a24914f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR0&#160;&#160;&#160;(0x0006)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abdc4b6bcbf73a62f10503f609824c795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBR1&#160;&#160;&#160;(0x0007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3beeacbb80bcf3b5df8cafaa468a84ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR0&#160;&#160;&#160;UCBxBRW_L      /* USCI Bx Baud Rate 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d66f8b9a1459017249bb3aa26daccfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBR1&#160;&#160;&#160;UCBxBRW_H      /* USCI Bx Baud Rate 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a723fb32b6641d53ffa76f22a0dcc174d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW&#160;&#160;&#160;(0x0008)       /* USCI Bx Status Word Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gac891873a0a211186a3b4841765825f0e">EUSCI_B_I2C_isBusBusy()</a>, and <a class="el" href="group__eusci__b__spi__api.html#ga2a1983e938844a55b61392b511948e95">EUSCI_B_SPI_isBusy()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3764e8aa427027e71cdee40ba6efcd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ce58cea0c326d03f7f1166be569b03f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a723fb32b6641d53ffa76f22a0dcc174d">OFS_UCBxSTATW</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7dc7486273820883a9a703cd2987fc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTATW__I2C&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3c46c2850bda8dfceb28b27d45289cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxSTAT__I2C&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8604ff6e88c3683c6db8e6cf0aac1776"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxBCNT__I2C&#160;&#160;&#160;(0x0009)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab190f5ce6337364e9cd122bd5d3303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxSTAT&#160;&#160;&#160;UCBxSTATW_L    /* USCI Bx Status Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fabcb4a17e5c8559e4f747aa5649254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBxBCNT&#160;&#160;&#160;UCBxSTATW_H    /* USCI Bx Byte Counter Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40328014a78c8ae8cece266788091ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT&#160;&#160;&#160;(0x000A)       /* USCI Bx Byte Counter Threshold Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga575c7899bb875640f75bab7138a18c66">EUSCI_B_I2C_initMaster()</a>.</p>

</div>
</div>
<a class="anchor" id="ade1f61733167df4e0ed79d1c7c7b0d8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac736bb0916deb8e63328c541f6c5598f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTBCNT_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a40328014a78c8ae8cece266788091ae0">OFS_UCBxTBCNT</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a857d0ad560c22248331d38f16d7092f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF&#160;&#160;&#160;(0x000C)       /* USCI Bx Receive Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga9d8895927876c43dd6d2c55584aefc2e">EUSCI_B_I2C_getReceiveBufferAddress()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga064d111e9836e95df6e6125ff4890b0e">EUSCI_B_I2C_masterMultiByteReceiveNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga660ab44391559a923e7268702a49514f">EUSCI_B_I2C_slaveDataGet()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga17ac731bf7574e7d304f491ba6544b46">EUSCI_B_SPI_getReceiveBufferAddress()</a>, and <a class="el" href="group__eusci__b__spi__api.html#gadb08b8aed76fc888a65e04b305bac146">EUSCI_B_SPI_receiveData()</a>.</p>

</div>
</div>
<a class="anchor" id="a95e5881a7538fe39c159673c37c13ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a360abc49c6b944cb588e654c6ebf3417"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxRXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a857d0ad560c22248331d38f16d7092f9">OFS_UCBxRXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a754d0fb67d3fca33f0411d5f46a683d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF&#160;&#160;&#160;(0x000E)       /* USCI Bx Transmit Buffer */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga73662743450ae6e7e7dc802ed2ee26a1">EUSCI_B_I2C_getTransmitBufferAddress()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga06f8cbb496bcf40a78995892e2e82637">EUSCI_B_I2C_slaveDataPut()</a>, <a class="el" href="group__eusci__b__spi__api.html#ga5ee08ebc3ff91a2d6f1cbc5ffeb6285a">EUSCI_B_SPI_getTransmitBufferAddress()</a>, and <a class="el" href="group__eusci__b__spi__api.html#ga378725ad1d2a3ac56a28a344970dc441">EUSCI_B_SPI_transmitData()</a>.</p>

</div>
</div>
<a class="anchor" id="af5f4dc46477e7c97284eca13be6fd211"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02bdae5612af84959fc13c45b5d7f287"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxTXBUF_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a754d0fb67d3fca33f0411d5f46a683d7">OFS_UCBxTXBUF</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4b38448c776d37b3fcb9b0d0d42ea83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0&#160;&#160;&#160;(0x0014)       /* USCI Bx I2C Own Address 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#ga192fcc01db124a886901523bfe793379">EUSCI_B_I2C_initSlave()</a>.</p>

</div>
</div>
<a class="anchor" id="a78fab9c77f085bcca2a6103c991ad898"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5c21900d9128f2c13202112ad32f6a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA0_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac4b38448c776d37b3fcb9b0d0d42ea83">OFS_UCBxI2COA0</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb0498c1e43a856ad0506b81c06ec813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1&#160;&#160;&#160;(0x0016)       /* USCI Bx I2C Own Address 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71c8fc2c6c94abd5686933263c02c8d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb8eac44e7342ee34e8c8f55fa6f8e0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA1_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aeb0498c1e43a856ad0506b81c06ec813">OFS_UCBxI2COA1</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44cf9cbecb662da96e1fc69fde10a9d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2&#160;&#160;&#160;(0x0018)       /* USCI Bx I2C Own Address 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5cbcc2288fef362dc3cc1890ac27448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4857c3ea5be0dc0b34cd0cf0a523e474"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA2_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a44cf9cbecb662da96e1fc69fde10a9d2">OFS_UCBxI2COA2</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e1f32836949e88a9045263b17311bab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3&#160;&#160;&#160;(0x001A)       /* USCI Bx I2C Own Address 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a512a862c316dc81103f20a8101bdf232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5026e826b4d1b99721fcf4707c25d955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2COA3_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7e1f32836949e88a9045263b17311bab">OFS_UCBxI2COA3</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5c3fcc5724ff4bc6375031a3d942972c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX&#160;&#160;&#160;(0x001C)       /* USCI Bx Received Address Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8ac4edef6f35c9355fb63090494c318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89c3bc397ae9123d149ccd37b8f4ced4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDRX_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a5c3fcc5724ff4bc6375031a3d942972c">OFS_UCBxADDRX</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac457f7f46b4f754996b84de0c0c5c555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK&#160;&#160;&#160;(0x001E)       /* USCI Bx Address Mask Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6f37b5a71f3d8927c3b95c18dbab599"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a608a3c32f45fe0acdf002aa7047e8711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxADDMASK_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ac457f7f46b4f754996b84de0c0c5c555">OFS_UCBxADDMASK</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cf9338656bb86d8ad1ec938b9c24962"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA&#160;&#160;&#160;(0x0020)       /* USCI Bx I2C Slave Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gac389d3e08214769c8df793b79377be95">EUSCI_B_I2C_setSlaveAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="acfb0a4819eb2657514069574fb8d49d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4df5ae9d5e9489e846af0c6bf67229b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxI2CSA_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7cf9338656bb86d8ad1ec938b9c24962">OFS_UCBxI2CSA</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab358e6f685aacf496912341db6679c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE&#160;&#160;&#160;(0x002A)       /* USCI Bx Interrupt Enable Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gaff58ca7965a5f201db823e7ee81f0d1b">EUSCI_B_I2C_disableInterrupt()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga67f4b5139adece5a9050ee832c388757">EUSCI_B_I2C_enableInterrupt()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, <a class="el" href="group__eusci__b__spi__api.html#gac753bb7a04151a31ae789076bac29cbe">EUSCI_B_SPI_disableInterrupt()</a>, and <a class="el" href="group__eusci__b__spi__api.html#ga5e82fba6d057eeace8b997573f4c76ba">EUSCI_B_SPI_enableInterrupt()</a>.</p>

</div>
</div>
<a class="anchor" id="ada16816c16c8dcf93adc8a310f412348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acd4aa48c7a0165e8446c2f4161174741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab358e6f685aacf496912341db6679c82">OFS_UCBxIE</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fa6ac94204d41c99b88ebcc6a055ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG&#160;&#160;&#160;(0x002C)       /* USCI Bx Interrupt Flags Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__eusci__b__i2c__api.html#gaa720c54563a3fa747d1e9847c42f9cf9">EUSCI_B_I2C_clearInterruptFlag()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gae15cc38fc4db01e744f666a44211c72e">EUSCI_B_I2C_getInterruptStatus()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaae17ba061886d050cb7528316aac9585">EUSCI_B_I2C_masterMultiByteReceiveFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga3a7fa1b8b1b5e811065aec1d76662b4d">EUSCI_B_I2C_masterMultiByteReceiveFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf5006da179184c2f6089eec193ded128">EUSCI_B_I2C_masterMultiByteSendFinish()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gacbba7499cd0b4d7ac552ee48c0e328d9">EUSCI_B_I2C_masterMultiByteSendFinishWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac45a5cdd56af3ac5d76cf3bf8dd20577">EUSCI_B_I2C_masterMultiByteSendNext()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga14c095d144e4f4310d93f2f3a58977e1">EUSCI_B_I2C_masterMultiByteSendNextWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga12086b1d86f0c5d59919317a53d8e008">EUSCI_B_I2C_masterMultiByteSendStart()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga82114efaad44950760a84b584698928f">EUSCI_B_I2C_masterMultiByteSendStartWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gaf1795bdd9f05bc35f9307a7f021415bc">EUSCI_B_I2C_masterMultiByteSendStop()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga38a2dd37fc8253682d397745f482e601">EUSCI_B_I2C_masterMultiByteSendStopWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga6e4f72c087f34334d03844c9b73b6368">EUSCI_B_I2C_masterReceiveSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga05d1357111f00447b9712db99caec223">EUSCI_B_I2C_masterSendSingleByte()</a>, <a class="el" href="group__eusci__b__i2c__api.html#ga931cf95c88a427320415901bb9a09392">EUSCI_B_I2C_masterSendSingleByteWithTimeout()</a>, <a class="el" href="group__eusci__b__i2c__api.html#gac7a06abc601bb203c2b69c0867ae1e2e">EUSCI_B_I2C_masterSingleReceive()</a>, <a class="el" href="group__eusci__b__spi__api.html#gac5a6c9710d70b15b8e045bceefd4e169">EUSCI_B_SPI_clearInterruptFlag()</a>, and <a class="el" href="group__eusci__b__spi__api.html#gad15613f58cc934d947b2466e1d4c6101">EUSCI_B_SPI_getInterruptStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1767f01b85c1d7cc6a6e77b7ba6e467"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e4823ac0e18692f7a40ee5c96af75e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a2fa6ac94204d41c99b88ebcc6a055ae9">OFS_UCBxIFG</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9aff7c640b798f8d8ae66f6fb5360a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C&#160;&#160;&#160;(0x002A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8de32715cec579cf00fa0f5250b0d1df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aabb1c21eb41b4581586af9a595edaa94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIE__I2C_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#ab9aff7c640b798f8d8ae66f6fb5360a9">OFS_UCBxIE__I2C</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afaff2f6c81eb021bbd28b3aede4c5dd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C&#160;&#160;&#160;(0x002C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7d70fa7a11d88d7c488bc8a892cbad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C_L&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4ba41de9c453a73b38c1c67c8d8826f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIFG__I2C_H&#160;&#160;&#160;<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#afaff2f6c81eb021bbd28b3aede4c5dd7">OFS_UCBxIFG__I2C</a>+1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7214df9d541d04b35d1bfe081caa545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_UCBxIV&#160;&#160;&#160;(0x002E)       /* USCI Bx Interrupt Vector Register */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fb6b3fbbb7fd56c8f11792ffb3e3d6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPEN&#160;&#160;&#160;(0x8000)       /* Async. Mode: Parity enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a05da44320219dcbc56214c9fd424a219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPAR&#160;&#160;&#160;(0x4000)       /* Async. Mode: Parity     0:odd / 1:even */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a199ca0dc5cd21e551af5c23d9beec934"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMSB&#160;&#160;&#160;(0x2000)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad69178fe7f891cc7fa438e804cbf92a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UC7BIT&#160;&#160;&#160;(0x1000)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17059906b161d93c430b7ee875e0f356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSPB&#160;&#160;&#160;(0x0800)       /* Async. Mode: Stop Bits  0:one / 1: two */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a42f9ff56e2a51f5f23172d9e022eb9d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE1&#160;&#160;&#160;(0x0400)       /* Async. Mode: USCI Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c62a73b40e065045c7ce2c2dc4ee54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE0&#160;&#160;&#160;(0x0200)       /* Async. Mode: USCI Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fabf0a0544eb82d9e0896ef8e818c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSYNC&#160;&#160;&#160;(0x0100)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a847437387b4f7e066bece3a6d16dd629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL1&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf16135c2738ff3fc116ad82cf48c196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL0&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae54706b57b264155a533ba8673b8ed96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXEIE&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4f7aaa4d67ed80a4099d40e2dde3ccc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRKIE&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d58a8e741c77478dafc016c41fd57b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDORM&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaeea39b1576322937c0b9fb40f25def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXADDR&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cabfd22bb4e9eeec238096778f3481a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXBRK&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ed16d537b5b0bc2315389cea834a1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWRST&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ad21136e361b888d22330da22af809e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL1_L&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a90f24e03349142905c48d72610eaa7d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL0_L&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4913f71d3ad6a689345ca64ab3a9815a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXEIE_L&#160;&#160;&#160;(0x0020)       /* RX Error interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73ee51d61bdb3d9df1f05e8e36fff01c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRKIE_L&#160;&#160;&#160;(0x0010)       /* Break interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cd4603aea7a1f2f97fe341108e3649d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDORM_L&#160;&#160;&#160;(0x0008)       /* Dormant (Sleep) Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b78b4e0d70bbb64687107fbdb5fe927"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXADDR_L&#160;&#160;&#160;(0x0004)       /* Send next Data as Address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ec3388fe3a1fd66bbf192dbc57d5528"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXBRK_L&#160;&#160;&#160;(0x0002)       /* Send next Data as Break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9de182e755fc7ffd9b3f543fc6f52f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWRST_L&#160;&#160;&#160;(0x0001)       /* USCI Software Reset */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34a25e4ba8c2573e3a658e30f882c110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPEN_H&#160;&#160;&#160;(0x0080)       /* Async. Mode: Parity enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40feb435070c3e94cc11bdd9011e8b81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPAR_H&#160;&#160;&#160;(0x0040)       /* Async. Mode: Parity     0:odd / 1:even */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6562daedbc1af28302e85e1777483fb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMSB_H&#160;&#160;&#160;(0x0020)       /* Async. Mode: MSB first  0:LSB / 1:MSB */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf5e51ac1412af742c2647ea69eb3be4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UC7BIT_H&#160;&#160;&#160;(0x0010)       /* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4655f7900a8bc3bc6b9f13f4f152116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSPB_H&#160;&#160;&#160;(0x0008)       /* Async. Mode: Stop Bits  0:one / 1: two */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec79a2e94f6de6d5ffdcace34f7ad8f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE1_H&#160;&#160;&#160;(0x0004)       /* Async. Mode: USCI Mode 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8da843935b66d01d92a8ab534acfb1f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE0_H&#160;&#160;&#160;(0x0002)       /* Async. Mode: USCI Mode 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8baa5a3b2ac5e0b1407e178918a0d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSYNC_H&#160;&#160;&#160;(0x0001)       /* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a51ab25e3e65cd1bb9863b0e6d0b7b6bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPH&#160;&#160;&#160;(0x8000)       /* Sync. Mode: Clock Phase */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4313a6c37c97ba5cdba16c4ca56b517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCKPL&#160;&#160;&#160;(0x4000)       /* Sync. Mode: Clock Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83010f7d75e7283b79244ce5a4fa7870"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMST&#160;&#160;&#160;(0x0800)       /* Sync. Mode: Master Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79ee71255420290478cab23fbce237f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTEM&#160;&#160;&#160;(0x0002)       /* USCI STE Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7aaa4e5d0a84cda0e759fe84dc059a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCA10&#160;&#160;&#160;(0x8000)       /* 10-bit Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6eb866cf9b13ba1891a0184afa7ca19b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSLA10&#160;&#160;&#160;(0x4000)       /* 10-bit Slave Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a678176f3eb3226c0bb5bd5812e553b07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMM&#160;&#160;&#160;(0x2000)       /* Multi-Master Environment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fbef7c6bc9c25d0823ecdba5178877a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXACK&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a311c1dc057c97e3b6e6e8fafaa82ffcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTR&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9047505c0b45bd40203b5bcb99c0f9e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXNACK&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f09a606879b645c1a3fd42d9cf30b97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTP&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b01fc2d0d6715b33ba6f2d2a4e5e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTT&#160;&#160;&#160;(0x0002)       /* Transmit START */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab05bd019eedee5df8b37f9f894edb868"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXACK_L&#160;&#160;&#160;(0x0020)       /* Transmit ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a86a94f451679111344a4acd7c8a661a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTR_L&#160;&#160;&#160;(0x0010)       /* Transmit/Receive Select/Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f159a3f085c2c18b9e3dfc07d96a5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXNACK_L&#160;&#160;&#160;(0x0008)       /* Transmit NACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12f96208f0501aabdb8a0b4a45079774"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTP_L&#160;&#160;&#160;(0x0004)       /* Transmit STOP */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad87be2c58cc91c9830bf24f4a3d934cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXSTT_L&#160;&#160;&#160;(0x0002)       /* Transmit START */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ba9f907dade4f19739ea291d64ae3b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCA10_H&#160;&#160;&#160;(0x0080)       /* 10-bit Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a4ba73a83a70f37db61844942a561f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSLA10_H&#160;&#160;&#160;(0x0040)       /* 10-bit Slave Address Mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cc956ab165e98bcd2473b08c3245e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMM_H&#160;&#160;&#160;(0x0020)       /* Multi-Master Environment */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f02e983d228152bb8491fb6cb0f1228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_0&#160;&#160;&#160;(0x0000)       /* Sync. Mode: USCI Mode: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a207fbbe8ef93ccdd9774348ba0794b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_1&#160;&#160;&#160;(0x0200)       /* Sync. Mode: USCI Mode: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57df40fcf2c24a4605e30a900d2b239e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_2&#160;&#160;&#160;(0x0400)       /* Sync. Mode: USCI Mode: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a760c41f322f6e332a3bf8c5a269e1837"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCMODE_3&#160;&#160;&#160;(0x0600)       /* Sync. Mode: USCI Mode: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc67af00f443bcf35e6864137fc64056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_0&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73c578a990628e924d98da6dffaf0629"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_1&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d80b08053e2c8dcad61e17d520da303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_2&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae659974d98f91adde08c264fe5fa8165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL_3&#160;&#160;&#160;(0x00C0)       /* USCI 0 Clock Source: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fa9b9ab47cb8ae4eec8a0ab529b585"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__UCLK&#160;&#160;&#160;(0x0000)       /* USCI 0 Clock Source: UCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f626fe9582cd1346b2f6835b7b10925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__ACLK&#160;&#160;&#160;(0x0040)       /* USCI 0 Clock Source: ACLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abe57498c220324a8ac4e7e4a46328216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSSEL__SMCLK&#160;&#160;&#160;(0x0080)       /* USCI 0 Clock Source: SMCLK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2090ac8c5d7f806402d48542fa9628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e93cf72362993adb61beced50672bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29d79cfd4ee60bfd941a04621ad4ae15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1_L&#160;&#160;&#160;(0x0002)       /* USCI Deglitch Time Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee8e9e0091d583f36a73c2faa72ec8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0_L&#160;&#160;&#160;(0x0001)       /* USCI Deglitch Time Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a099ec0912beccfe702f247e15ef23245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCETXINT&#160;&#160;&#160;(0x0100)       /* USCI Early UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e319f36da133c9a18ce7ac8bff1f4a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO1&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c1288af80493511552cc1bc9ee480cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO0&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7daacac5d5dca8927d61b83a7c65900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPNACK&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6876e7802640c4966395f74e6a0c6c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWACK&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04500b38737a54221405205c552680dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP1&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee0eb64e4d2777c8aaa1d38d3cdf599c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP0&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2090ac8c5d7f806402d48542fa9628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e93cf72362993adb61beced50672bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a76d8a38d7a208aded44a67fdef0b5392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO1_L&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca1cf5887a67b6b3f23ee786c1db7660"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO0_L&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa88e3f2c7d34b1b6cdba8c4b6653209c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPNACK_L&#160;&#160;&#160;(0x0020)       /* USCI Acknowledge Stop last byte */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c303450a66bab5780a67a11727fd8ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSWACK_L&#160;&#160;&#160;(0x0010)       /* USCI Software controlled ACK */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a668476a2fbca32c476e5d9529fea0d9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP1_L&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5909592b6ff0188b051012f66f0e79a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP0_L&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a29d79cfd4ee60bfd941a04621ad4ae15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT1_L&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time Bit: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee8e9e0091d583f36a73c2faa72ec8bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT0_L&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time Bit: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2615cfc5a90b1b0838dcb94be5f89df1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCETXINT_H&#160;&#160;&#160;(0x0001)       /* USCI Early UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a152878110822bf8d0d88196cdee1e41b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_0&#160;&#160;&#160;(0x0000)       /* USCI Deglitch time: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac384e49c6f2331d312d7332b528e2faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_1&#160;&#160;&#160;(0x0001)       /* USCI Deglitch time: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d703e5046307a5f96f650de7f44af28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_2&#160;&#160;&#160;(0x0002)       /* USCI Deglitch time: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6010003e3ba1204f793fbe2e97c4189d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGLIT_3&#160;&#160;&#160;(0x0003)       /* USCI Deglitch time: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a435325b518f7a4c0822549764d414564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_0&#160;&#160;&#160;(0x0000)       /* USCI Automatic Stop condition generation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a43981b2d12cf3da73977c82e3699afa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_1&#160;&#160;&#160;(0x0004)       /* USCI Automatic Stop condition generation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d2676ef49d86296e31b29af402b7df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_2&#160;&#160;&#160;(0x0008)       /* USCI Automatic Stop condition generation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3c4be716e6eb890c25e9c050f31e2dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCASTP_3&#160;&#160;&#160;(0x000C)       /* USCI Automatic Stop condition generation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa55df3e567715561f8c7954e04fc06a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_0&#160;&#160;&#160;(0x0000)       /* USCI Clock low timeout: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33ee9efbf324dd75bc9ded49faff923a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_1&#160;&#160;&#160;(0x0040)       /* USCI Clock low timeout: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bbc054809f7d60ef744802f11e6d7ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_2&#160;&#160;&#160;(0x0080)       /* USCI Clock low timeout: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58c582c078ad396a44751d8f1dc8ef60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTO_3&#160;&#160;&#160;(0x00C0)       /* USCI Clock low timeout: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0ff9df1df88074e62f26d8a6b61e0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS7&#160;&#160;&#160;(0x8000)       /* USCI Second Stage Modulation Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8b5658ec246032fa93e33de53096a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS6&#160;&#160;&#160;(0x4000)       /* USCI Second Stage Modulation Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae05b67dced193417b51dc98f1a302ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS5&#160;&#160;&#160;(0x2000)       /* USCI Second Stage Modulation Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc9f7776a09f3bf517e69aae5b8664c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS4&#160;&#160;&#160;(0x1000)       /* USCI Second Stage Modulation Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7637d87a9e5d13e39bdaf7eece2a633b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS3&#160;&#160;&#160;(0x0800)       /* USCI Second Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc6701b0c6d9c81ae08c96bd7e225aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS2&#160;&#160;&#160;(0x0400)       /* USCI Second Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac076b7ebd3abd116ea62a8936d517500"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS1&#160;&#160;&#160;(0x0200)       /* USCI Second Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae27903702e6f9ebd4dfbf8fd323c0a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS0&#160;&#160;&#160;(0x0100)       /* USCI Second Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4408d07b05a23e57068b1d285503ce60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF3&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40a2661da2e5244abfe5e1c74a3aac4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF2&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17208d428772ae7445f645966181217a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF1&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a36581e17f67455f5dc03be51ca47025c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF0&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b03700b79b767caf7154e4e96d61276"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOS16&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2205d0f23adae25d6806d1b4c59ccfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF3_L&#160;&#160;&#160;(0x0080)       /* USCI First Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a67ea6ac1b764b2535018ccf0585f80e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF2_L&#160;&#160;&#160;(0x0040)       /* USCI First Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa60e1d35ad51f480642ff2fcef8048de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF1_L&#160;&#160;&#160;(0x0020)       /* USCI First Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab2392ae21d66c80b91c5fe1d9b70ccec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF0_L&#160;&#160;&#160;(0x0010)       /* USCI First Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a919db13b38c062a685b27f9c47a2411f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOS16_L&#160;&#160;&#160;(0x0001)       /* USCI 16-times Oversampling enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83ed827a086ad87ed9f31e8a891fc6dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS7_H&#160;&#160;&#160;(0x0080)       /* USCI Second Stage Modulation Select 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a248a0ed661de569020d082c74e3c3a8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS6_H&#160;&#160;&#160;(0x0040)       /* USCI Second Stage Modulation Select 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a724998aebb3007f13e998c6d6c44d53b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS5_H&#160;&#160;&#160;(0x0020)       /* USCI Second Stage Modulation Select 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc680a41114ca5eb92d12cf927758864"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS4_H&#160;&#160;&#160;(0x0010)       /* USCI Second Stage Modulation Select 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2541bc27c1a32b603a39806cbf423456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS3_H&#160;&#160;&#160;(0x0008)       /* USCI Second Stage Modulation Select 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa185729e5d5195f429400b42307ce7ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS2_H&#160;&#160;&#160;(0x0004)       /* USCI Second Stage Modulation Select 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f91e3ebb44c594896cc637c1b77434a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS1_H&#160;&#160;&#160;(0x0002)       /* USCI Second Stage Modulation Select 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a498d088f81eda28fbb95de40c3a5da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRS0_H&#160;&#160;&#160;(0x0001)       /* USCI Second Stage Modulation Select 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fc653be8a64ea940d2cf2471d293dc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_0&#160;&#160;&#160;(0x00)         /* USCI First Stage Modulation: 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acc7c7c82c39a1bfc744c7cc70fcf5538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_1&#160;&#160;&#160;(0x10)         /* USCI First Stage Modulation: 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a963b53bdf37504320ec6a5139cc7938a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_2&#160;&#160;&#160;(0x20)         /* USCI First Stage Modulation: 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a880cc6131eea504b1d153b8914651c22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_3&#160;&#160;&#160;(0x30)         /* USCI First Stage Modulation: 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a361fac0c8b173e09cc852e023b6428dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_4&#160;&#160;&#160;(0x40)         /* USCI First Stage Modulation: 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8035233f6f1e30ece00703060422490b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_5&#160;&#160;&#160;(0x50)         /* USCI First Stage Modulation: 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add3ba091a140acdf8173f6f0585d6785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_6&#160;&#160;&#160;(0x60)         /* USCI First Stage Modulation: 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d84224ce1273bb07de0fc61e3f0e4cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_7&#160;&#160;&#160;(0x70)         /* USCI First Stage Modulation: 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa5a4206271567279ffe60427e7674e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_8&#160;&#160;&#160;(0x80)         /* USCI First Stage Modulation: 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a93826ded110a057038c77b6f6505d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_9&#160;&#160;&#160;(0x90)         /* USCI First Stage Modulation: 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf607b8775ece328fafb1c841a2d8959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_10&#160;&#160;&#160;(0xA0)         /* USCI First Stage Modulation: A */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a245fe9b5eeaea55856bcb9528196942c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_11&#160;&#160;&#160;(0xB0)         /* USCI First Stage Modulation: B */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1833b13696cdde3098b048b8cfcbcc3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_12&#160;&#160;&#160;(0xC0)         /* USCI First Stage Modulation: C */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e0c5e3778ca4add4e180ad11f972836"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_13&#160;&#160;&#160;(0xD0)         /* USCI First Stage Modulation: D */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a22ee82a97b0f09bc0369ee12dd785267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_14&#160;&#160;&#160;(0xE0)         /* USCI First Stage Modulation: E */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9c004757456785ee5c65b5e16d69bf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRF_15&#160;&#160;&#160;(0xF0)         /* USCI First Stage Modulation: F */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae085d44dc023baad3b7c17e8da7aa6a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCLISTEN&#160;&#160;&#160;(0x0080)       /* USCI Listen mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8eba4323e39b8f5b2fc6120b58310ba5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCFE&#160;&#160;&#160;(0x0040)       /* USCI Frame Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af6cb2162cfafbf147ec28f39bc356ba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOE&#160;&#160;&#160;(0x0020)       /* USCI Overrun Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae5eed65048711c570c134f944a13ab57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCPE&#160;&#160;&#160;(0x0010)       /* USCI Parity Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada7b81fb11a9cafee09d8cdddbd1bd8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBRK&#160;&#160;&#160;(0x0008)       /* USCI Break received */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a84ad357d23c96c81325f76fcd79c646f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXERR&#160;&#160;&#160;(0x0004)       /* USCI RX Error Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ada5d77bcc1b35c10a0bcc18eb29862eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDR&#160;&#160;&#160;(0x0002)       /* USCI Address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ae5503cf88ab5680e1bbb5f49e59e67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBUSY&#160;&#160;&#160;(0x0001)       /* USCI Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a83c683af4314d47842847c90c289f449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIDLE&#160;&#160;&#160;(0x0002)       /* USCI Idle line detected Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7cef8438ec42f18bbbb4f0d6783aa6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT7&#160;&#160;&#160;(0x8000)       /* USCI Byte Counter Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc5d18ed4829928bb1ed36cbb4ed81a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT6&#160;&#160;&#160;(0x4000)       /* USCI Byte Counter Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2da59215bcddefe18166ea94ec03a93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT5&#160;&#160;&#160;(0x2000)       /* USCI Byte Counter Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a062da7a045e94b9e810f52f116b3f613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT4&#160;&#160;&#160;(0x1000)       /* USCI Byte Counter Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21d3ec36724ab8b3e966b9ec7e37a105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT3&#160;&#160;&#160;(0x0800)       /* USCI Byte Counter Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2aba6fde74a54bd59aa1f1c25e40f425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT2&#160;&#160;&#160;(0x0400)       /* USCI Byte Counter Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14d80b0636ab8522005c87725725be71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT1&#160;&#160;&#160;(0x0200)       /* USCI Byte Counter Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40c95c9fdbe0f45bcd521d43f9cfb458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNT0&#160;&#160;&#160;(0x0100)       /* USCI Byte Counter Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34cb4b920b18fde5c1f2a2fe00a9fa89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSCLLOW&#160;&#160;&#160;(0x0040)       /* SCL low */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a365242c9fc30f5ee5135968394e580f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGC&#160;&#160;&#160;(0x0020)       /* General Call address received Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d9592d79881ade638e6bbe2f5d19efa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBBUSY&#160;&#160;&#160;(0x0010)       /* Bus Busy Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27f1fb62a0d2f2e4acf9e132478bf39d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT7&#160;&#160;&#160;(0x0080)       /* USCI Byte Counter Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad477d4045cf7e09b9bbe65e632ef13ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT6&#160;&#160;&#160;(0x0040)       /* USCI Byte Counter Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e098b0e392bf606ad70bb8f28973c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT5&#160;&#160;&#160;(0x0020)       /* USCI Byte Counter Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a1e15492d7f03701be53d57f61d84c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT4&#160;&#160;&#160;(0x0010)       /* USCI Byte Counter Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd4f26f5ef43b63d9e33f516389110b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT3&#160;&#160;&#160;(0x0008)       /* USCI Byte Counter Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8378a3791b037c131d300a1c638739bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT2&#160;&#160;&#160;(0x0004)       /* USCI Byte Counter Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbcc44a6d1568863b0267213fe129cce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT1&#160;&#160;&#160;(0x0002)       /* USCI Byte Counter Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6081adecca2a04c8179b9ad8833d27c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTBCNT0&#160;&#160;&#160;(0x0001)       /* USCI Byte Counter Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87d3b2fdebe96ec52bfc65000d765f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL5&#160;&#160;&#160;(0x8000)       /* IRDA Receive Filter Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa83fd3a68ad9430c72c124964829d647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL4&#160;&#160;&#160;(0x4000)       /* IRDA Receive Filter Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8861eba5f1e56d2d7b3d92dc9b38493"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL3&#160;&#160;&#160;(0x2000)       /* IRDA Receive Filter Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d4128ac2bf039306346144a065be92b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL2&#160;&#160;&#160;(0x1000)       /* IRDA Receive Filter Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae14cc4e637b513c43f90f2ad9c27d8e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL1&#160;&#160;&#160;(0x0800)       /* IRDA Receive Filter Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd5376421befbeaaff0989659acb89a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL0&#160;&#160;&#160;(0x0400)       /* IRDA Receive Filter Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aff6da73b1dfca37a6994b6239a41d3e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXPL&#160;&#160;&#160;(0x0200)       /* IRDA Receive Input Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e49a3dac01669021d009ae679dc5d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFE&#160;&#160;&#160;(0x0100)       /* IRDA Receive Filter enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4af2a43b89e2a5d5da389ddddab7862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL5&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a91974e5e0e11d5f1f6621871b2aee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL4&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a14deb1ebc9bb5db24444a90a7f47fea2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL3&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8ddc881f9612939211f21663b873a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL2&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2923815fcf54a0c125fa6e165ef09d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL1&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fe03ec309cde7e68fcd071a5e4dc965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL0&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91913c7686c3db97a2fcd5362b697d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXCLK&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a79bc9df6c8baa0e2cd1929e2244c8fc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIREN&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d239fb4158910ecc08d3109b94f91ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL5_L&#160;&#160;&#160;(0x0080)       /* IRDA Transmit Pulse Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a30e14fd4aba980b4b286de539ce1558e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL4_L&#160;&#160;&#160;(0x0040)       /* IRDA Transmit Pulse Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab10f2d707c3357d11075b8917ce8c24d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL3_L&#160;&#160;&#160;(0x0020)       /* IRDA Transmit Pulse Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a361496bae3e6aaf31d66d9559f1bf94b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL2_L&#160;&#160;&#160;(0x0010)       /* IRDA Transmit Pulse Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9852d2aa8b627c3d30a0515a54e1423f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL1_L&#160;&#160;&#160;(0x0008)       /* IRDA Transmit Pulse Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1400ad36e6632ece0797e52d836b11b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXPL0_L&#160;&#160;&#160;(0x0004)       /* IRDA Transmit Pulse Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d9dac50f30980303c7add08b58c4dcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRTXCLK_L&#160;&#160;&#160;(0x0002)       /* IRDA Transmit Pulse Clock Select */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab7584aad452f9497d1bfa397b6f69c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIREN_L&#160;&#160;&#160;(0x0001)       /* IRDA Encoder/Decoder enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c11f7bbeff2ab59bd4d5d53629d868c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL5_H&#160;&#160;&#160;(0x0080)       /* IRDA Receive Filter Length 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f300707123fa09ea6424e54684eb158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL4_H&#160;&#160;&#160;(0x0040)       /* IRDA Receive Filter Length 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e3ff6519f767f3f33bd0fb73d9d772d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL3_H&#160;&#160;&#160;(0x0020)       /* IRDA Receive Filter Length 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad433e68d880a955c3cd0997d8923fe94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL2_H&#160;&#160;&#160;(0x0010)       /* IRDA Receive Filter Length 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ed78e2816cc75cfd021afd0f7b07443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL1_H&#160;&#160;&#160;(0x0008)       /* IRDA Receive Filter Length 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3c2e184756fe97644b1a55472072094"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFL0_H&#160;&#160;&#160;(0x0004)       /* IRDA Receive Filter Length 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8aa964173900e467e4def6d3d3076fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXPL_H&#160;&#160;&#160;(0x0002)       /* IRDA Receive Input Polarity */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e89323bb0e15263076ce7f3a71684fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCIRRXFE_H&#160;&#160;&#160;(0x0001)       /* IRDA Receive Filter enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afb5328c617d763ceccd98432daacab20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM1&#160;&#160;&#160;(0x20)         /* Break Sync Delimiter 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5f69bbf65646554040de549c8eec3f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCDELIM0&#160;&#160;&#160;(0x10)         /* Break Sync Delimiter 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a330c3954a27b153b17b4a83815eb502b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTOE&#160;&#160;&#160;(0x08)         /* Sync-Field Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa02211aae2addea00ba79924f3b19045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBTOE&#160;&#160;&#160;(0x04)         /* Break Timeout error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adeeeeed290c44855540b9ca36d71978f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCABDEN&#160;&#160;&#160;(0x01)         /* Auto Baud Rate detect enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ca82d1b80751597351fb7f9e7a42a19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN&#160;&#160;&#160;(0x8000)       /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a453e0b858cdb1a3e2dcf9f92432bdd76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1267b49d9249bf11e74031be96e31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702a180caec4004d3f9b0d010cd9ffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33df4713e6d3a7f213eab756bd4ad92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0724c1818b59a7fa568da48f3a50983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca78f8b03492172d593c6a272533a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a076aebed65faeef44c4ffc1ac92a0c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18c433d1f5cc8c90b57b06e6906def36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c4b733295c5cd896c79638eaeae0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf7d29569e22eaf504e9d19852edf27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71eac9172783e6d6d757eee9a2e1529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d192c17d0e940a51e28a03bfe38b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7_L&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a708c06ddda05d2a740e3242bdb304d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6_L&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d03c06d7bbdcca2be15e039f2cde027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5_L&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e63f53590870c6c2f4a918c3c4df29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4_L&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb93c32f6d99a59240bdb634f38ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3_L&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39910f39ddebb891b0b1ab1b12419ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2_L&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c0cecedb7de23aeb61a5fac461b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1_L&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a787f05608b7e54253d67637bc2eddf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0_L&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1e9c50f01b78a7afe062d32bc12a30e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCGCEN_H&#160;&#160;&#160;(0x0080)       /* I2C General Call enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a42df07223aa10f61f8007e830b2229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN_H&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd56c75a1fb025ab9e88e26a90b0f7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9_H&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09862b727f612fb2a85bfd7e4309dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8_H&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a453e0b858cdb1a3e2dcf9f92432bdd76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN&#160;&#160;&#160;(0x0400)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1267b49d9249bf11e74031be96e31b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9&#160;&#160;&#160;(0x0200)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a702a180caec4004d3f9b0d010cd9ffd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8&#160;&#160;&#160;(0x0100)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a33df4713e6d3a7f213eab756bd4ad92f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0724c1818b59a7fa568da48f3a50983a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca78f8b03492172d593c6a272533a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a076aebed65faeef44c4ffc1ac92a0c63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18c433d1f5cc8c90b57b06e6906def36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c4b733295c5cd896c79638eaeae0b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aedf7d29569e22eaf504e9d19852edf27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71eac9172783e6d6d757eee9a2e1529a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d192c17d0e940a51e28a03bfe38b58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA7_L&#160;&#160;&#160;(0x0080)       /* I2C Own Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a708c06ddda05d2a740e3242bdb304d51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA6_L&#160;&#160;&#160;(0x0040)       /* I2C Own Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d03c06d7bbdcca2be15e039f2cde027"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA5_L&#160;&#160;&#160;(0x0020)       /* I2C Own Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e63f53590870c6c2f4a918c3c4df29e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA4_L&#160;&#160;&#160;(0x0010)       /* I2C Own Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eb93c32f6d99a59240bdb634f38ae09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA3_L&#160;&#160;&#160;(0x0008)       /* I2C Own Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39910f39ddebb891b0b1ab1b12419ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA2_L&#160;&#160;&#160;(0x0004)       /* I2C Own Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a21c0cecedb7de23aeb61a5fac461b328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA1_L&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a787f05608b7e54253d67637bc2eddf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA0_L&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a42df07223aa10f61f8007e830b2229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOAEN_H&#160;&#160;&#160;(0x0004)       /* I2C Own Address enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd56c75a1fb025ab9e88e26a90b0f7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA9_H&#160;&#160;&#160;(0x0002)       /* I2C Own Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09862b727f612fb2a85bfd7e4309dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCOA8_H&#160;&#160;&#160;(0x0001)       /* I2C Own Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a424c034edf16f22a49d8df97fb429f9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX9&#160;&#160;&#160;(0x0200)       /* I2C Receive Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a4590fd7addbe1d631f76f74d4c6a6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX8&#160;&#160;&#160;(0x0100)       /* I2C Receive Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4cc236b98a6c9440d6c53382971644a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX7&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9415b835ffd4ff7aed94a4dfeeb567c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX6&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a494f77f92d3bfd17d544bee2ffd7a6b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX5&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a49c2b4676ca8f2c8c1446024d7827464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX4&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1afc1e49a1b23ccc4192a2c7c2dd05a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX3&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ddb048b2f4901a9804df6b83064a461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX2&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3951e8ea7ae7cb545c657f2a1a11fb51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX1&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a107cdf1a4104cc05802904ab7cdacd8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX0&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3b9bf253948b8b870fe6bfb05425e60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX7_L&#160;&#160;&#160;(0x0080)       /* I2C Receive Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bc487bac859a4900f462d2c1df7c43c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX6_L&#160;&#160;&#160;(0x0040)       /* I2C Receive Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56aeda9458b9dd3e873f76fa8bb62331"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX5_L&#160;&#160;&#160;(0x0020)       /* I2C Receive Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab221554751cca65ca96852443e7e4f24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX4_L&#160;&#160;&#160;(0x0010)       /* I2C Receive Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a537ae4efc2e8a2f82902ccdbe30d6d86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX3_L&#160;&#160;&#160;(0x0008)       /* I2C Receive Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0006d0a31b50c8cf37c45e3dad8fef0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX2_L&#160;&#160;&#160;(0x0004)       /* I2C Receive Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e59e46221201c365610f9dccb4e71c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX1_L&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2581a211f2ae4ba92ba202f9a56170ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX0_L&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae81f280e7bd049393f0db24a2cff2443"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX9_H&#160;&#160;&#160;(0x0002)       /* I2C Receive Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31d6e60fa4affcbdeaf61feea771f388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDRX8_H&#160;&#160;&#160;(0x0001)       /* I2C Receive Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6be3c92090bb9da45dd2d440b40f73a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK9&#160;&#160;&#160;(0x0200)       /* I2C Address Mask Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a934a946cb326f5e257ed37bbfd36a76a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK8&#160;&#160;&#160;(0x0100)       /* I2C Address Mask Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a34fca3a1bb8991fca6628b37212d1956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK7&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af98df2a47411b3a2cc8608dcbad11ceb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK6&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a031fe87f7e2dcae6be19d98b736edda8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK5&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae784f9ff59cb31fb7bffb64263f423c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK4&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f77dd39d1acf9be2018e391d161799e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK3&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adcb2888ea11c3b42bd3b45bcebe6c584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK2&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6455dae83b1a1469d7b8426aabb85341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK1&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b878e773238ce34d895d96b9c760be1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK0&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56d79f7ecf5e135a2f262e21d54c2c22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK7_L&#160;&#160;&#160;(0x0080)       /* I2C Address Mask Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afefa901f943f5de58749cf6effe824c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK6_L&#160;&#160;&#160;(0x0040)       /* I2C Address Mask Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac10ddb049b3254274bb5ee87ca4af72f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK5_L&#160;&#160;&#160;(0x0020)       /* I2C Address Mask Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f9f748bddf1bc6d625ae1f4be6354c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK4_L&#160;&#160;&#160;(0x0010)       /* I2C Address Mask Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae30bfe45aed1f2ddef30e6036d5c9b8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK3_L&#160;&#160;&#160;(0x0008)       /* I2C Address Mask Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a463e00cc55eb37be4d78c5f4d63f7ba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK2_L&#160;&#160;&#160;(0x0004)       /* I2C Address Mask Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0414a2c1b3eddbe4b35cc76cd7705f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK1_L&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a09dfe49673cacbb888781e5caf035645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK0_L&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a10ba6b0ef99e345813a24218d1820471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK9_H&#160;&#160;&#160;(0x0002)       /* I2C Address Mask Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6cdb557d69554e85bb74c210b7497601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCADDMASK8_H&#160;&#160;&#160;(0x0001)       /* I2C Address Mask Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f2c05616fa7a6f40976bfcfdb26484b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9&#160;&#160;&#160;(0x0200)       /* I2C Slave Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c0e8b37403f927740711a4b6e96c587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8&#160;&#160;&#160;(0x0100)       /* I2C Slave Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4785e47a3bd98904891307075358506b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a41536b70ab3f0d5c8f44a21aa1c28fb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef723f772b964be95b1111c343454ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a813c806a3731761ac8a946585a44250d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1fd0206b817f75b420b231e3c00659ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aad2fe387d794752fd2629628cd7f26aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5daaad6fd339addfb7fb9718d931bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae299acfa6145b342f61f66151b69de10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2d3afa1acc5767930194c099c13dd5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA7_L&#160;&#160;&#160;(0x0080)       /* I2C Slave Address Bit 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a56f059d88e0fc75da9a145c05f51fa63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA6_L&#160;&#160;&#160;(0x0040)       /* I2C Slave Address Bit 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2eb2fa656cb84e44317d23f6e625b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA5_L&#160;&#160;&#160;(0x0020)       /* I2C Slave Address Bit 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a903b4f417728853b35198686a347d495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA4_L&#160;&#160;&#160;(0x0010)       /* I2C Slave Address Bit 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7944488b1efae23bce5120523def3be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA3_L&#160;&#160;&#160;(0x0008)       /* I2C Slave Address Bit 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e378ef2f3f39d946d5925c51b7b665c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA2_L&#160;&#160;&#160;(0x0004)       /* I2C Slave Address Bit 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fa579d6fe4d918bfa58eb9370d30991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA1_L&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afa0a87b720017eabdf49647c7838b39b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA0_L&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acaed3b240a46db34396f1b7ad2afd85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA9_H&#160;&#160;&#160;(0x0002)       /* I2C Slave Address Bit 9 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7f2aed244b5c504fbd361c59db90b2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSA8_H&#160;&#160;&#160;(0x0001)       /* I2C Slave Address Bit 8 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab06e4879e63387314239b1d5456f505f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXCPTIE&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42e8480323eb6fb27540dbc63c4683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Enalble */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca4c79c701e7f5505d1297702b1deb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad98473de149e0c0eafdfe9c1d4e4bc13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a57be624e4818c758e4b1911c05cf85e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBIT9IE&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Position Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1642445ea92106e134418b532f51e731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE3&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a727801517f9df1011f147058fc242c48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE3&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Enable 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3cdbceb5b234b66acfa3d02062411a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE2&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Enable 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a369f3fdabdb5c5ffcb193591234077dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE2&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Enable 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afc10813672358dd5be129019e315f0ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE1&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add37ee6fd8640a309a275e6ba226efa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE1&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Enable 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab25c3ecbe623bfab3597f86354812d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTOIE&#160;&#160;&#160;(0x0080)       /* I2C Clock Low Timeout interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af56a167f12767f17cfef268d93dfd6e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNTIE&#160;&#160;&#160;(0x0040)       /* I2C Automatic stop assertion interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a807b95c77966b1a98602f758dd3574c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIE&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af15d0aea857d03c13db91c4a9cc09d30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIE&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5582dba1b54706acaef2ee956de19b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIE&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac42e8480323eb6fb27540dbc63c4683d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIE&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt enable */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa41617538d722931e262fcf255ead024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIE0&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Enable 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f4cd872738ebaf2d8c5eacf886c15b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIE0&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Enable 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6bd2a160b43ecac27ad4f8597258cba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXCPTIFG&#160;&#160;&#160;(0x0008)       /* UART Transmit Complete Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0fe432e6af4f5e1e8074c10cfae5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG&#160;&#160;&#160;(0x0004)       /* UART Start Bit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002)       /* UART Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001)       /* UART Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75aabfe7574015e407c4c33a8ed39b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG&#160;&#160;&#160;(0x0002)       /* SPI Transmit Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec002d2c3f94454804b4438c0cddafe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG&#160;&#160;&#160;(0x0001)       /* SPI Receive Interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0739ef436ba3ffa7c211b019ddbf524c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBIT9IFG&#160;&#160;&#160;(0x4000)       /* I2C Bit 9 Possition Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e916c9ab951a1dbcd6c70fbf51dd7ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG3&#160;&#160;&#160;(0x2000)       /* I2C Transmit Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af82f51253135bfb50715140a02dcb407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG3&#160;&#160;&#160;(0x1000)       /* I2C Receive Interrupt Flag 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c73697d52e3e6cd3a3bd5bce0e5dcf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG2&#160;&#160;&#160;(0x0800)       /* I2C Transmit Interrupt Flag 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ce38d51b051ee05720adea37d2798df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG2&#160;&#160;&#160;(0x0400)       /* I2C Receive Interrupt Flag 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a826b92d6da7ac533292b802de22ed6ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG1&#160;&#160;&#160;(0x0200)       /* I2C Transmit Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1935981de3064d0488b4a1bfccdcc79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG1&#160;&#160;&#160;(0x0100)       /* I2C Receive Interrupt Flag 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ae6248557136f9398cea3e4251339ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCCLTOIFG&#160;&#160;&#160;(0x0080)       /* I2C Clock low Timeout interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a609fa01b94dc3b06861dbf0ea2a32307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCBCNTIFG&#160;&#160;&#160;(0x0040)       /* I2C Byte counter interrupt flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcf889d04bb8c7e834a6c97919a27206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCNACKIFG&#160;&#160;&#160;(0x0020)       /* I2C NACK Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1110f82dacad8e86491fe3a183ca6767"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCALIFG&#160;&#160;&#160;(0x0010)       /* I2C Arbitration Lost interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58eea93e916c37e9a53b1a867a952460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTPIFG&#160;&#160;&#160;(0x0008)       /* I2C STOP Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb0fe432e6af4f5e1e8074c10cfae5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCSTTIFG&#160;&#160;&#160;(0x0004)       /* I2C START Condition interrupt Flag */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef2318afb8008ff546c3a84c00863344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCTXIFG0&#160;&#160;&#160;(0x0002)       /* I2C Transmit Interrupt Flag 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee25ddb379c33829a03433af934bdd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UCRXIFG0&#160;&#160;&#160;(0x0001)       /* I2C Receive Interrupt Flag 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46f6de64041bdd0523af9d653bd3d939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_NONE&#160;&#160;&#160;(0x0000)       /* No Interrupt pending */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4774554e16714f447f43e917413e73af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCRXIFG&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a40ab1fd995e5dd45d7b2264d7882c0a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCTXIFG&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b004407145f98a46a558de25541f881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCSTTIFG&#160;&#160;&#160;(0x0006)       /* USCI UCSTTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8662f6231a596d23d498d73b890e165"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_UART_UCTXCPTIFG&#160;&#160;&#160;(0x0008)       /* USCI UCTXCPTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeedbb8c2537fda4307cde48b272b9103"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_SPI_UCRXIFG&#160;&#160;&#160;(0x0002)       /* USCI UCRXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d8fbd96560e1146a9890b6087726c4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_SPI_UCTXIFG&#160;&#160;&#160;(0x0004)       /* USCI UCTXIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8224b68ea3728b2f506e8866b7ebc805"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCALIFG&#160;&#160;&#160;(0x0002)       /* USCI I2C Mode: UCALIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a596ff18ecfb547771443b154de66750f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCNACKIFG&#160;&#160;&#160;(0x0004)       /* USCI I2C Mode: UCNACKIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acf6bc5e7c75434543c77f0feb69bfe6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTTIFG&#160;&#160;&#160;(0x0006)       /* USCI I2C Mode: UCSTTIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5c1c13d3c62c626e11cffba71cad0ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCSTPIFG&#160;&#160;&#160;(0x0008)       /* USCI I2C Mode: UCSTPIFG*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e8f516aad8259936da766f8b4093f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG3&#160;&#160;&#160;(0x000A)       /* USCI I2C Mode: UCRXIFG3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ff4e463d9c3ea789361113775c34ada"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG3&#160;&#160;&#160;(0x000C)       /* USCI I2C Mode: UCTXIFG3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82c93ba2ae6f926cf5d4c6eefff9750d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG2&#160;&#160;&#160;(0x000E)       /* USCI I2C Mode: UCRXIFG2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a631f062d8d50ff40b9956dccf5d2eef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG2&#160;&#160;&#160;(0x0010)       /* USCI I2C Mode: UCTXIFG2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab33b81ceb0321a3aee5c1419a4422be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG1&#160;&#160;&#160;(0x0012)       /* USCI I2C Mode: UCRXIFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e8c573d21174018d886085aad486686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG1&#160;&#160;&#160;(0x0014)       /* USCI I2C Mode: UCTXIFG1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3a1403eee38b94e39b1a837451c6240"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCRXIFG0&#160;&#160;&#160;(0x0016)       /* USCI I2C Mode: UCRXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9432fb2b91c053289e71b33338ec97e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCTXIFG0&#160;&#160;&#160;(0x0018)       /* USCI I2C Mode: UCTXIFG0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abf0348e728c3934e9e858570f3450144"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCBCNTIFG&#160;&#160;&#160;(0x001A)       /* USCI I2C Mode: UCBCNTIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ade5a5696805599105b7e5584fd57f582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCCLTOIFG&#160;&#160;&#160;(0x001C)       /* USCI I2C Mode: UCCLTOIFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a06ade0875f7cb0e2d93817f87b0e6010"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USCI_I2C_UCBIT9IFG&#160;&#160;&#160;(0x001E)       /* USCI I2C Mode: UCBIT9IFG */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2f66d5f7365b9a0577db65376442c5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OFS_WDTCTL&#160;&#160;&#160;(0x0000)       /* Watchdog Timer Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__wdt__api.html#gacb866492ef1080c1cd8cc15257cfc1fb">WDT_hold()</a>, <a class="el" href="group__wdt__api.html#ga544b423a5cdfa44575cc9be33d374e3d">WDT_intervalTimerInit()</a>, <a class="el" href="group__wdt__api.html#ga178aad249db559a554e735a8d2c9ed02">WDT_resetTimer()</a>, <a class="el" href="group__wdt__api.html#ga249b2a956b45cac9928ce89b88b86378">WDT_start()</a>, and <a class="el" href="group__wdt__api.html#ga2af987f9f1700fb28413a26b9cf99647">WDT_watchdogTimerInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a48d95a61a18a31b3b1f58d4dd748dc36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS0&#160;&#160;&#160;(0x0001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7267af954dbc64c6569376baf2624fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTIS1&#160;&#160;&#160;(0x0002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac1eeb94bf616ae0627ad8d2c1381279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTSSEL&#160;&#160;&#160;(0x0004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f55bcfc2520cbd26b4caad641ae1c94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTCNTCL&#160;&#160;&#160;(0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8515ee8943dee4b6402faffe8482266f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTTMSEL&#160;&#160;&#160;(0x0010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac55f2a4fe9331fc6ec48dbe9a149f082"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTNMI&#160;&#160;&#160;(0x0020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7c41ec9659519018ab8781f0df32c0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTNMIES&#160;&#160;&#160;(0x0040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a828ad95ff2264e83fff9d2442e11d0a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTHOLD&#160;&#160;&#160;(0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a23abcd1f3bd7f79a552481e21dc97f86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTPW&#160;&#160;&#160;(0x5A00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ad7fce92237f747de12fe7c4b39bc04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_32&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>)                         /* 32ms interval (default) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ec025dd4289bf1e2083e0563136268b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_8&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                  /* 8ms     &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ace11c301d6e1e3162b1239d645e97c5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_0_5&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                  /* 0.5ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab02c656e88af035996ea5917077426bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MDLY_0_064&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)           /* 0.064ms &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1344f6dc6d787174163e1b46473428b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_1000&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>)                 /* 1000ms  &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1031d4a9a951dd04b6c2bafe5875ac2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_250&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)          /* 250ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a125e7b704eaea55d87677f75bdb29feb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_16&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)          /* 16ms    &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58991561855e4927b3ffb5c407765859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ADLY_1_9&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a8515ee8943dee4b6402faffe8482266f">WDTTMSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)   /* 1.9ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b86276617a1a7feebb81218ab4cd3b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_32&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>)                                  /* 32ms interval (default) */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a15214cc0e5d6c6834399c3a7c40386e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_8&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                           /* 8ms     &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e377d6605a1694ad61a723b8941b206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_0_5&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                           /* 0.5ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a799f88f6dae1d6cb6fb57b6e61fdefef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MRST_0_064&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                    /* 0.064ms &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8076d3f6c36282c3e866c910717b3ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_1000&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>)                          /* 1000ms  &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4545588dd3b5430f07b9b3397c70698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_250&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)                   /* 250ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3dd4fb072594e97a48042f9716180c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_16&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>)                   /* 16ms    &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac28cfe91830b1e7f71269bf39f307928"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ARST_1_9&#160;&#160;&#160;(<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a23abcd1f3bd7f79a552481e21dc97f86">WDTPW</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a1f55bcfc2520cbd26b4caad641ae1c94">WDTCNTCL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#aac1eeb94bf616ae0627ad8d2c1381279">WDTSSEL</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a7267af954dbc64c6569376baf2624fcd">WDTIS1</a>+<a class="el" href="_i_a_r_2msp430i2xxgeneric_8h.html#a48d95a61a18a31b3b1f58d4dd748dc36">WDTIS0</a>)            /* 1.9ms   &quot; */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bc48132eb990536a25383fd032baeec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MSP430_HAS_TLV__&#160;&#160;&#160;/* Definition to show that Module is available */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f2902197dc6ef9f691916b1454006ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_START&#160;&#160;&#160;(0x13C0u)      /* Start Address of the TLV structure */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac95ecb647a4c1f1cc41685af4248b58d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_END&#160;&#160;&#160;(0x13FFu)      /* End Address of the TLV structure */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac02ea8f302aaab48243aaccbee58ad00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JTAG_DIS_PWD1&#160;&#160;&#160;(0xFFDC)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6da00956254a1d8d31c92db6a88eed61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define JTAG_DIS_PWD2&#160;&#160;&#160;(0xFFDE)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abebe66a4c610b9f573e031156825b1ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CHKSUM_L&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab15b25cd3e327349098a5fe056bde762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CHKSUM_H&#160;&#160;&#160;(0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1be23db725d1385ac9eab50b3b5b0644"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DIE_RECORD_TAG&#160;&#160;&#160;(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a12889a35fcf5459d5e8e313b1ba59e2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DIE_RECORD_LEN&#160;&#160;&#160;(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a16efba9198c92bc0a50caca5b2b3b67b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_LOT_WAFER_ID&#160;&#160;&#160;(0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1bfaeb8a2e1c23d5abc1bd543082b53a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DIE_X_POS&#160;&#160;&#160;(0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78dd17d84231cd4439137207b8ee2025"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DIE_Y_POS&#160;&#160;&#160;(0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7375365dfae746808cc551b6b8bad657"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DIE_TEST_RESULTS&#160;&#160;&#160;(0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3ecc5da38ed994fba7972f91670145d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_REF_TAG&#160;&#160;&#160;(0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8afe7b290929674493933ff48df9d4b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_REF_LEN&#160;&#160;&#160;(0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f5ad27defaa384c753281ec6f72eaf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CAL_REFCAL1&#160;&#160;&#160;(0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d3fff51aba9b0f810f246fd8c026f31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CAL_REFCAL0&#160;&#160;&#160;(0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bd2a6b0f1feef37481c2e8cb2345834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DCO_TAG&#160;&#160;&#160;(0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a772265185e64777858f46bd7f5a1f7af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_DCO_LEN&#160;&#160;&#160;(0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aadbdf676dbc0631d735dd84ab37fb018"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CAL_CSIRFCAL&#160;&#160;&#160;(0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6d1f71d3cf2ce298be172c5cb6c3533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CAL_CSIRTCAL&#160;&#160;&#160;(0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a696fcec397bccb3bbe158c1afb82f406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CAL_CSERFCAL&#160;&#160;&#160;(0x16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a64149999e26622e7f73ad9e14daa8450"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CAL_CSERTCAL&#160;&#160;&#160;(0x17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27c24abd14c2286573e737d7e2097d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_SD24_TAG&#160;&#160;&#160;(0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c5f23302a62d2a0d5b4cbc12dca9a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_SD24_LEN&#160;&#160;&#160;(0x19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0a66596f303f2d4ca44caf43d5c121b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_CAL_SD24TRIM&#160;&#160;&#160;(0x1A)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a04113351d0171ceb3ba183ef63601638"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_EMPTY&#160;&#160;&#160;(0x1B)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4302756ba295803bf96e3825741a51ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_EMPTY_TAG&#160;&#160;&#160;(0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add3f9dc2873e68f225045969d560af24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TLV_EMPTY_LEN&#160;&#160;&#160;(0x1D)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af5d9b2ff8a57d56b639d3ad670116757"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VECTOR_NAME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">name</td><td>)</td>
          <td>&#160;&#160;&#160;name##_ptr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1dc596b181345ba4a55863d2b9d20270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMIT_PRAGMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;_Pragma(#x)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afd0fe1696cf4ad417a75a631c780a32f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CREATE_VECTOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">name</td><td>)</td>
          <td>&#160;&#160;&#160;void * const <a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(name) = (void *)(long)&amp;name</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afca7bef61e92acd9c422728386d2c46b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLACE_VECTOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vector, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">section&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(DATA_SECTION(vector,section))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a584631e796a416e96df9346eab62dd3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLACE_INTERRUPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="_c_c_s_2msp430i2xxgeneric_8h.html#a1dc596b181345ba4a55863d2b9d20270">EMIT_PRAGMA</a>(CODE_SECTION(func,&quot;.text:_isr&quot;))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aab94346c461d7b7df781f7c5216d4bd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_VECTOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">offset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="_c_c_s_2msp430i2xxgeneric_8h.html#afd0fe1696cf4ad417a75a631c780a32f">CREATE_VECTOR</a>(func); <a class="code" href="_c_c_s_2msp430i2xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">\</a></div>
<div class="line"><a class="code" href="_c_c_s_2msp430i2xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">                                      PLACE_VECTOR</a>(<a class="code" href="_c_c_s_2msp430i2xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a>(func), offset) <a class="code" href="_c_c_s_2msp430i2xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">\</a></div>
<div class="line"><a class="code" href="_c_c_s_2msp430i2xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">                                      PLACE_INTERRUPT</a>(func)</div>
<div class="ttc" id="_c_c_s_2msp430i2xxgeneric_8h_html_a584631e796a416e96df9346eab62dd3b"><div class="ttname"><a href="_c_c_s_2msp430i2xxgeneric_8h.html#a584631e796a416e96df9346eab62dd3b">PLACE_INTERRUPT</a></div><div class="ttdeci">#define PLACE_INTERRUPT(func)</div><div class="ttdef"><b>Definition:</b> CCS/msp430i2xxgeneric.h:1453</div></div>
<div class="ttc" id="_c_c_s_2msp430i2xxgeneric_8h_html_afd0fe1696cf4ad417a75a631c780a32f"><div class="ttname"><a href="_c_c_s_2msp430i2xxgeneric_8h.html#afd0fe1696cf4ad417a75a631c780a32f">CREATE_VECTOR</a></div><div class="ttdeci">#define CREATE_VECTOR(name)</div><div class="ttdef"><b>Definition:</b> CCS/msp430i2xxgeneric.h:1451</div></div>
<div class="ttc" id="_c_c_s_2msp430i2xxgeneric_8h_html_af5d9b2ff8a57d56b639d3ad670116757"><div class="ttname"><a href="_c_c_s_2msp430i2xxgeneric_8h.html#af5d9b2ff8a57d56b639d3ad670116757">VECTOR_NAME</a></div><div class="ttdeci">#define VECTOR_NAME(name)</div><div class="ttdef"><b>Definition:</b> CCS/msp430i2xxgeneric.h:1449</div></div>
<div class="ttc" id="_c_c_s_2msp430i2xxgeneric_8h_html_afca7bef61e92acd9c422728386d2c46b"><div class="ttname"><a href="_c_c_s_2msp430i2xxgeneric_8h.html#afca7bef61e92acd9c422728386d2c46b">PLACE_VECTOR</a></div><div class="ttdeci">#define PLACE_VECTOR(vector, section)</div><div class="ttdef"><b>Definition:</b> CCS/msp430i2xxgeneric.h:1452</div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="a9e6f5a2032fd69c81e069503a01bf9f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(*  __SFR_FARPTR)()</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
