*---------------------------------------------------------------------*
*               Copyright(c) Synopsys, Inc.                           *
*     All Rights reserved - Unpublished -rights reserved under        *
*     the Copyright laws of the United States of America.             *
*                                                                     *
*  U.S. Patents: 7,093,156 B1 and 7,406,620 B2 (and more pending).    *
*                                                                     *
*  This file includes the Confidential information of Synopsys, Inc.  *
*  and Huali.                                                         *
*  The receiver of this Confidential Information shall not disclose   *
*  it to any third party and shall protect its confidentiality by     *
*  using the same degree of care, but not less than a reasonable      *
*  degree of care, as the receiver uses to protect receiver's own     *
*  Confidential Information.                                          *
*  Licensee acknowledges and agrees that all output generated for     *
*  Licensee by Synopsys, Inc. as described in the pertinent Program   *
*  Schedule(s), or generated by Licensee through use of any Compiler  *
*  licensed hereunder contains information that complies with the     *
*  Virtual Component Identification Physical Tagging Standard (VCID)  *
*  as maintained by the Virtual Socket Interface Alliance (VSIA).     *
*  Such information may be expressed in GDSII Layer 63 or other such  *
*  layer designated by the VSIA, hardware definition languages, or    *
*  other formats.  Licensee is not authorized to alter or change any  *
*  such information.                                                  *
*---------------------------------------------------------------------*
*                                                                     *
*  Built for linux64 and running on linux64.                          *
*                                                                     *
*  Software           : Rev: S-2021.12                                *
*  Library Format     : Rev: 1.05.00                                  *
*  Compiler Name      : hu55npkb1p11asdrl32ksa03p1                    *
*  Platform           : Linux3.10.0-1160.49.1.el7.x86_64              *
*                     : #1 SMP Tue Nov 30 15:51:32 UTC 2021x86_64     *
*  Date of Generation : Fri Feb 18 10:15:14 CST 2022                  *
*                                                                     *
*---------------------------------------------------------------------*
Component Name: asdrlspkb1p64x16cm2sw0

INFO  [VMC, VMC-264]: Load of compiler database ...
INFO  [VMC, CFG-216]: Reading file '/home/synopsystools/synopsys/embedit/S-2021.12/data/memory.prm' ...
INFO  [VMC, CFG-216]: Reading file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa03p1.glb' ...
INFO  [VMC, CFG-018]: Reading file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa03p1_custom.glb' ...
INFO  [VMC, CFG-018]: Reading file '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0.cfg' ...
INFO  [VMC, CFG-230]: Load of cfg settings complete
INFO  [VMC, VMC-131]: Load of compiler database took 0.07 secs.
INFO  [VMC, VMC-250]: Delay calculation ...
INFO  [VMC, CHAR-020]: Loading project ...
INFO  [VMC, CFG-216]: Reading file '/home/synopsystools/synopsys/embedit/S-2021.12/data/memory.prm' ...
INFO  [VMC, CFG-216]: Reading file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa.prm' ...
INFO  [VMC, CFG-018]: Reading file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa03p1.glb' ...
INFO  [VMC, CFG-018]: Reading file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa03p1_custom.glb' ...
INFO  [VMC, CHAR-060]: Project loaded from /home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa.cpj
INFO  [VMC, CHAR-131]: Loading project took 15.42 secs.
INFO  [VMC, CHAR-105]: Running instance evaluation...
INFO  [VMC, CHAR-109]: Validating the project...
INFO  [VMC, CHAR-109]: (18-02-2022 10:15:32)  Corners validation done
INFO  [VMC, CHAR-131]: Validating netlist files took 0.00 secs.
INFO  [VMC, CHAR-113]: The project is valid
INFO  [VMC, CHAR-131]: Validating project took 0.92 secs.
INFO  [VMC, CHAR-140]: Initializing tables...
INFO  [VMC, CHAR-180]: Initialized all tables
INFO  [VMC, CHAR-200]: Determining what results are needed...
INFO  [VMC, CHAR-240]: Determined that 19020 results are needed so far
INFO  [VMC, CHAR-240]: Regular results:    570 needed,   570 final, 0 failed
INFO  [VMC, CHAR-240]: Equation results: 18450 needed, 18450 final, 0 failed
INFO  [VMC, CHAR-131]: Determining results took 16.28 secs.
INFO  [VMC, CHAR-460]: Writing of output files completed
INFO  [VMC, CHAR-434]: Instance evaluation completed
INFO  [VMC, VMC-053]: Reading delay files ...
INFO  [VMC, VMC-054]: Calculating delays for 'tt1p2v25c' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ff1p32vn40c' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ss1p08v125c' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ss1p08vn40c' conditions
INFO  [VMC, VMC-054]: Calculating delays for 'ff1p32v125c' conditions
INFO  [VMC, VMC-055]: Calculating power ring width ...
INFO  [VMC, VMC-131]: Reading delay files took 1.22 secs.
INFO  [VMC, VMC-131]: Delay calculation took 144.25 secs.
INFO  [VMC, VMC-251]: Loading placement file ...
INFO  [VMC, VMC-008]: Parsing placement file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa.pf' ...
INFO  [VMC, VMC-131]: Loading placement file took 0.21 secs.
INFO  [VMC, VMC-252]: Complete GDSII generation ...
INFO  [VMC, VMC-016]: Tiling ...
INFO  [VMC, VMC-261]: Reading GDSII library ...
INFO  [VMC, VMC-014]: Reading GDSII file /home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/hu55npkb1p11asdrl32ksa.gds ...
INFO  [VMC, VMC-131]: Reading GDSII library took 1.09 secs.
INFO  [VMC, TIL-247]: Tiler processing ...
INFO  [VMC, TIL-246]: Tiling block WEMCTRL ...
INFO  [VMC, TIL-246]: Tiling block WEMLOG0 ...
INFO  [VMC, TIL-246]: Tiling block TWEMLOG0 ...
INFO  [VMC, TIL-246]: Tiling block TDALOG0 ...
INFO  [VMC, TIL-246]: Tiling block AWT_LOG0 ...
INFO  [VMC, TIL-246]: Tiling block BISTE_LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TWE_LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TME_LOG0 ...
INFO  [VMC, TIL-246]: Tiling block YARD1LOG0 ...
INFO  [VMC, TIL-246]: Tiling block XARD5LOG0 ...
INFO  [VMC, TIL-246]: Tiling block XARD6LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TXARD0LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TXARD1LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TXARD2LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TXARD3LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TXARD4LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TXARD5LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TXARD6LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TYARD0LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TYARD1LOG0 ...
INFO  [VMC, TIL-246]: Tiling block TCLKLOG0 ...
INFO  [VMC, TIL-246]: Tiling block RSTLOG0 ...
INFO  [VMC, TIL-246]: Tiling block CENCTRL ...
INFO  [VMC, TIL-246]: Tiling block LYA1CTRL ...
INFO  [VMC, TIL-246]: Tiling block P1_RMFAST0 ...
INFO  [VMC, TIL-246]: Tiling block P1_RMFAST1 ...
INFO  [VMC, TIL-246]: Tiling block P1_RMFAST2 ...
INFO  [VMC, TIL-246]: Tiling block P1_RMDEF0 ...
INFO  [VMC, TIL-246]: Tiling block P1_RMDEF1 ...
INFO  [VMC, TIL-246]: Tiling block P1_RMDEF2 ...
INFO  [VMC, TIL-246]: Tiling block P0_RMSLOW0 ...
INFO  [VMC, TIL-246]: Tiling block P1_RMSLOW1 ...
INFO  [VMC, TIL-246]: Tiling block P0_RMSLOW2 ...
INFO  [VMC, TIL-246]: Tiling block NANDNOR ...
INFO  [VMC, TIL-246]: Tiling block bld_core_rt ...
INFO  [VMC, TIL-246]: Tiling block bld_arr_rt ...
INFO  [VMC, TIL-246]: Tiling block bldcst_rt ...
INFO  [VMC, TIL-246]: Tiling block bld_strap_rt ...
INFO  [VMC, TIL-246]: Tiling block bldcst_rt_bot ...
INFO  [VMC, TIL-246]: Tiling block bld_strap_rt_bot ...
INFO  [VMC, TIL-246]: Tiling block strap_rt_ll ...
INFO  [VMC, TIL-246]: Tiling block array_rt ...
INFO  [VMC, TIL-246]: Tiling block ref_strap_ll ...
INFO  [VMC, TIL-246]: Tiling block refar ...
INFO  [VMC, TIL-246]: Tiling block strap_ll ...
INFO  [VMC, TIL-246]: Tiling block xdec_base ...
INFO  [VMC, TIL-246]: Tiling block xdec_pa ...
INFO  [VMC, TIL-246]: Tiling block xdec_wclk ...
INFO  [VMC, TIL-246]: Tiling block xdec_pb ...
INFO  [VMC, TIL-246]: Tiling block xdec_top ...
INFO  [VMC, TIL-246]: Tiling block war_with_well ...
INFO  [VMC, TIL-246]: Tiling block war_wtrt_well ...
INFO  [VMC, TIL-246]: Tiling block bld_war_rt ...
INFO  [VMC, TIL-246]: Tiling block war_blk_rt ...
INFO  [VMC, TIL-246]: Tiling block VIA_IOCM2_E ...
INFO  [VMC, TIL-246]: Tiling block VIA_IOCM2_O ...
INFO  [VMC, TIL-246]: Tiling block DO_W_OPT ...
INFO  [VMC, TIL-246]: Tiling block io_with_prog ...
INFO  [VMC, TIL-246]: Tiling block wem_prog ...
INFO  [VMC, TIL-246]: Tiling block via_prog_cm2_o ...
INFO  [VMC, TIL-246]: Tiling block via_prog_cm2_e ...
INFO  [VMC, TIL-246]: Tiling block bld_io_rt ...
INFO  [VMC, TIL-246]: Tiling block bld_io_rt_pg ...
INFO  [VMC, TIL-246]: Tiling block io_rt ...
INFO  [VMC, TIL-246]: Tiling block gcen_with_prog ...
INFO  [VMC, TIL-246]: Tiling block CENTER_W_OPT ...
INFO  [VMC, TIL-246]: Tiling block GCEN_BLOCK ...
INFO  [VMC, TIL-246]: Tiling block MEMCORE_LAY ...
INFO  [VMC, TIL-246]: Tiling block TOP_LAY ...
INFO  [VMC, TIL-510]: row_count -----------32
INFO  [VMC, TIL-510]: row_rem -----------0
INFO  [VMC, TIL-510]: ACTUAL_ROWS -----------32
INFO  [VMC, TIL-510]: ARR_ROWS -----------16
INFO  [VMC, TIL-510]: ARR_ROWS_ODD -----------0
INFO  [VMC, TIL-510]: strap_mid_delta -----------8
INFO  [VMC, TIL-510]: strap_mid -----------8
INFO  [VMC, TIL-510]: strap_mid_odd -----------0
INFO  [VMC, TIL-510]: rem_rows_odd -----------0
INFO  [VMC, TIL-510]: strap_13_delta -----------5
INFO  [VMC, TIL-510]: strap_13 -----------6
INFO  [VMC, TIL-510]: strap_23 -----------12
INFO  [VMC, TIL-510]: strap_1q_delta -----------4
INFO  [VMC, TIL-510]: strap_1q -----------4
INFO  [VMC, TIL-510]: strap_3q -----------12
INFO  [VMC, TIL-131]: Tiler processing took 0.04 secs.
INFO  [VMC, VMC-131]: Tiling took 1.15 secs.
INFO  [VMC, VMC-262]: Complete pin map generation ...
INFO  [VMC, VMC-131]: Complete pin map generation took 0.03 secs.
INFO  [VMC, VMC-253]: Power ring generation ...
INFO  [VMC, VMC-020]: Routing pins and adding power ring ...
INFO  [VMC, PPR-000]: Reading PPR file /home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/standard.ppr ...
INFO  [VMC, PPR-005]: Routing Sides ...
INFO  [VMC, PPR-167]: Reading Via GDS file /home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/vl_hu55npkb9m02_vialib.gds ...
INFO  [VMC, PPR-006]: Gridding ...
INFO  [VMC, PPR-491]: Go to 2 iteration to meet multi-rules requirements
INFO  [VMC, PPR-005]: Routing Sides ...
INFO  [VMC, PPR-006]: Gridding ...
INFO  [VMC, PPR-007]: Generating Geometry ...
INFO  [VMC, PPR-156]: Merging geometry on layer M1ROUT...
INFO  [VMC, PPR-157]: Merge complete; 0 items removed
INFO  [VMC, PPR-156]: Merging geometry on layer M1IPIN...
INFO  [VMC, PPR-157]: Merge complete; 0 items removed
INFO  [VMC, PPR-156]: Merging geometry on layer M2ROUT...
INFO  [VMC, PPR-157]: Merge complete; 0 items removed
INFO  [VMC, PPR-156]: Merging geometry on layer M2IPIN...
INFO  [VMC, PPR-157]: Merge complete; 0 items removed
INFO  [VMC, PPR-156]: Merging geometry on layer M3ROUT...
INFO  [VMC, PPR-157]: Merge complete; 139 items removed
INFO  [VMC, PPR-156]: Merging geometry on layer M3IPIN...
INFO  [VMC, PPR-157]: Merge complete; 35 items removed
INFO  [VMC, PPR-299]: meshroute: routing xpr_mesh
INFO  [VMC, PPR-298]: meshroute: completed xpr_mesh
INFO  [VMC, PPR-203]: meshroute: message turned off as message limit reached (mesh_msg_limit)
INFO  [VMC, VMC-131]: Power ring generation took 2.79 secs.
INFO  [VMC, VMC-254]: Marking used GDS cells ...
INFO  [VMC, VMC-131]: Marking used GDS cells took 0.03 secs.
INFO  [VMC, VMC-255]: Raising obstructions ...
INFO  [VMC, VMC-131]: Raising obstructions took 0.00 secs.
INFO  [VMC, VMC-128]: Writing GDSII file ...
INFO  [VMC, VMC-131]: Writing GDSII file took 0.02 secs.
INFO  [VMC, VMC-131]: Complete GDSII generation took 4.03 secs.
INFO  [VMC, VMC-026]: LEF file generation ...
INFO  [VMC, LFG-031]: Top Metal Index calculated from GDS is 4
INFO  [VMC, VMC-131]: LEF file generation took 0.02 secs.
INFO  [VMC, VMC-033]: Verilog file generation ...
INFO  [VMC, VMC-131]: Verilog file generation took 0.00 secs.
INFO  [VMC, VMC-035]: SPICE file generation ...
INFO  [VMC, VMC-131]: SPICE file generation took 0.18 secs.
INFO  [VMC, VMC-245]: Layer translation ...
INFO  [VMC, G2G-014]: Converting layers using layers mapping file '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/design2huali.ltt'
INFO  [VMC, VMC-131]: Layer translation took 0.28 secs.
INFO  [VMC, VMC-045]: Expanding templates ...
INFO  [VMC, EXP-001]: Expanding 'Combined Datasheet for all PVT corners' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_allpvt.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_allpvt.ds'
INFO  [VMC, EXP-001]: Expanding 'Datasheet for HTML' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_allpvthtml.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_allpvt.html'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_dssum.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_dssum.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_dssum.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_dssum.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0.summ'
INFO  [VMC, EXP-001]: Expanding 'Summary' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_dssum.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0.summ'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural/RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural/RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural/RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural/RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural/RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0.v'
INFO  [VMC, EXP-001]: Expanding 'Synopsys Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_syn.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0.lib'
INFO  [VMC, EXP-001]: Expanding 'Synopsys Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_syn.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0.lib'
INFO  [VMC, EXP-001]: Expanding 'Synopsys Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_syn.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0.lib'
INFO  [VMC, EXP-001]: Expanding 'Synopsys Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_syn.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0.lib'
INFO  [VMC, EXP-001]: Expanding 'Synopsys Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_syn.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0.lib'
INFO  [VMC, EXP-001]: Expanding 'ALF Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_alf.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0.alf'
INFO  [VMC, EXP-001]: Expanding 'ALF Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_alf.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0.alf'
INFO  [VMC, EXP-001]: Expanding 'ALF Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_alf.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0.alf'
INFO  [VMC, EXP-001]: Expanding 'ALF Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_alf.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0.alf'
INFO  [VMC, EXP-001]: Expanding 'ALF Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_alf.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0.alf'
INFO  [VMC, EXP-001]: Expanding 'Fastscan Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_fastscan.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0.fs_lib'
INFO  [VMC, EXP-001]: Expanding 'Fastscan Initialization File' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_tpf.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0.tpf'
INFO  [VMC, EXP-001]: Expanding 'Tetramax  Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_tetramax.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0.max'
INFO  [VMC, EXP-001]: Expanding 'Tetramax Initialization File' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_spf.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0.spf'
INFO  [VMC, EXP-001]: Expanding 'memBIST Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_lvlib.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0.lvlib'
INFO  [VMC, EXP-001]: Expanding 'memBIST Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_lvlib.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0.lvlib'
INFO  [VMC, EXP-001]: Expanding 'memBIST Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_lvlib.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0.lvlib'
INFO  [VMC, EXP-001]: Expanding 'memBIST Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_lvlib.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0.lvlib'
INFO  [VMC, EXP-001]: Expanding 'memBIST Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_lvlib.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0.lvlib'
INFO  [VMC, EXP-001]: Expanding 'memBIST Config file' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_membist.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0.membist'
INFO  [VMC, EXP-001]: Expanding 'memBIST Config file' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_membist.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0.membist'
INFO  [VMC, EXP-001]: Expanding 'memBIST Config file' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_membist.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0.membist'
INFO  [VMC, EXP-001]: Expanding 'memBIST Config file' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_membist.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0.membist'
INFO  [VMC, EXP-001]: Expanding 'memBIST Config file' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_membist.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0.membist'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_vhd_rtl.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_vhd_rtl.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_vhd_rtl.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_vhd_rtl.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'VHDL RTL Model' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_vhd_rtl.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0_rtl.vhd'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Verilog Netlist Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Verilog Netlist Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Verilog Netlist Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Verilog Netlist Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Verilog Netlist Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Vital Behavioral Model Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog_vhd_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/tt1p2v25c/asdrlspkb1p64x16cm2sw0_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Vital Behavioral Model Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog_vhd_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32vn40c/asdrlspkb1p64x16cm2sw0_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Vital Behavioral Model Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog_vhd_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08v125c/asdrlspkb1p64x16cm2sw0_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Vital Behavioral Model Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog_vhd_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ss1p08vn40c/asdrlspkb1p64x16cm2sw0_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Verilog Behavioural Model and Vital Behavioral Model Testbench' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog_vhd_stim.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/ff1p32v125c/asdrlspkb1p64x16cm2sw0_verilog_vhd_stim.v'
INFO  [VMC, EXP-001]: Expanding 'Coordinates' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_coord.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_coord.txt'
INFO  [VMC, EXP-001]: Expanding 'Template mask numbers' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_mask.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_mask.txt'
INFO  [VMC, EXP-001]: Expanding 'Parameters value list for SMS' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_params.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_params.tcl'
INFO  [VMC, EXP-001]: Expanding 'Verilog Netlist for ATPG' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_atpg_netlist.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_atpg_netlist.v'
INFO  [VMC, EXP-001]: Expanding 'BITMAP file ' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_bitmap.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0.bitmap'
INFO  [VMC, EXP-001]: Expanding 'Verilog Wrapper that ties off test pins' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_verilog_bus_wrapper.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_bus_wrapper.v'
INFO  [VMC, EXP-001]: Expanding 'Fast functional Verilog model ' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_fast_func_verilog.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0_fast_func.v'
INFO  [VMC, EXP-001]: Expanding 'Memory and SMS Information Standard' template '/home/synopsystools/Downloads/Huali_sram/hu55npkb1p11asdrl32ksa03p1/mc_masis.tpl' to '/home/synopsystools/Embedit_Projects/test_lin/compout/views/asdrlspkb1p64x16cm2sw0/asdrlspkb1p64x16cm2sw0.masis'
INFO  [VMC, VMC-131]: Expanding templates took 10.35 secs.
INFO  [VMC, VMC-258]: Adding VSIA tag ...
INFO  [VMC, VMC-101]: VSIA tag data written to cell asdrlspkb1p64x16cm2sw0
        Vendor:  'Synopsys, Inc.'
        Product: 'hu55npkb1p11asdrl32ks'
        Version: 'hw:a03p1; sw:S-2021.12'
        Metric:  '3135.9835000000003'
        _Instance_tag: 'asdrlspkb1p64x16cm2sw0'
        _Synopsys, Inc. Confidential
INFO  [VMC, VMC-131]: Adding VSIA tag took 0.40 secs.
INFO  [VMC, VMC-131]: Complete component generation took 191.28 secs.
INFO  [VMC, VMC-093]: Peak memory used: 3159.96 M
INFO  [VMC, VMC-046]: Errors: 0, Warnings: 0
