INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lorenzo/Desktop/progetto reti logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module shift_reg_sp16_reverse
INFO: [VRFC 10-311] analyzing module shift_reg_sp2
INFO: [VRFC 10-311] analyzing module sorter
INFO: [VRFC 10-311] analyzing module glbl
