$date
	Sun Oct 23 02:03:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#430064
b10110 !
1"
#430066
b10110 &
b10110 %
1$
#430067
0"
#430070
b1011 &
b1011 %
#430074
b100010 &
b100010 %
#430078
b10001 &
b10001 %
#430082
b110100 &
b110100 %
#430086
b11010 &
b11010 %
#430090
b1101 &
b1101 %
#430094
b101000 &
b101000 %
#430098
b10100 &
b10100 %
#430102
b1010 &
b1010 %
#430106
b101 &
b101 %
#430110
b10000 &
b10000 %
#430114
b1000 &
b1000 %
#430118
b100 &
b100 %
#430122
b10 &
b10 %
#430126
b1 &
1#
b1 %
#430130
b0 &
b0 %
0#
0$
#1463411
b10111 !
1"
#1463414
b10111 &
b10111 %
1$
#1463415
0"
#1463418
b1000110 &
b1000110 %
#1463422
b100011 &
b100011 %
#1463426
b1101010 &
b1101010 %
#1463430
b110101 &
b110101 %
#1463434
b10100000 &
b10100000 %
#1463438
b1010000 &
b1010000 %
#1463442
b101000 &
b101000 %
#1463446
b10100 &
b10100 %
#1463450
b1010 &
b1010 %
#1463454
b101 &
b101 %
#1463458
b10000 &
b10000 %
#1463462
b1000 &
b1000 %
#1463466
b100 &
b100 %
#1463470
b10 &
b10 %
#1463474
b1 &
b1 %
1#
#1463478
b0 &
0#
b0 %
0$
#2403666
b1000 &
b1000 %
1$
b1000 !
1"
#2403667
0"
#2403670
b100 &
b100 %
#2403674
b10 &
b10 %
#2403678
b1 &
1#
b1 %
#2403682
b0 &
b0 %
0#
0$
#4500012
