<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'matvec_Pipeline_VITIS_LOOP_7_1' (loop 'VITIS_LOOP_7_1'): Unable to schedule 'load' operation ('M_load_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array 'M'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="matvec" solutionName="solution1" date="2023-04-27T11:04:26.403+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'matvec_Pipeline_VITIS_LOOP_7_1' (loop 'VITIS_LOOP_7_1'): Unable to schedule 'load' operation ('M_load_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'M'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="matvec" solutionName="solution1" date="2023-04-27T11:04:26.372+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'matvec_Pipeline_VITIS_LOOP_7_1' (loop 'VITIS_LOOP_7_1'): Unable to schedule 'load' operation ('M_load_16', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'M'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="matvec" solutionName="solution1" date="2023-04-27T11:04:26.332+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'matvec_Pipeline_VITIS_LOOP_7_1' (loop 'VITIS_LOOP_7_1'): Unable to schedule 'load' operation ('M_load_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'M'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="matvec" solutionName="solution1" date="2023-04-27T11:04:26.287+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'matvec_Pipeline_VITIS_LOOP_7_1' (loop 'VITIS_LOOP_7_1'): Unable to schedule 'load' operation ('M_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'M'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="matvec" solutionName="solution1" date="2023-04-27T11:04:26.228+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'matvec_Pipeline_VITIS_LOOP_7_1' (loop 'VITIS_LOOP_7_1'): Unable to schedule 'load' operation ('M_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="matvec" solutionName="solution1" date="2023-04-27T11:04:26.211+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'matvec_Pipeline_VITIS_LOOP_7_1' (loop 'VITIS_LOOP_7_1'): Unable to schedule 'load' operation ('M_load_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="matvec" solutionName="solution1" date="2023-04-27T11:04:26.194+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
