@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv":70:1:70:6|Found inferred clock PWMPeripheral|select which controls 16 sequential elements including register_1_[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv":15:1:15:6|Found inferred clock ClockDivider|clk_o_inferred_clock which controls 28 sequential elements including left.pwm. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
