 
****************************************
Report : qor
Design : FloatingMultiplier_Integration
Version: G-2012.06-SP2
Date   : Fri Mar 10 01:08:39 2017
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              92.00
  Critical Path Length:          6.10
  Critical Path Slack:           0.00
  Critical Path Clk Period:      7.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          7
  Hierarchical Port Count:        766
  Leaf Cell Count:               3250
  Buf/Inv Cell Count:             533
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3154
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6060.544010
  Noncombinational Area:   434.111984
  Buf/Inv Area:            362.291997
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6494.655995
  Design Area:            6494.655995


  Design Rules
  -----------------------------------
  Total Number of Nets:          4299
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    3.68
  Logic Optimization:                  6.32
  Mapping Optimization:               10.63
  -----------------------------------------
  Overall Compile Time:               21.98
  Overall Compile Wall Clock Time:    22.30

1
