- falta verificar os bites de entrada 
module mux_regData (
    input  wire  [2:0]    selector,     --MenToReg
    input  wire  [31:0]   Data_0,
    input  wire  [31:0]   Data_1,
    input  wire  [31:0]   Data_2,
    input  wire  [31:0]   Data_4,
    input  wire  [31:0]   Data_5,
    input  wire  [31:0]   Data_6,
    output wire  [31:0]   Data_out
);

    wire [31:0] XOX;
    wire [31:0] XIX;
    wire [31:0] OXX;
    wire [31:0] IOX;
    wire [31:0] IXX;

    -- verificar os bits que ser√£o pegos
    assign XOX      = (selector[0]) ? Data_1 : Data_0  
    assign XIX      = (selector[0]) ? 32'b00000000000000000000000011100011 : Data_2;   --  227
    assign OXX      = (selector[1]) ? XIX    : XOX
    assign IOX      = (selector[0]) ? Data_5 : Data_4;
    assign IXX      = (selector[1]) ? Data_6 : IOX;
    assign Data_out = (selector[2]) ? IXX    : OXX;

endmodule