{
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    "DESIGN_NAME": "adc_top",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/adc_row_col_decoder.v",
        "dir::../../verilog/rtl/adc_control_nonbinary.v",
        "dir::../../verilog/rtl/adc_osr.v",
        "dir::../../verilog/rtl/adc_core_digital.v",
        "dir::../../verilog/gl/adc_top.v"
        ],
    "VERILOG_FILES_BLACKBOX": [
        "dir::macros/blackbox/adc_array_matrix_12bit.v",
        "dir::macros/blackbox/adc_clkgen_with_edgedetect.v",
        "dir::macros/blackbox/adc_comp_latch.v",
        "dir::macros/blackbox/adc_vcm_generator.v"
        ],
    "EXTRA_LEFS": [
        "dir::../../lef/adc_array_matrix_12bit.lef",
        "dir::../../lef/adc_clkgen_with_edgedetect.lef",
        "dir::../../lef/adc_comp_latch.lef",
        "dir::../../lef/adc_vcm_generator.lef"
        ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/adc_array_matrix_12bit.gds",
        "dir::../../gds/adc_clkgen_with_edgedetect.gds",
        "dir::../../gds/adc_comp_latch.gds",
        "dir::../../gds/adc_vcm_generator.gds"
        ],
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "PDN_CFG": "dir::pdn_cfg.tcl",
    "CLOCK_TREE_SYNTH": 1,
    "CLOCK_PORT": "clk_dig_dummy",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "CLOCK_PERIOD": 20,
    "RSZ_DONT_TOUCH_RX": ["analog"],
    "SYNTH_STRATEGY": "DELAY 4",
    "FP_SIZING": "absolute",
    "DIE_AREA": [0, 0, 432, 403],
    "FP_PDN_VOFFSET": 12,
    "FP_PDN_HOFFSET": 24,
    "FP_PDN_VPITCH": 24,
    "FP_PDN_HPITCH": 24,
    "FP_TAP_HORIZONTAL_HALO": 3,
    "FP_TAP_VERTICAL_HALO": 3,
    "FP_PDN_HORIZONTAL_HALO": 3,
    "FP_PDN_VERTICAL_HALO": 3,
    "GRT_ADJUSTMENT": 0.3,
    "GRT_OBS": [
        "met1 302 229 404 391, ",
        "met2 302 229 404 391, ",
        "met3 302 229 404 391, ",
        "met4 302 229 404 391, ",
        "met1 302 9 404 171, ",
        "met2 302 9 404 171, ",
        "met3 302 9 404 171, ",
        "met4 302 9 404 171"
    ],
    "PL_RESIZER_MAX_SLEW_MARGIN": 10,
    "PL_RESIZER_MAX_CAP_MARGIN": 10,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 20,
    "GLB_RESIZER_MAX_CAP_MARGIN": 20,
    "SYNTH_MAX_FANOUT": 8,
    "CLOCK_BUFFER_FANOUT": 16,
    "DPL_CELL_PADDING": 2,
    "DIODE_INSERTION_STRATEGY": 4,
    "DESIGN_IS_CORE": 1,
    "FP_PDN_CORE_RING": 1,
    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["VDD"],
    "GND_NETS": ["VSS"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.46,
    "PL_ROUTABILITY_DRIVEN": 0,
    "PL_TIME_DRIVEN": 1,
    "GRT_ALLOW_CONGESTION": 0,
    "ROUTING_CORES": 12,
    "MAGIC_EXT_USE_GDS": 1,
    "FP_PDN_MACRO_HOOKS": [
        "vcm  VDD VSS VDD VSS, ",
        "pmat VDD VSS VDD VSS, ",
        "nmat VDD VSS VDD VSS, ",
        "comp VDD VSS VDD VSS, ",
        "cgen VDD VSS VDD VSS "
    ]
}
