$date
	Sat Oct 18 17:45:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module inst $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#5
1!
1"
1#
#10
0"
0#
#15
1"
1#
#20
0#
