// This is a complex code snippet in VERILOG
// It implements a 4-to-1 Multiplexer using a case statement

module multiplexer4to1(input [3:0] data, input [1:0] selector, output reg out);

always @ (data, selector) begin
    case (selector)
        2'b00: out = data[0];
        2'b01: out = data[1];
        2'b10: out = data[2];
        2'b11: out = data[3];
        default: out = 0;
    endcase
end

endmodule