-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hlsStrm2xfMat is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    srcStrm_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    srcStrm_V_V_empty_n : IN STD_LOGIC;
    srcStrm_V_V_read : OUT STD_LOGIC;
    dstMat_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    dstMat_rows_empty_n : IN STD_LOGIC;
    dstMat_rows_read : OUT STD_LOGIC;
    dstMat_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    dstMat_cols_empty_n : IN STD_LOGIC;
    dstMat_cols_read : OUT STD_LOGIC;
    dstMat_data_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    dstMat_data_V_ce0 : OUT STD_LOGIC;
    dstMat_data_V_we0 : OUT STD_LOGIC;
    dstMat_data_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of hlsStrm2xfMat is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv29_1 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal srcStrm_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_5_i_reg_215 : STD_LOGIC_VECTOR (0 downto 0);
    signal dstMat_rows_blk_n : STD_LOGIC;
    signal dstMat_cols_blk_n : STD_LOGIC;
    signal i_i_reg_96 : STD_LOGIC_VECTOR (28 downto 0);
    signal rows_reg_185 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_reg_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_fu_108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_reg_195 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_112_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_reg_200 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_4_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal loop_count_fu_158_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal loop_count_reg_210 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_5_i_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_174_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal i_reg_219 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_phi_mux_i_i_phi_fu_100_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_10_i_fu_180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_127_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg_i_fu_132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_138_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_lshr_cast_i_fu_148_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_neg_t_i_fu_152_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_7_cast_i_fu_124_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal i_cast_i_fu_165_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_i_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_5_i_reg_215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_i_reg_96 <= i_reg_219;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_i_reg_96 <= ap_const_lv29_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((dstMat_cols_empty_n = ap_const_logic_0) or (dstMat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_reg_190 <= dstMat_cols_dout;
                rows_reg_185 <= dstMat_rows_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                i_reg_219 <= i_fu_174_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                loop_count_reg_210 <= loop_count_fu_158_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_1_i_reg_195 <= tmp_1_i_fu_108_p2;
                tmp_4_reg_205 <= tmp_1_i_fu_108_p2(28 downto 28);
                tmp_reg_200 <= tmp_fu_112_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_5_i_reg_215 <= tmp_5_i_fu_169_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, dstMat_rows_empty_n, dstMat_cols_empty_n, tmp_5_i_fu_169_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((dstMat_cols_empty_n = ap_const_logic_0) or (dstMat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_5_i_fu_169_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (tmp_5_i_fu_169_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(srcStrm_V_V_empty_n, ap_enable_reg_pp0_iter1, tmp_5_i_reg_215)
    begin
                ap_block_pp0_stage0_11001 <= ((tmp_5_i_reg_215 = ap_const_lv1_1) and (srcStrm_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(srcStrm_V_V_empty_n, ap_enable_reg_pp0_iter1, tmp_5_i_reg_215)
    begin
                ap_block_pp0_stage0_subdone <= ((tmp_5_i_reg_215 = ap_const_lv1_1) and (srcStrm_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, dstMat_rows_empty_n, dstMat_cols_empty_n)
    begin
                ap_block_state1 <= ((dstMat_cols_empty_n = ap_const_logic_0) or (dstMat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(srcStrm_V_V_empty_n, tmp_5_i_reg_215)
    begin
                ap_block_state5_pp0_stage0_iter1 <= ((tmp_5_i_reg_215 = ap_const_lv1_1) and (srcStrm_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(tmp_5_i_fu_169_p2)
    begin
        if ((tmp_5_i_fu_169_p2 = ap_const_lv1_0)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_i_phi_fu_100_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_5_i_reg_215, i_i_reg_96, i_reg_219)
    begin
        if (((tmp_5_i_reg_215 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_i_phi_fu_100_p4 <= i_reg_219;
        else 
            ap_phi_mux_i_i_phi_fu_100_p4 <= i_i_reg_96;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dstMat_cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dstMat_cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dstMat_cols_blk_n <= dstMat_cols_empty_n;
        else 
            dstMat_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dstMat_cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dstMat_rows_empty_n, dstMat_cols_empty_n)
    begin
        if ((not(((dstMat_cols_empty_n = ap_const_logic_0) or (dstMat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dstMat_cols_read <= ap_const_logic_1;
        else 
            dstMat_cols_read <= ap_const_logic_0;
        end if; 
    end process;

    dstMat_data_V_address0 <= tmp_10_i_fu_180_p1(20 - 1 downto 0);

    dstMat_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dstMat_data_V_ce0 <= ap_const_logic_1;
        else 
            dstMat_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dstMat_data_V_d0 <= srcStrm_V_V_dout;

    dstMat_data_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_5_i_reg_215, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_5_i_reg_215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            dstMat_data_V_we0 <= ap_const_logic_1;
        else 
            dstMat_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dstMat_rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dstMat_rows_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dstMat_rows_blk_n <= dstMat_rows_empty_n;
        else 
            dstMat_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dstMat_rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, dstMat_rows_empty_n, dstMat_cols_empty_n)
    begin
        if ((not(((dstMat_cols_empty_n = ap_const_logic_0) or (dstMat_rows_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            dstMat_rows_read <= ap_const_logic_1;
        else 
            dstMat_rows_read <= ap_const_logic_0;
        end if; 
    end process;

    i_cast_i_fu_165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_i_phi_fu_100_p4),30));
    i_fu_174_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_i_phi_fu_100_p4) + unsigned(ap_const_lv29_1));
    loop_count_fu_158_p3 <= 
        p_neg_t_i_fu_152_p2 when (tmp_4_reg_205(0) = '1') else 
        tmp_7_cast_i_fu_124_p1;
    p_lshr_cast_i_fu_148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_138_p4),30));
    p_neg_i_fu_132_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_3_fu_127_p2));
    p_neg_t_i_fu_152_p2 <= std_logic_vector(unsigned(ap_const_lv30_0) - unsigned(p_lshr_cast_i_fu_148_p1));

    srcStrm_V_V_blk_n_assign_proc : process(srcStrm_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_5_i_reg_215)
    begin
        if (((tmp_5_i_reg_215 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            srcStrm_V_V_blk_n <= srcStrm_V_V_empty_n;
        else 
            srcStrm_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    srcStrm_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_5_i_reg_215, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_5_i_reg_215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            srcStrm_V_V_read <= ap_const_logic_1;
        else 
            srcStrm_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_i_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_i_reg_96),64));
    tmp_1_i_fu_108_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(rows_reg_185) * signed(cols_reg_190))), 32));
    tmp_2_fu_138_p4 <= p_neg_i_fu_132_p2(31 downto 3);
    tmp_3_fu_127_p2 <= std_logic_vector(shift_left(unsigned(tmp_1_i_reg_195),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    tmp_5_i_fu_169_p2 <= "1" when (signed(i_cast_i_fu_165_p1) < signed(loop_count_reg_210)) else "0";
    tmp_7_cast_i_fu_124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_200),30));
    tmp_fu_112_p1 <= tmp_1_i_fu_108_p2(29 - 1 downto 0);
end behav;
