// Seed: 4272341130
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  wand id_3 = 1;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wire id_2,
    input supply0 id_3,
    output logic id_4
    , id_6
);
  final #1 if (1) id_4 <= 1;
  module_0(
      id_2, id_0
  );
  assign id_4 = 1'd0;
endmodule
module module_2 (
    input supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output logic id_4
);
  always_comb begin
    id_4 <= 1;
  end
  assign id_3 = id_2;
  genvar id_6;
  module_0(
      id_2, id_0
  );
endmodule
