x Wrap SAF/hard adders in single adder
x same for muls
x rework MAC
x pipeline DSPs / workers / worker chain
- test and validate
- 312.5MHz!!!!!!!!!!!!!
  x 300x300_saf
  - 400x400_saf
x SAF pipelining????????????
- why no XDMA dcp in TCL script??
- Better BRAM mapping (output pipelining)
  - SV inline blackbox
  - Problem: writes filename at the end of generated SV

- synth / impl all and benchmark again
