Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 28 11:22:49 2023
| Host         : LAPTOP-9TNNK4H7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 49
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 32         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 1          |
| TIMING-18 | Warning          | Missing input or output delay  | 7          |
| TIMING-20 | Warning          | Non-clocked latch              | 8          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin SCANNER/anode_scanner.multiplex_count_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SCANNER/clk_1kHz_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) SCANNER/clk_gen.count_reg[10]/CLR, SCANNER/clk_gen.count_reg[11]/CLR,
SCANNER/clk_gen.count_reg[12]/CLR, SCANNER/clk_gen.count_reg[13]/CLR,
SCANNER/clk_gen.count_reg[14]/CLR, SCANNER/clk_gen.count_reg[15]/CLR,
SCANNER/clk_gen.count_reg[1]/CLR, SCANNER/clk_gen.count_reg[2]/CLR,
SCANNER/clk_gen.count_reg[3]/CLR, SCANNER/clk_gen.count_reg[4]/CLR,
SCANNER/clk_gen.count_reg[5]/CLR, SCANNER/clk_gen.count_reg[6]/CLR,
SCANNER/clk_gen.count_reg[7]/CLR, SCANNER/clk_gen.count_reg[8]/CLR,
SCANNER/clk_gen.count_reg[9]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on temp_preset[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on temp_preset[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on temp_preset[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on temp_preset[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on temp_preset[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on temp_preset[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on heat_on relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch SCANNER/cathode_reg[0] cannot be properly analyzed as its control pin SCANNER/cathode_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch SCANNER/cathode_reg[1] cannot be properly analyzed as its control pin SCANNER/cathode_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch SCANNER/cathode_reg[2] cannot be properly analyzed as its control pin SCANNER/cathode_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch SCANNER/cathode_reg[3] cannot be properly analyzed as its control pin SCANNER/cathode_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch SCANNER/cathode_reg[4] cannot be properly analyzed as its control pin SCANNER/cathode_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch SCANNER/cathode_reg[5] cannot be properly analyzed as its control pin SCANNER/cathode_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch SCANNER/cathode_reg[6] cannot be properly analyzed as its control pin SCANNER/cathode_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch SCANNER/clk_1kHz_reg cannot be properly analyzed as its control pin SCANNER/clk_1kHz_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 8 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


