<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/nort.ARP/Documents/Exp/PTR3S/PTR3Stripole/Xilinx/PTR3_Tripole_CMOD/PTR3_Tripole_CMOD.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="03b4c02ba6aa43d284c6bec5bac58cb8"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="digilentinc.com:cmod_a7-35t:part0:1.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/PTR3_Tripole_CMOD.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/PTR3_Tripole_CMOD.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="cmod_a7-35t"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../vhdl/dither_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/dither_wq_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_ph_ctrl_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_per_ctrl_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/syscon_tick_beh.vhdl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_per_stat_beh.vhdl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_hi_ctrl_fsm.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/dither_wrap_struct.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_pulse_struct.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_period_struct.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/subbus_io_beh.vhdl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_addr_beh.vhdl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/syscon_arch.vhdl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_lvl_b_struct.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../vhdl/tri_wrap_beh.vhdl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Tri_block/Tri_block.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="hdl/Tri_block.vhd"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_axi_gpio_0_4/Tri_block_axi_gpio_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_axi_gpio_0_3/Tri_block_axi_gpio_0_3.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_axi_gpio_0_2/Tri_block_axi_gpio_0_2.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_axi_gpio_0_1/Tri_block_axi_gpio_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_axi_gpio_0_0/Tri_block_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_tri_wrap_0_0/Tri_block_tri_wrap_0_0.xci">
          <Proxy FileSetName="Tri_block_tri_wrap_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_xbar_0/Tri_block_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_ilmb_v10_0/Tri_block_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_dlmb_v10_0/Tri_block_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_microblaze_0_0/Tri_block_microblaze_0_0.xci">
          <Proxy FileSetName="Tri_block_microblaze_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_mdm_1_0/Tri_block_mdm_1_0.xci">
          <Proxy FileSetName="Tri_block_mdm_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_microblaze_0_xlconcat_0/Tri_block_microblaze_0_xlconcat_0.xci">
          <Proxy FileSetName="Tri_block_microblaze_0_xlconcat_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_microblaze_0_axi_intc_0/Tri_block_microblaze_0_axi_intc_0.xci">
          <Proxy FileSetName="Tri_block_microblaze_0_axi_intc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_clk_wiz_1_0/Tri_block_clk_wiz_1_0.xci">
          <Proxy FileSetName="Tri_block_clk_wiz_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_microblaze_0_axi_periph_0/Tri_block_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_lmb_bram_0/Tri_block_lmb_bram_0.xci">
          <Proxy FileSetName="Tri_block_lmb_bram_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_ilmb_bram_if_cntlr_0/Tri_block_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_dlmb_bram_if_cntlr_0/Tri_block_dlmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_rst_clk_wiz_1_100M_0/Tri_block_rst_clk_wiz_1_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="ip/Tri_block_axi_uartlite_0_0/Tri_block_axi_uartlite_0_0.xci">
          <Proxy FileSetName="Tri_block_axi_uartlite_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block_tri_wrap_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="synth/Tri_block_tri_wrap_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="sim/Tri_block_tri_wrap_0_0.vhd"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block.bmm"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block_tri_wrap_0_0_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block_tri_wrap_0_0_stub.v"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block_tri_wrap_0_0.dcp"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block_tri_wrap_0_0_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="Tri_block_tri_wrap_0_0_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="hw_handoff/Tri_block.hwh"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="hdl/Tri_block.hwdef"/>
        <CompFileExtendedInfo CompFileName="Tri_block.bd" FileRelPathName="hw_handoff/Tri_block_bd.tcl"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/Tri_block/hdl/Tri_block_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSDKDIR/tripole/Debug/tripole.elf">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ScopedToRef" Val="Tri_block"/>
          <Attr Name="ScopedToCell" Val="microblaze_0"/>
          <Attr Name="IsVisible" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="Tri_block_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../vhdl/tripole_cmod.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="tri_pulse"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopArchitecture" Val="struct"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../vhdl/tri_pulse_struct.vhd"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_microblaze_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_microblaze_0_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_microblaze_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_lmb_bram_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_lmb_bram_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_lmb_bram_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_microblaze_0_xlconcat_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_microblaze_0_xlconcat_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_microblaze_0_xlconcat_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_microblaze_0_axi_intc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_microblaze_0_axi_intc_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_microblaze_0_axi_intc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_mdm_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_mdm_1_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_mdm_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_axi_uartlite_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_axi_uartlite_0_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_axi_uartlite_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_tri_wrap_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_tri_wrap_0_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_tri_wrap_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Tri_block_clk_wiz_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Tri_block_clk_wiz_1_0">
      <Config>
        <Option Name="TopModule" Val="Tri_block_clk_wiz_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_microblaze_0_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_microblaze_0_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_microblaze_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_microblaze_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_lmb_bram_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_lmb_bram_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_lmb_bram_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_lmb_bram_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_microblaze_0_xlconcat_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_microblaze_0_xlconcat_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_microblaze_0_xlconcat_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_microblaze_0_xlconcat_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_microblaze_0_axi_intc_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_microblaze_0_axi_intc_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_microblaze_0_axi_intc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_microblaze_0_axi_intc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_mdm_1_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_mdm_1_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_mdm_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_mdm_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_axi_uartlite_0_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_axi_uartlite_0_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_axi_uartlite_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_axi_uartlite_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_tri_wrap_0_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_tri_wrap_0_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_tri_wrap_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_tri_wrap_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_clk_wiz_1_0_synth_1" Type="Ft3:Synth" SrcSet="Tri_block_clk_wiz_1_0" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_clk_wiz_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Tri_block_clk_wiz_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_microblaze_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_microblaze_0_0" Description="Default settings for Implementation." SynthRun="Tri_block_microblaze_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_lmb_bram_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_lmb_bram_0" Description="Default settings for Implementation." SynthRun="Tri_block_lmb_bram_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_microblaze_0_xlconcat_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_microblaze_0_xlconcat_0" Description="Default settings for Implementation." SynthRun="Tri_block_microblaze_0_xlconcat_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_microblaze_0_axi_intc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_microblaze_0_axi_intc_0" Description="Default settings for Implementation." SynthRun="Tri_block_microblaze_0_axi_intc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_mdm_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_mdm_1_0" Description="Default settings for Implementation." SynthRun="Tri_block_mdm_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_axi_uartlite_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_axi_uartlite_0_0" Description="Default settings for Implementation." SynthRun="Tri_block_axi_uartlite_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_tri_wrap_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_tri_wrap_0_0" Description="Default settings for Implementation." SynthRun="Tri_block_tri_wrap_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="Tri_block_clk_wiz_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="Tri_block_clk_wiz_1_0" Description="Default settings for Implementation." SynthRun="Tri_block_clk_wiz_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
