# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary singlecycle.sv tb_all.sv --exe --build --trace --top-module tb_all --timing -Wno-PINCONNECTEMPTY -Wno-WIDTHEXPAND -Wno-LATCH -Wno-CASEINCOMPLETE -Wno-CASEINCOMPLETE -Wno-UNUSEDSIGNAL -Wno-WIDTHTRUNC -Wno-MULTIDRIVEN"
S  13564448    46602  1728207265   849833365  1728094088           0 "/home/nguyen_tuphuc/VERILATOR/oss-cad-suite/libexec/verilator_bin"
S      5218    46802  1728207271   924451580  1728094088           0 "/home/nguyen_tuphuc/VERILATOR/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2127 562949953768961  1729216633   918682000  1729216633   918682000 "alu.sv"
S       700 562949953768984  1729151018   393661600  1729151018   393661600 "brc.sv"
S      8908 562949953768997  1729680458   128488900  1729680458   128488900 "ctrl_unit.sv"
S      2755 844424930481286  1729860504   717988700  1729860504   717988700 "data_mem.sv"
S      2161 562949953798750  1728750028   961549800  1728750028   961549800 "data_trsf.sv"
S       669 2814749767454773  1729850989   810081900  1729850989   810081900 "demux_sel_mem.sv"
S      1331 562949953769485  1728549894   313124700  1728549894   313124700 "immgen.sv"
S       575 562949953769487  1729917179   648266300  1729917179   648266300 "inst_memory.sv"
S      2544 1688849860613229  1729850991   846250800  1729850991   846250800 "lsu.sv"
S       307 562949953769491  1728549159   374346300  1728549159   374346300 "mux_2_1.sv"
S       411 562949953769492  1728549868   689128300  1728549868   689128300 "mux_3_1.sv"
S       774 562949953769496  1729847162   544091000  1729847162   544091000 "mux_3_1_lsu.sv"
T      5677 844424930481378  1729917182   514932100  1729917182   514932100 "obj_dir/Vtb_all.cpp"
T      3972 844424930481376  1729917182   510269900  1729917182   510269900 "obj_dir/Vtb_all.h"
T      1911 844424930481488  1729917182   543226600  1729917182   543226600 "obj_dir/Vtb_all.mk"
T       376 1970324837325010  1729917182   510269900  1729917182   510269900 "obj_dir/Vtb_all__ConstPool_0.cpp"
T       823 1125899907192016  1729917182   501181100  1729917182   501181100 "obj_dir/Vtb_all__Syms.cpp"
T      1119 844424930481372  1729917182   507763100  1729917182   507763100 "obj_dir/Vtb_all__Syms.h"
T       299 844424930482334  1729917182   537305900  1729917182   537305900 "obj_dir/Vtb_all__TraceDecls__0__Slow.cpp"
T     19833 844424930482335  1729917182   541210000  1729917182   541210000 "obj_dir/Vtb_all__Trace__0.cpp"
T     68082 844424930482332  1729917182   537305900  1729917182   537305900 "obj_dir/Vtb_all__Trace__0__Slow.cpp"
T      6687 844424930481382  1729917182   518319400  1729917182   518319400 "obj_dir/Vtb_all___024root.h"
T      2457 844424930481392  1729917182   527635700  1729917182   527635700 "obj_dir/Vtb_all___024root__DepSet_h23d47391__0.cpp"
T       929 1125899907192247  1729917182   520818900  1729917182   520818900 "obj_dir/Vtb_all___024root__DepSet_h23d47391__0__Slow.cpp"
T    182132 844424930481450  1729917182   529895100  1729917182   529895100 "obj_dir/Vtb_all___024root__DepSet_h2523f0b1__0.cpp"
T     16813 844424930481385  1729917182   520818900  1729917182   520818900 "obj_dir/Vtb_all___024root__DepSet_h2523f0b1__0__Slow.cpp"
T       659 844424930481384  1729917182   520818900  1729917182   520818900 "obj_dir/Vtb_all___024root__Slow.cpp"
T      1071 844424930481482  1729917182   543226600  1729917182   543226600 "obj_dir/Vtb_all__main.cpp"
T       761 844424930481381  1729917182   516654900  1729917182   516654900 "obj_dir/Vtb_all__pch.h"
T      1090 844424930481489  1729917182   543226600  1729917182   543226600 "obj_dir/Vtb_all__ver.d"
T         0        0  1729917182   543226600  1729917182   543226600 "obj_dir/Vtb_all__verFiles.dat"
T      1785 844424930481486  1729917182   543226600  1729917182   543226600 "obj_dir/Vtb_all_classes.mk"
S      2647 562949953769499  1729686292   412626200  1729686292   412626200 "output_buffer.sv"
S       430 562949953769500  1729850995   389947000  1729850995   389947000 "pc.sv"
S       217 562949953769502  1729142834   750257900  1729142834   750257900 "pc_plus4.sv"
S       759 562949953769504  1729679920   441114200  1729679920   441114200 "regfile.sv"
S       261 562949953769515  1728305552    96542800  1728305552    96542800 "shift_l.sv"
S       280 3377699720875063  1728279835   979150300  1728279835   979150300 "shift_r.sv"
S       263 562949953769517  1728305550   611310900  1728305550   611310900 "shift_ra.sv"
S      4911 562949953769505  1729859668   748311100  1729859668   748311100 "singlecycle.sv"
S      1592 1125899907192013  1729865039   474616800  1729865039   474616800 "tb_all.sv"
