<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CANode: StdPeriph_Driver/src/stm32f4xx_pwr.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CANode
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_8c7cb67a05e24714b38d18b8506bc634.html">StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="../../dir_95fdd5dce5b599ceb0ed0dde06a2d1d9.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f4xx_pwr.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file provides firmware functions to manage the following functionalities of the Power Controller (PWR) peripheral:  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../d8/d73/stm32f4xx__pwr_8h_source.html">stm32f4xx_pwr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../da/dc2/stm32f4xx__rcc_8h_source.html">stm32f4xx_rcc.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f4xx_pwr.c:</div>
<div class="dyncontent">
<div class="center"><img src="../../d8/d14/stm32f4xx__pwr_8c__incl.png" border="0" usemap="#StdPeriph__Driver_2src_2stm32f4xx__pwr_8c" alt=""/></div>
<map name="StdPeriph__Driver_2src_2stm32f4xx__pwr_8c" id="StdPeriph__Driver_2src_2stm32f4xx__pwr_8c">
<area shape="rect" id="node2" href="../../d8/d73/stm32f4xx__pwr_8h.html" title="This file contains all the functions prototypes for the PWR firmware library. " alt="" coords="17,95,139,121"/>
<area shape="rect" id="node10" href="../../da/dc2/stm32f4xx__rcc_8h.html" title="This file contains all the functions prototypes for the RCC firmware library. " alt="" coords="164,95,283,121"/>
<area shape="rect" id="node3" href="../../dc/dfd/stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg..." alt="" coords="103,169,197,196"/>
<area shape="rect" id="node4" href="../../d5/d35/core__cm4_8h.html" title="CMSIS Cortex&#45;M4 Core Peripheral Access Layer Header File. " alt="" coords="105,244,195,271"/>
<area shape="rect" id="node9" href="../../d5/df2/system__stm32f4xx_8h.html" title="CMSIS Cortex&#45;M4 Device System Source File for STM32F4xx devices. " alt="" coords="219,244,363,271"/>
<area shape="rect" id="node6" href="../../da/dc3/core__cmInstr_8h.html" title="CMSIS Cortex&#45;M Core Instruction Access Header File. " alt="" coords="95,319,205,345"/>
<area shape="rect" id="node7" href="../../df/d74/core__cmFunc_8h.html" title="CMSIS Cortex&#45;M Core Function Access Header File. " alt="" coords="229,319,341,345"/>
<area shape="rect" id="node8" href="../../df/ddd/core__cmSimd_8h.html" title="CMSIS Cortex&#45;M SIMD Header File. " alt="" coords="365,319,479,345"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7f88bce73931300319824f22578f90de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga7f88bce73931300319824f22578f90de">PWR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a> - <a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga7f88bce73931300319824f22578f90de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="../../d0/dd5/group__PWR.html#ga7f88bce73931300319824f22578f90de">PWR_OFFSET</a> + 0x00)</td></tr>
<tr class="separator:gafa1d3d0ea72132df651c76fc1bdffffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ff45d972bf94f31f172fd53cf44d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga36ff45d972bf94f31f172fd53cf44d23">DBP_BitNumber</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ga36ff45d972bf94f31f172fd53cf44d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799ab60bdbcfc1076cf2d7f206d09b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga36ff45d972bf94f31f172fd53cf44d23">DBP_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga799ab60bdbcfc1076cf2d7f206d09b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d618eb800c401ef9c6789c9374eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga17d618eb800c401ef9c6789c9374eaf8">PVDE_BitNumber</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:ga17d618eb800c401ef9c6789c9374eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f51ef8285a6be76fd204d49a00709c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga17d618eb800c401ef9c6789c9374eaf8">PVDE_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga49f51ef8285a6be76fd204d49a00709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99a3da921e3e64587f6b9505ecba665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gad99a3da921e3e64587f6b9505ecba665">FPDS_BitNumber</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:gad99a3da921e3e64587f6b9505ecba665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d7041b5d1bf0ec94fa18152a7fa208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga57d7041b5d1bf0ec94fa18152a7fa208">CR_FPDS_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#gad99a3da921e3e64587f6b9505ecba665">FPDS_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga57d7041b5d1bf0ec94fa18152a7fa208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fea9df1b0d324394336f70b319b377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga15fea9df1b0d324394336f70b319b377">PMODE_BitNumber</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="separator:ga15fea9df1b0d324394336f70b319b377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7c040f5c63f0fce3e274d9a03f1d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga2e7c040f5c63f0fce3e274d9a03f1d1a">CR_PMODE_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga15fea9df1b0d324394336f70b319b377">PMODE_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga2e7c040f5c63f0fce3e274d9a03f1d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f24ddbcbc5b8d74c0b032cfa53c725a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">ODEN_BitNumber</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga2f24ddbcbc5b8d74c0b032cfa53c725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce2817ed3cc064b3577f90cbb23be35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga1ce2817ed3cc064b3577f90cbb23be35">CR_ODEN_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">ODEN_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga1ce2817ed3cc064b3577f90cbb23be35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e21cacf95f557d2535d623c41577c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gaf2e21cacf95f557d2535d623c41577c2">ODSWEN_BitNumber</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="separator:gaf2e21cacf95f557d2535d623c41577c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4915f7ce72ac67213c7a5b50bce70d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga4915f7ce72ac67213c7a5b50bce70d54">CR_ODSWEN_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#gafa1d3d0ea72132df651c76fc1bdffffc">CR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#gaf2e21cacf95f557d2535d623c41577c2">ODSWEN_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga4915f7ce72ac67213c7a5b50bce70d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0832bfe421cdd6f2640ffb625cc2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga1a0832bfe421cdd6f2640ffb625cc2d8">BRE_BitNumber</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:ga1a0832bfe421cdd6f2640ffb625cc2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1451a5ec810860a7c2e28c23f0c0e928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga1451a5ec810860a7c2e28c23f0c0e928">CSR_BRE_BB</a>&#160;&#160;&#160;(<a class="el" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="../../d6/d1a/group__RCC.html#ga984cbe73312b6d3d355c5053763d499a">CSR_OFFSET</a> * 32) + (<a class="el" href="../../d0/dd5/group__PWR.html#ga1a0832bfe421cdd6f2640ffb625cc2d8">BRE_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga1451a5ec810860a7c2e28c23f0c0e928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee6bf9218f3c476629dd9ee70deef21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga8ee6bf9218f3c476629dd9ee70deef21">CR_DS_MASK</a>&#160;&#160;&#160;((uint32_t)0xFFFFF3FC)</td></tr>
<tr class="separator:ga8ee6bf9218f3c476629dd9ee70deef21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a30eebdd1d292331a578b189962e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#gac4a30eebdd1d292331a578b189962e77">CR_PLS_MASK</a>&#160;&#160;&#160;((uint32_t)0xFFFFFF1F)</td></tr>
<tr class="separator:gac4a30eebdd1d292331a578b189962e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333526e1d0a5fa4877ad982f9830bbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dd5/group__PWR.html#ga333526e1d0a5fa4877ad982f9830bbeb">CR_VOS_MASK</a>&#160;&#160;&#160;((uint32_t)0xFFFF3FFF)</td></tr>
<tr class="separator:ga333526e1d0a5fa4877ad982f9830bbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db1/group__PWR__Group1.html#gad03a0aac7bc3bc3a9fd012f3769a6990">PWR_DeInit</a> (void)</td></tr>
<tr class="memdesc:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the PWR peripheral registers to their default reset values.  <a href="../../dc/db1/group__PWR__Group1.html#gad03a0aac7bc3bc3a9fd012f3769a6990">More...</a><br /></td></tr>
<tr class="separator:gad03a0aac7bc3bc3a9fd012f3769a6990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0741aea35572b1a75f82b74de12df800"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/db1/group__PWR__Group1.html#ga0741aea35572b1a75f82b74de12df800">PWR_BackupAccessCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0741aea35572b1a75f82b74de12df800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables access to the backup domain (RTC registers, RTC backup data registers and backup SRAM).  <a href="../../dc/db1/group__PWR__Group1.html#ga0741aea35572b1a75f82b74de12df800">More...</a><br /></td></tr>
<tr class="separator:ga0741aea35572b1a75f82b74de12df800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d46/group__PWR__Group2.html#ga237c143ef6aa55abb8049fa7bf24ab8f">PWR_PVDLevelConfig</a> (uint32_t PWR_PVDLevel)</td></tr>
<tr class="memdesc:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the voltage threshold detected by the Power Voltage Detector(PVD).  <a href="../../da/d46/group__PWR__Group2.html#ga237c143ef6aa55abb8049fa7bf24ab8f">More...</a><br /></td></tr>
<tr class="separator:ga237c143ef6aa55abb8049fa7bf24ab8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cad476b816e0a33594a933b3ed1acd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../da/d46/group__PWR__Group2.html#ga42cad476b816e0a33594a933b3ed1acd">PWR_PVDCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga42cad476b816e0a33594a933b3ed1acd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Power Voltage Detector(PVD).  <a href="../../da/d46/group__PWR__Group2.html#ga42cad476b816e0a33594a933b3ed1acd">More...</a><br /></td></tr>
<tr class="separator:ga42cad476b816e0a33594a933b3ed1acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d69/group__PWR__Group4.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">PWR_BackupRegulatorCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Backup Regulator.  <a href="../../d7/d69/group__PWR__Group4.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">More...</a><br /></td></tr>
<tr class="separator:ga83a4d6c5b048f2dab18e8fb04f5368d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada193dea79762f379d4e666a98f28d89"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d69/group__PWR__Group4.html#gada193dea79762f379d4e666a98f28d89">PWR_MainRegulatorModeConfig</a> (uint32_t PWR_Regulator_Voltage)</td></tr>
<tr class="memdesc:gada193dea79762f379d4e666a98f28d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the main internal regulator output voltage.  <a href="../../d7/d69/group__PWR__Group4.html#gada193dea79762f379d4e666a98f28d89">More...</a><br /></td></tr>
<tr class="separator:gada193dea79762f379d4e666a98f28d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547343cc21342f0f0c66c51cbbf274e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d69/group__PWR__Group4.html#ga547343cc21342f0f0c66c51cbbf274e9">PWR_OverDriveCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga547343cc21342f0f0c66c51cbbf274e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Over-Drive.  <a href="../../d7/d69/group__PWR__Group4.html#ga547343cc21342f0f0c66c51cbbf274e9">More...</a><br /></td></tr>
<tr class="separator:ga547343cc21342f0f0c66c51cbbf274e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0f38d37bbbe83743da490232c401cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d69/group__PWR__Group4.html#ga9d0f38d37bbbe83743da490232c401cb">PWR_OverDriveSWCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9d0f38d37bbbe83743da490232c401cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Over-Drive switching.  <a href="../../d7/d69/group__PWR__Group4.html#ga9d0f38d37bbbe83743da490232c401cb">More...</a><br /></td></tr>
<tr class="separator:ga9d0f38d37bbbe83743da490232c401cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd92c224ccbd9a94ec457faac2841b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d69/group__PWR__Group4.html#gafbd92c224ccbd9a94ec457faac2841b9">PWR_UnderDriveCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gafbd92c224ccbd9a94ec457faac2841b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Under-Drive mode.  <a href="../../d7/d69/group__PWR__Group4.html#gafbd92c224ccbd9a94ec457faac2841b9">More...</a><br /></td></tr>
<tr class="separator:gafbd92c224ccbd9a94ec457faac2841b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d5/d41/group__PWR__Group5.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">PWR_FlashPowerDownCmd</a> (<a class="el" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Flash Power Down in STOP mode.  <a href="../../d5/d41/group__PWR__Group5.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">More...</a><br /></td></tr>
<tr class="separator:gaf0af19a9fdf0324f2ada60c9bce1aab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694676ac06a9baf50eae45adae0118ab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/df5/group__PWR__Group6.html#ga694676ac06a9baf50eae45adae0118ab">PWR_EnterSTOPMode</a> (uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</td></tr>
<tr class="memdesc:ga694676ac06a9baf50eae45adae0118ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters STOP mode.  <a href="../../d0/df5/group__PWR__Group6.html#ga694676ac06a9baf50eae45adae0118ab">More...</a><br /></td></tr>
<tr class="separator:ga694676ac06a9baf50eae45adae0118ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6b21d0ecbaf60d866927811e90e08c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/df5/group__PWR__Group6.html#gaca6b21d0ecbaf60d866927811e90e08c">PWR_EnterUnderDriveSTOPMode</a> (uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</td></tr>
<tr class="memdesc:gaca6b21d0ecbaf60d866927811e90e08c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters in Under-Drive STOP mode.  <a href="../../d0/df5/group__PWR__Group6.html#gaca6b21d0ecbaf60d866927811e90e08c">More...</a><br /></td></tr>
<tr class="separator:gaca6b21d0ecbaf60d866927811e90e08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ddae00a9c327b81b24d2597b0052f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/df5/group__PWR__Group6.html#ga00ddae00a9c327b81b24d2597b0052f3">PWR_EnterSTANDBYMode</a> (void)</td></tr>
<tr class="memdesc:ga00ddae00a9c327b81b24d2597b0052f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enters STANDBY mode.  <a href="../../d0/df5/group__PWR__Group6.html#ga00ddae00a9c327b81b24d2597b0052f3">More...</a><br /></td></tr>
<tr class="separator:ga00ddae00a9c327b81b24d2597b0052f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980163a4d83304280ee34942464b4ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/da1/group__PWR__Group7.html#gaa980163a4d83304280ee34942464b4ec">PWR_GetFlagStatus</a> (uint32_t PWR_FLAG)</td></tr>
<tr class="memdesc:gaa980163a4d83304280ee34942464b4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified PWR flag is set or not.  <a href="../../df/da1/group__PWR__Group7.html#gaa980163a4d83304280ee34942464b4ec">More...</a><br /></td></tr>
<tr class="separator:gaa980163a4d83304280ee34942464b4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/da1/group__PWR__Group7.html#ga01c4b2fbd16514b993324e101c3ddf7c">PWR_ClearFlag</a> (uint32_t PWR_FLAG)</td></tr>
<tr class="memdesc:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the PWR's pending flags.  <a href="../../df/da1/group__PWR__Group7.html#ga01c4b2fbd16514b993324e101c3ddf7c">More...</a><br /></td></tr>
<tr class="separator:ga01c4b2fbd16514b993324e101c3ddf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file provides firmware functions to manage the following functionalities of the Power Controller (PWR) peripheral: </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.8.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>04-November-2016<ul>
<li>Backup Domain Access</li>
<li>PVD configuration</li>
<li>WakeUp pin configuration</li>
<li>Main and Backup Regulators configuration</li>
<li>FLASH Power Down configuration</li>
<li>Low Power modes configuration</li>
<li>Flags management</li>
</ul>
</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
<p>Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this file except in compliance with the License. You may obtain a copy of the License at: </p><pre class="fragment">   http://www.st.com/software_license_agreement_liberty_v2
</pre><p>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
