Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  6 15:34:57 2020
| Host         : if4111linux-15.luddy.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.7 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file mult_wrapper_timing_summary_routed.rpt -pb mult_wrapper_timing_summary_routed.pb -rpx mult_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mult_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: mult_i/AXI_mult_0/inst/mega_mult0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mult_i/AXI_mult_0/inst/mega_mult0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mult_i/AXI_mult_0/inst/mega_mult0/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.389        0.000                      0                 1499        0.043        0.000                      0                 1499        4.020        0.000                       0                   676  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.389        0.000                      0                 1499        0.043        0.000                      0                 1499        4.020        0.000                       0                   676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 4.557ns (70.908%)  route 1.870ns (29.092%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[20])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[20]
                         net (fo=1, routed)           1.158     9.249    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[20]
    SLICE_X33Y89         LUT5 (Prop_lut5_I0_O)        0.124     9.373 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.373    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[20]
    SLICE_X33Y89         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.477    12.656    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y89         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.031    12.762    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 4.557ns (71.062%)  route 1.856ns (28.938%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[1])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[1]
                         net (fo=1, routed)           1.144     9.235    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[1]
    SLICE_X33Y89         LUT5 (Prop_lut5_I0_O)        0.124     9.359 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     9.359    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[1]
    SLICE_X33Y89         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.477    12.656    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y89         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.029    12.760    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 4.557ns (70.916%)  route 1.869ns (29.084%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[16]
                         net (fo=1, routed)           1.158     9.248    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[16]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.372 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     9.372    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[16]
    SLICE_X36Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.479    12.658    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.077    12.810    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 4.557ns (72.109%)  route 1.763ns (27.891%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[30])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[30]
                         net (fo=1, routed)           1.051     9.142    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[30]
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.266 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.266    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[30]
    SLICE_X37Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.479    12.658    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X37Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.032    12.765    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 4.557ns (72.452%)  route 1.733ns (27.548%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[13]
                         net (fo=1, routed)           1.021     9.112    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[13]
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     9.236    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[13]
    SLICE_X37Y92         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.478    12.657    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X37Y92         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X37Y92         FDRE (Setup_fdre_C_D)        0.029    12.761    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 4.557ns (72.958%)  route 1.689ns (27.042%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[3])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[3]
                         net (fo=1, routed)           0.978     9.068    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[3]
    SLICE_X33Y89         LUT5 (Prop_lut5_I0_O)        0.124     9.192 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     9.192    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[3]
    SLICE_X33Y89         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.477    12.656    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y89         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)        0.031    12.762    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 4.557ns (72.480%)  route 1.730ns (27.520%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[19])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[19]
                         net (fo=1, routed)           1.019     9.109    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[19]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.233 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     9.233    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[19]
    SLICE_X36Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.479    12.658    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.079    12.812    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 4.557ns (72.487%)  route 1.730ns (27.513%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[17]
                         net (fo=1, routed)           1.018     9.109    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[17]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.233 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     9.233    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[17]
    SLICE_X36Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.479    12.658    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X36Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.081    12.814    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 4.557ns (72.765%)  route 1.706ns (27.235%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[22])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[22]
                         net (fo=1, routed)           0.994     9.085    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[22]
    SLICE_X35Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.209 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     9.209    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[22]
    SLICE_X35Y90         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.478    12.657    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X35Y90         FDRE (Setup_fdre_C_D)        0.031    12.796    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 4.557ns (72.905%)  route 1.694ns (27.095%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.652     2.946    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y93         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/WRITE_MEM_reg[0][30]/Q
                         net (fo=1, routed)           0.711     4.076    mult_i/AXI_mult_0/inst/minimult0/Q[30]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[14]_P[26])
                                                      4.014     8.090 r  mult_i/AXI_mult_0/inst/minimult0/C/P[26]
                         net (fo=1, routed)           0.982     9.073    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/READ_MEM_FLAT[26]
    SLICE_X35Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.197 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     9.197    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/p_0_in[26]
    SLICE_X35Y91         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         1.479    12.658    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y91         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X35Y91         FDRE (Setup_fdre_C_D)        0.031    12.797    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  3.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.574     0.910    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.118     1.168    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y88         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.841     1.207    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.557     0.893    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y91         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.112     1.146    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.824     1.190    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.557     0.893    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X35Y90         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.113     1.147    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y89         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.823     1.189    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.254ns (47.144%)  route 0.285ns (52.856%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.559     0.895    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 f  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/Q
                         net (fo=1, routed)           0.112     1.171    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq0
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.216 f  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.172     1.388    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.433 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.433    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[0]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.912     1.278    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     1.364    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.254ns (47.144%)  route 0.285ns (52.856%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.559     0.895    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X32Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq0_reg/Q
                         net (fo=1, routed)           0.112     1.171    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq0
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.216 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=5, routed)           0.172     1.388    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.433 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.433    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state[1]_i_1_n_0
    SLICE_X32Y100        FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.912     1.278    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X32Y100        FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     1.364    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.064%)  route 0.194ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.656     0.992    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.194     1.327    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[26]
    SLICE_X27Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.844     1.210    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.075     1.250    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.574     0.910    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.114     1.151    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.844     1.210    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.112%)  route 0.163ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.659     0.995    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.163     1.322    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg__0[0]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.367 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.367    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X31Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.845     1.211    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.221%)  route 0.201ns (58.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.556     0.892    mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X33Y89         FDRE                                         r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  mult_i/AXI_mult_0/inst/mult_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.201     1.234    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y89         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.842     1.208    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.330%)  route 0.182ns (58.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.656     0.992    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.182     1.302    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X27Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mult_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=680, routed)         0.844     1.210    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.018     1.193    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mult_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mult_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y88    mult_i/AXI_mult_0/inst/mega_mult0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y88    mult_i/AXI_mult_0/inst/mega_mult0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y88    mult_i/AXI_mult_0/inst/mega_mult0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y88    mult_i/AXI_mult_0/inst/mega_mult0/OUTPUT_DATA_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y89    mult_i/AXI_mult_0/inst/mega_mult0/OUTPUT_DATA_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    mult_i/AXI_mult_0/inst/mega_mult0/OUTPUT_DATA_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    mult_i/AXI_mult_0/inst/mega_mult0/OUTPUT_DATA_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y92    mult_i/AXI_mult_0/inst/mega_mult0/OUTPUT_DATA_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    mult_i/AXI_mult_0/inst/mega_mult0/OUTPUT_DATA_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   mult_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    mult_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK



