

================================================================
== Vivado HLS Report for 'encode_upzero'
================================================================
* Date:           Sun Nov  5 12:40:16 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        adpcm_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.43|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   42|   18|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2  |   36|   36|         6|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     142|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|       0|       0|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     117|
|Register         |        -|      -|     193|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|     193|     259|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+---+----+
    |          Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------+-------------------------+---------+-------+---+----+
    |encode_mul_32s_32s_64_3_U1  |encode_mul_32s_32s_64_3  |        0|      4|  0|   0|
    +----------------------------+-------------------------+---------+-------+---+----+
    |Total                       |                         |        0|      4|  0|   0|
    +----------------------------+-------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_206_p2            |     +    |      0|  0|   3|           3|           1|
    |i_5_fu_188_p2            |     +    |      0|  0|   3|           3|           1|
    |tmp_48_fu_269_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_42_fu_288_p2         |     -    |      0|  0|  40|          40|          40|
    |tmp_47_fu_253_p2         |     -    |      0|  0|  40|          40|          40|
    |wd2_cast_cast_fu_234_p3  |  Select  |      0|  0|   9|           1|           9|
    |exitcond1_fu_200_p2      |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_182_p2       |   icmp   |      0|  0|   2|           3|           3|
    |tmp_fu_172_p2            |   icmp   |      0|  0|  11|          32|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 142|         157|         130|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   6|         14|    1|         14|
    |bli_address0   |   3|          4|    3|         12|
    |bli_d0         |  32|          3|   32|         96|
    |dlti_address0  |   3|          7|    3|         21|
    |dlti_address1  |   3|          7|    3|         21|
    |dlti_d1        |  32|          5|   32|        160|
    |i_1_reg_143    |   3|          2|    3|          6|
    |i_reg_154      |   3|          2|    3|          6|
    |reg_165        |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 117|         46|  112|        400|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  13|   0|   13|          0|
    |bli_addr_1_reg_338   |   3|   0|    3|          0|
    |bli_addr_reg_351     |   3|   0|    3|          0|
    |dlti_addr_1_reg_356  |   0|   0|    3|          3|
    |dlti_addr_3_reg_362  |   0|   0|    3|          3|
    |dlti_addr_4_reg_383  |   0|   0|    3|          3|
    |dlti_addr_5_reg_388  |   0|   0|    3|          3|
    |dlti_addr_reg_310    |   0|   0|    3|          3|
    |dlti_load_2_reg_378  |  32|   0|   32|          0|
    |dlti_load_4_reg_393  |  32|   0|   32|          0|
    |i_1_reg_143          |   3|   0|    3|          0|
    |i_4_reg_346          |   3|   0|    3|          0|
    |i_5_reg_328          |   3|   0|    3|          0|
    |i_reg_154            |   3|   0|    3|          0|
    |reg_165              |  32|   0|   32|          0|
    |tmp_61_reg_373       |   1|   0|    1|          0|
    |tmp_reg_316          |   1|   0|    1|          0|
    |tmp_s_reg_320        |  64|   0|   64|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 193|   0|  208|         15|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | encode_upzero | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | encode_upzero | return value |
|ap_start       |  in |    1| ap_ctrl_hs | encode_upzero | return value |
|ap_done        | out |    1| ap_ctrl_hs | encode_upzero | return value |
|ap_idle        | out |    1| ap_ctrl_hs | encode_upzero | return value |
|ap_ready       | out |    1| ap_ctrl_hs | encode_upzero | return value |
|dlt            |  in |   32|   ap_none  |      dlt      |    scalar    |
|dlti_address0  | out |    3|  ap_memory |      dlti     |     array    |
|dlti_ce0       | out |    1|  ap_memory |      dlti     |     array    |
|dlti_we0       | out |    1|  ap_memory |      dlti     |     array    |
|dlti_d0        | out |   32|  ap_memory |      dlti     |     array    |
|dlti_q0        |  in |   32|  ap_memory |      dlti     |     array    |
|dlti_address1  | out |    3|  ap_memory |      dlti     |     array    |
|dlti_ce1       | out |    1|  ap_memory |      dlti     |     array    |
|dlti_we1       | out |    1|  ap_memory |      dlti     |     array    |
|dlti_d1        | out |   32|  ap_memory |      dlti     |     array    |
|dlti_q1        |  in |   32|  ap_memory |      dlti     |     array    |
|bli_address0   | out |    3|  ap_memory |      bli      |     array    |
|bli_ce0        | out |    1|  ap_memory |      bli      |     array    |
|bli_we0        | out |    1|  ap_memory |      bli      |     array    |
|bli_d0         | out |   32|  ap_memory |      bli      |     array    |
|bli_q0         |  in |   32|  ap_memory |      bli      |     array    |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !exitcond)
	9  / (!tmp & exitcond) | (tmp & exitcond1)
	8  / (tmp & !exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 2.98ns
ST_1: dlt_read [1/1] 0.59ns
:0  %dlt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dlt)

ST_1: dlti_addr [1/1] 0.00ns
:1  %dlti_addr = getelementptr [6 x i32]* %dlti, i64 0, i64 0

ST_1: tmp [1/1] 1.50ns
:2  %tmp = icmp eq i32 %dlt_read, 0

ST_1: stg_17 [1/1] 0.89ns
:3  br i1 %tmp, label %.preheader2, label %.preheader.preheader

ST_1: tmp_s [1/1] 0.00ns
.preheader.preheader:0  %tmp_s = sext i32 %dlt_read to i64

ST_1: stg_19 [1/1] 0.89ns
.preheader.preheader:1  br label %.preheader


 <State 2>: 2.39ns
ST_2: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i3 [ %i_5, %2 ], [ 0, %.preheader.preheader ]

ST_2: exitcond [1/1] 0.94ns
.preheader:1  %exitcond = icmp eq i3 %i_1, -2

ST_2: empty_29 [1/1] 0.00ns
.preheader:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_5 [1/1] 0.43ns
.preheader:3  %i_5 = add i3 %i_1, 1

ST_2: stg_24 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %2

ST_2: tmp_44 [1/1] 0.00ns
:0  %tmp_44 = zext i3 %i_1 to i64

ST_2: dlti_addr_6 [1/1] 0.00ns
:1  %dlti_addr_6 = getelementptr [6 x i32]* %dlti, i64 0, i64 %tmp_44

ST_2: dlti_load [2/2] 2.39ns
:2  %dlti_load = load i32* %dlti_addr_6, align 4

ST_2: bli_addr_1 [1/1] 0.00ns
:7  %bli_addr_1 = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_44

ST_2: i [1/1] 0.00ns
.preheader2:0  %i = phi i3 [ %i_4, %1 ], [ 0, %0 ]

ST_2: exitcond1 [1/1] 0.94ns
.preheader2:1  %exitcond1 = icmp eq i3 %i, -2

ST_2: empty [1/1] 0.00ns
.preheader2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_4 [1/1] 0.43ns
.preheader2:3  %i_4 = add i3 %i, 1

ST_2: stg_33 [1/1] 0.00ns
.preheader2:4  br i1 %exitcond1, label %.loopexit, label %1

ST_2: tmp_41 [1/1] 0.00ns
:0  %tmp_41 = zext i3 %i to i64

ST_2: bli_addr [1/1] 0.00ns
:1  %bli_addr = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_41

ST_2: bli_load [2/2] 2.39ns
:2  %bli_load = load i32* %bli_addr, align 4

ST_2: dlti_addr_1 [1/1] 0.00ns
.loopexit:0  %dlti_addr_1 = getelementptr [6 x i32]* %dlti, i64 0, i64 4

ST_2: dlti_load_1 [2/2] 2.39ns
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

ST_2: dlti_addr_3 [1/1] 0.00ns
.loopexit:4  %dlti_addr_3 = getelementptr [6 x i32]* %dlti, i64 0, i64 3

ST_2: dlti_load_2 [2/2] 2.39ns
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4


 <State 3>: 2.39ns
ST_3: dlti_load [1/2] 2.39ns
:2  %dlti_load = load i32* %dlti_addr_6, align 4


 <State 4>: 8.43ns
ST_4: tmp_45 [1/1] 0.00ns
:3  %tmp_45 = sext i32 %dlti_load to i64

ST_4: tmp_46 [3/3] 8.43ns
:4  %tmp_46 = mul nsw i64 %tmp_s, %tmp_45


 <State 5>: 8.43ns
ST_5: tmp_46 [2/3] 8.43ns
:4  %tmp_46 = mul nsw i64 %tmp_s, %tmp_45


 <State 6>: 8.43ns
ST_6: tmp_46 [1/3] 8.43ns
:4  %tmp_46 = mul nsw i64 %tmp_s, %tmp_45

ST_6: tmp_61 [1/1] 0.00ns
:5  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_46, i32 63)

ST_6: bli_load_1 [2/2] 2.39ns
:8  %bli_load_1 = load i32* %bli_addr_1, align 4


 <State 7>: 8.10ns
ST_7: wd2_cast_cast [1/1] 0.71ns
:6  %wd2_cast_cast = select i1 %tmp_61, i32 -128, i32 128

ST_7: bli_load_1 [1/2] 2.39ns
:8  %bli_load_1 = load i32* %bli_addr_1, align 4

ST_7: tmp_57_cast [1/1] 0.00ns
:9  %tmp_57_cast = sext i32 %bli_load_1 to i40

ST_7: p_shl1 [1/1] 0.00ns
:10  %p_shl1 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load_1, i8 0)

ST_7: tmp_47 [1/1] 1.72ns
:11  %tmp_47 = sub i40 %p_shl1, %tmp_57_cast

ST_7: wd3 [1/1] 0.00ns
:12  %wd3 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_47, i32 8, i32 39)

ST_7: tmp_48 [1/1] 1.60ns
:13  %tmp_48 = add nsw i32 %wd2_cast_cast, %wd3

ST_7: stg_55 [1/1] 2.39ns
:14  store i32 %tmp_48, i32* %bli_addr_1, align 4

ST_7: stg_56 [1/1] 0.00ns
:15  br label %.preheader


 <State 8>: 6.50ns
ST_8: bli_load [1/2] 2.39ns
:2  %bli_load = load i32* %bli_addr, align 4

ST_8: tmp_49_cast [1/1] 0.00ns
:3  %tmp_49_cast = sext i32 %bli_load to i40

ST_8: p_shl [1/1] 0.00ns
:4  %p_shl = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load, i8 0)

ST_8: tmp_42 [1/1] 1.72ns
:5  %tmp_42 = sub i40 %p_shl, %tmp_49_cast

ST_8: tmp_43 [1/1] 0.00ns
:6  %tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_42, i32 8, i32 39)

ST_8: stg_62 [1/1] 2.39ns
:7  store i32 %tmp_43, i32* %bli_addr, align 4

ST_8: stg_63 [1/1] 0.00ns
:8  br label %.preheader2


 <State 9>: 2.39ns
ST_9: dlti_load_1 [1/2] 2.39ns
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

ST_9: dlti_load_2 [1/2] 2.39ns
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4

ST_9: dlti_addr_4 [1/1] 0.00ns
.loopexit:7  %dlti_addr_4 = getelementptr [6 x i32]* %dlti, i64 0, i64 2

ST_9: dlti_load_3 [2/2] 2.39ns
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

ST_9: dlti_addr_5 [1/1] 0.00ns
.loopexit:10  %dlti_addr_5 = getelementptr [6 x i32]* %dlti, i64 0, i64 1

ST_9: dlti_load_4 [2/2] 2.39ns
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4


 <State 10>: 2.39ns
ST_10: dlti_addr_2 [1/1] 0.00ns
.loopexit:2  %dlti_addr_2 = getelementptr [6 x i32]* %dlti, i64 0, i64 5

ST_10: stg_71 [1/1] 2.39ns
.loopexit:3  store i32 %dlti_load_1, i32* %dlti_addr_2, align 4

ST_10: dlti_load_3 [1/2] 2.39ns
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

ST_10: dlti_load_4 [1/2] 2.39ns
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4

ST_10: dlti_load_5 [2/2] 2.39ns
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4


 <State 11>: 2.39ns
ST_11: stg_75 [1/1] 2.39ns
.loopexit:6  store i32 %dlti_load_2, i32* %dlti_addr_1, align 4

ST_11: stg_76 [1/1] 2.39ns
.loopexit:9  store i32 %dlti_load_3, i32* %dlti_addr_3, align 4

ST_11: dlti_load_5 [1/2] 2.39ns
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4


 <State 12>: 2.39ns
ST_12: stg_78 [1/1] 2.39ns
.loopexit:12  store i32 %dlti_load_4, i32* %dlti_addr_4, align 4

ST_12: stg_79 [1/1] 2.39ns
.loopexit:14  store i32 %dlti_load_5, i32* %dlti_addr_5, align 4


 <State 13>: 2.39ns
ST_13: stg_80 [1/1] 2.39ns
.loopexit:15  store i32 %dlt_read, i32* %dlti_addr, align 4

ST_13: stg_81 [1/1] 0.00ns
.loopexit:16  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dlt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f136aa648c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dlti]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x7f136aaab2b0; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ bli]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x7f136aa5ce50; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dlt_read      (read             ) [ 00111111111111]
dlti_addr     (getelementptr    ) [ 00111111111111]
tmp           (icmp             ) [ 01111111100000]
stg_17        (br               ) [ 01111111100000]
tmp_s         (sext             ) [ 00111111100000]
stg_19        (br               ) [ 01111111100000]
i_1           (phi              ) [ 00100000000000]
exitcond      (icmp             ) [ 00111111100000]
empty_29      (speclooptripcount) [ 00000000000000]
i_5           (add              ) [ 01111111100000]
stg_24        (br               ) [ 00000000000000]
tmp_44        (zext             ) [ 00000000000000]
dlti_addr_6   (getelementptr    ) [ 00010000000000]
bli_addr_1    (getelementptr    ) [ 00011111000000]
i             (phi              ) [ 00100000000000]
exitcond1     (icmp             ) [ 00111111100000]
empty         (speclooptripcount) [ 00000000000000]
i_4           (add              ) [ 01111111100000]
stg_33        (br               ) [ 00000000000000]
tmp_41        (zext             ) [ 00000000000000]
bli_addr      (getelementptr    ) [ 00000000100000]
dlti_addr_1   (getelementptr    ) [ 00000000011100]
dlti_addr_3   (getelementptr    ) [ 00000000011100]
dlti_load     (load             ) [ 00001000000000]
tmp_45        (sext             ) [ 00000110000000]
tmp_46        (mul              ) [ 00000000000000]
tmp_61        (bitselect        ) [ 00000001000000]
wd2_cast_cast (select           ) [ 00000000000000]
bli_load_1    (load             ) [ 00000000000000]
tmp_57_cast   (sext             ) [ 00000000000000]
p_shl1        (bitconcatenate   ) [ 00000000000000]
tmp_47        (sub              ) [ 00000000000000]
wd3           (partselect       ) [ 00000000000000]
tmp_48        (add              ) [ 00000000000000]
stg_55        (store            ) [ 00000000000000]
stg_56        (br               ) [ 01111111100000]
bli_load      (load             ) [ 00000000000000]
tmp_49_cast   (sext             ) [ 00000000000000]
p_shl         (bitconcatenate   ) [ 00000000000000]
tmp_42        (sub              ) [ 00000000000000]
tmp_43        (partselect       ) [ 00000000000000]
stg_62        (store            ) [ 00000000000000]
stg_63        (br               ) [ 01111111100000]
dlti_load_1   (load             ) [ 00000000001000]
dlti_load_2   (load             ) [ 00000000001100]
dlti_addr_4   (getelementptr    ) [ 00000000001110]
dlti_addr_5   (getelementptr    ) [ 00000000001110]
dlti_addr_2   (getelementptr    ) [ 00000000000000]
stg_71        (store            ) [ 00000000000000]
dlti_load_3   (load             ) [ 00000000000100]
dlti_load_4   (load             ) [ 00000000000110]
stg_75        (store            ) [ 00000000000000]
stg_76        (store            ) [ 00000000000000]
dlti_load_5   (load             ) [ 00000000000010]
stg_78        (store            ) [ 00000000000000]
stg_79        (store            ) [ 00000000000000]
stg_80        (store            ) [ 00000000000000]
stg_81        (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dlt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dlt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dlti">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dlti"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bli">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bli"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="dlt_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dlt_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="dlti_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dlti_addr_6_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_6/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="3" bw="3" slack="0"/>
<pin id="113" dir="0" index="4" bw="32" slack="1"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dlti_load/2 dlti_load_1/2 dlti_load_2/2 dlti_load_3/9 dlti_load_4/9 stg_71/10 dlti_load_5/10 stg_75/11 stg_76/11 stg_78/12 stg_79/12 stg_80/13 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bli_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bli_addr_1/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="bli_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bli_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bli_load/2 bli_load_1/6 stg_55/7 stg_62/8 "/>
</bind>
</comp>

<comp id="95" class="1004" name="dlti_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="dlti_addr_3_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dlti_addr_4_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_4/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="dlti_addr_5_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_5/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dlti_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_2/10 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_1_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dlti_load dlti_load_1 dlti_load_3 dlti_load_5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_44_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_41_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_45_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="3"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_61_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="wd2_cast_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wd2_cast_cast/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_57_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_57_cast/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_shl1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="40" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_47_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="40" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="259" class="1004" name="wd3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="40" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="0" index="3" bw="7" slack="0"/>
<pin id="264" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_48_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_49_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_49_cast/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="40" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_42_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="40" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_43_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="40" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="0" index="3" bw="7" slack="0"/>
<pin id="299" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="dlt_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="6"/>
<pin id="307" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dlt_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="dlti_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="3"/>
<pin id="312" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="dlti_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_s_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="3"/>
<pin id="322" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_5_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="333" class="1005" name="dlti_addr_6_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_6 "/>
</bind>
</comp>

<comp id="338" class="1005" name="bli_addr_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="4"/>
<pin id="340" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="bli_addr_1 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_4_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="bli_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="1"/>
<pin id="353" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bli_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="dlti_addr_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="1"/>
<pin id="358" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="dlti_addr_3_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_3 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_45_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_61_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="378" class="1005" name="dlti_load_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dlti_load_2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="dlti_addr_4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="1"/>
<pin id="385" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="dlti_addr_5_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="dlti_load_4_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dlti_load_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="71" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="170"><net_src comp="71" pin="5"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="176"><net_src comp="50" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="50" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="147" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="147" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="147" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="204"><net_src comp="158" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="158" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="158" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="220"><net_src comp="165" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="90" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="241" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="273"><net_src comp="234" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="259" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="269" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="279"><net_src comp="90" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="90" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="276" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="304"><net_src comp="294" pin="4"/><net_sink comp="90" pin=1"/></net>

<net id="308"><net_src comp="50" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="313"><net_src comp="56" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="319"><net_src comp="172" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="178" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="331"><net_src comp="188" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="336"><net_src comp="64" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="341"><net_src comp="76" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="349"><net_src comp="206" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="354"><net_src comp="83" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="359"><net_src comp="95" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="365"><net_src comp="104" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="371"><net_src comp="217" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="376"><net_src comp="226" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="381"><net_src comp="71" pin="5"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="386"><net_src comp="116" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="391"><net_src comp="125" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="396"><net_src comp="71" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="71" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dlti | {}
	Port: bli | {}
  - Chain level:
	State 1
		stg_17 : 1
	State 2
		exitcond : 1
		i_5 : 1
		stg_24 : 2
		tmp_44 : 1
		dlti_addr_6 : 2
		dlti_load : 3
		bli_addr_1 : 2
		exitcond1 : 1
		i_4 : 1
		stg_33 : 2
		tmp_41 : 1
		bli_addr : 2
		bli_load : 3
		dlti_load_1 : 1
		dlti_load_2 : 1
	State 3
	State 4
		tmp_46 : 1
	State 5
	State 6
		tmp_61 : 1
	State 7
		tmp_57_cast : 1
		p_shl1 : 1
		tmp_47 : 2
		wd3 : 3
		tmp_48 : 4
		stg_55 : 5
	State 8
		tmp_49_cast : 1
		p_shl : 1
		tmp_42 : 2
		tmp_43 : 3
		stg_62 : 4
	State 9
		dlti_load_3 : 1
		dlti_load_4 : 1
	State 10
		stg_71 : 1
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    sub   |     tmp_47_fu_253    |    0    |    0    |    40   |
|          |     tmp_42_fu_288    |    0    |    0    |    40   |
|----------|----------------------|---------|---------|---------|
|          |      i_5_fu_188      |    0    |    0    |    3    |
|    add   |      i_4_fu_206      |    0    |    0    |    3    |
|          |     tmp_48_fu_269    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|  select  | wd2_cast_cast_fu_234 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_172      |    0    |    0    |    11   |
|   icmp   |    exitcond_fu_182   |    0    |    0    |    2    |
|          |   exitcond1_fu_200   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_221      |    4    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   |  dlt_read_read_fu_50 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_178     |    0    |    0    |    0    |
|   sext   |     tmp_45_fu_217    |    0    |    0    |    0    |
|          |  tmp_57_cast_fu_241  |    0    |    0    |    0    |
|          |  tmp_49_cast_fu_276  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |     tmp_44_fu_194    |    0    |    0    |    0    |
|          |     tmp_41_fu_212    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_61_fu_226    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     p_shl1_fu_245    |    0    |    0    |    0    |
|          |     p_shl_fu_280     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      wd3_fu_259      |    0    |    0    |    0    |
|          |     tmp_43_fu_294    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |   165   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| bli_addr_1_reg_338|    3   |
|  bli_addr_reg_351 |    3   |
|  dlt_read_reg_305 |   32   |
|dlti_addr_1_reg_356|    3   |
|dlti_addr_3_reg_362|    3   |
|dlti_addr_4_reg_383|    3   |
|dlti_addr_5_reg_388|    3   |
|dlti_addr_6_reg_333|    3   |
| dlti_addr_reg_310 |    3   |
|dlti_load_2_reg_378|   32   |
|dlti_load_4_reg_393|   32   |
|    i_1_reg_143    |    3   |
|    i_4_reg_346    |    3   |
|    i_5_reg_328    |    3   |
|     i_reg_154     |    3   |
|      reg_165      |   32   |
|   tmp_45_reg_368  |   64   |
|   tmp_61_reg_373  |    1   |
|    tmp_reg_316    |    1   |
|   tmp_s_reg_320   |   64   |
+-------------------+--------+
|       Total       |   294  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   8  |   3  |   24   ||    6    |
| grp_access_fu_71 |  p3  |   7  |   3  |   21   ||    3    |
| grp_access_fu_71 |  p4  |   4  |  32  |   128  ||    32   |
| grp_access_fu_90 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_90 |  p1  |   2  |  32  |   64   ||    32   |
|      reg_165     |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_221    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   374  ||   6.6   ||   140   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   140  |
|  Register |    -   |    -   |   294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   294  |   305  |
+-----------+--------+--------+--------+--------+
