

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s'
================================================================
* Date:           Wed Mar  6 03:03:11 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.700 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 3 [1/1] (1.21ns)   --->   "%p_read_15 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read_15' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln818_21 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %p_read_15, i32 4, i32 9"   --->   Operation 4 'partselect' 'trunc_ln818_21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_5, void @empty_3, void @empty_3, void @empty_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i10 %p_read_15"   --->   Operation 7 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1273_11 = zext i10 %p_read_15"   --->   Operation 8 'zext' 'zext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %p_read_15, i5 0"   --->   Operation 9 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1273_12 = zext i15 %shl_ln"   --->   Operation 10 'zext' 'zext_ln1273_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.77ns)   --->   "%r_V = sub i16 %zext_ln1273_12, i16 %zext_ln1273"   --->   Operation 11 'sub' 'r_V' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V, i32 5, i32 15"   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i11 %trunc_ln"   --->   Operation 13 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.77ns)   --->   "%r_V_18 = sub i16 0, i16 %zext_ln1273_12"   --->   Operation 14 'sub' 'r_V_18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %r_V_18, i32 5, i32 15"   --->   Operation 15 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i11 %trunc_ln818_s"   --->   Operation 16 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.70ns)   --->   "%r_V_19 = mul i15 %zext_ln1273_11, i15 22"   --->   Operation 17 'mul' 'r_V_19' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln818_22 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_19, i32 5, i32 14"   --->   Operation 18 'partselect' 'trunc_ln818_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.70ns)   --->   "%r_V_20 = mul i15 %zext_ln1273_11, i15 32755"   --->   Operation 19 'mul' 'r_V_20' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln818_23 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %r_V_20, i32 5, i32 14"   --->   Operation 20 'partselect' 'trunc_ln818_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i10 %trunc_ln818_23"   --->   Operation 21 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %sext_ln818" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 22 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %sext_ln818_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 23 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i6 %trunc_ln818_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 24 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i10 %trunc_ln818_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 25 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i64 %mrv_3, i16 %sext_ln818_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 26 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i64 %mrv_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 27 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read operation ('p_read_15', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) on port 'p_read' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70) [4]  (1.22 ns)

 <State 2>: 1.7ns
The critical path consists of the following:
	'mul' operation ('r.V') [16]  (1.7 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
