/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [27:0] celloutsig_0_0z;
  reg [9:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [26:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [29:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [2:0] _00_;
  always_latch
    if (!celloutsig_1_18z) _00_ = 3'h0;
    else if (!clkin_data[0]) _00_ = celloutsig_0_8z;
  assign celloutsig_0_18z[3:1] = _00_;
  assign celloutsig_1_7z = celloutsig_1_4z[14] ? celloutsig_1_3z[7] : celloutsig_1_0z;
  assign celloutsig_1_18z = ~(celloutsig_1_5z[2] & celloutsig_1_15z[0]);
  assign celloutsig_1_0z = ~(in_data[163] & in_data[96]);
  assign celloutsig_1_10z = celloutsig_1_9z[13] | celloutsig_1_8z[1];
  assign celloutsig_0_1z = in_data[73:71] / { 1'h1, celloutsig_0_0z[25:24] };
  assign celloutsig_0_15z = in_data[81:77] / { 1'h1, celloutsig_0_8z, celloutsig_0_5z[1] };
  assign celloutsig_0_3z = celloutsig_0_0z[11:6] && { in_data[51:49], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_0z[13:4], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z[1] } && { in_data[21:4], celloutsig_0_4z };
  assign celloutsig_0_17z = ! { in_data[24:6], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_19z = celloutsig_0_13z & ~(celloutsig_0_17z);
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[18:17] };
  assign celloutsig_1_2z = in_data[139:132] % { 1'h1, celloutsig_1_1z[5:1], celloutsig_1_1z[1], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[6:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_9z = in_data[139] ? { celloutsig_1_2z[7:3], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z } : { in_data[170:150], celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_7z ? celloutsig_1_8z[14:8] : { celloutsig_1_8z[7:3], celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_1_15z = ~ { celloutsig_1_11z[6:5], celloutsig_1_10z };
  assign celloutsig_0_4z = & { celloutsig_0_2z, celloutsig_0_0z[15:13] };
  assign celloutsig_1_3z = { celloutsig_1_1z[1], celloutsig_1_2z } >> in_data[170:162];
  assign celloutsig_1_5z = in_data[137:129] >> celloutsig_1_4z[14:6];
  assign celloutsig_0_14z = celloutsig_0_10z[9:5] >>> { celloutsig_0_10z[4:1], celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[71:44] ~^ in_data[67:40];
  assign celloutsig_1_19z = { celloutsig_1_4z[15:11], celloutsig_1_6z } ~^ celloutsig_1_2z[7:2];
  assign celloutsig_1_8z = { celloutsig_1_4z[15:2], celloutsig_1_7z } ~^ in_data[167:153];
  assign celloutsig_0_20z = ~((celloutsig_0_14z[2] & celloutsig_0_15z[0]) | celloutsig_0_18z[2]);
  assign celloutsig_0_2z = ~((in_data[16] & in_data[57]) | in_data[74]);
  assign celloutsig_1_6z = ~((in_data[131] & celloutsig_1_5z[4]) | celloutsig_1_2z[5]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_10z = 10'h000;
    else if (!clkin_data[32]) celloutsig_0_10z = { in_data[60:54], celloutsig_0_8z };
  assign celloutsig_0_5z[1:0] = celloutsig_0_0z[2:1] ~^ { celloutsig_0_3z, celloutsig_0_3z };
  assign { celloutsig_1_1z[1], celloutsig_1_1z[6:2] } = ~ { celloutsig_1_0z, in_data[113:109] };
  assign celloutsig_0_18z[0] = 1'h0;
  assign celloutsig_0_5z[26:2] = 25'h1ffffff;
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
