{"sha": "ced20a50bc3c34dc36d602f024123433bf009f5d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2VkMjBhNTBiYzNjMzRkYzM2ZDYwMmYwMjQxMjM0MzNiZjAwOWY1ZA==", "commit": {"author": {"name": "Pat Haugen", "email": "pthaugen@us.ibm.com", "date": "2019-02-12T22:03:00Z"}, "committer": {"name": "Pat Haugen", "email": "pthaugen@gcc.gnu.org", "date": "2019-02-12T22:03:00Z"}, "message": "invoke.texi (RS/6000 and PowerPC Options): Remove duplicate -maltivec.\n\n\t* doc/invoke.texi (RS/6000 and PowerPC Options): Remove duplicate\n\t-maltivec. Delete -maltivec=be and -maltivec=le documentation.\n\nFrom-SVN: r268829", "tree": {"sha": "713b6a868366e008d63991943e9e0630483ae42b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/713b6a868366e008d63991943e9e0630483ae42b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ced20a50bc3c34dc36d602f024123433bf009f5d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ced20a50bc3c34dc36d602f024123433bf009f5d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ced20a50bc3c34dc36d602f024123433bf009f5d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ced20a50bc3c34dc36d602f024123433bf009f5d/comments", "author": null, "committer": null, "parents": [{"sha": "2faf2a305d7d95a9ca618ef08c774d57a521e9fa", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2faf2a305d7d95a9ca618ef08c774d57a521e9fa", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2faf2a305d7d95a9ca618ef08c774d57a521e9fa"}], "stats": {"total": 37, "additions": 8, "deletions": 29}, "files": [{"sha": "5225f636cdd9fd19ea8745f0b5b0a3a97f26fc7c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ced20a50bc3c34dc36d602f024123433bf009f5d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ced20a50bc3c34dc36d602f024123433bf009f5d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ced20a50bc3c34dc36d602f024123433bf009f5d", "patch": "@@ -1,3 +1,8 @@\n+2019-02-12  Pat Haugen  <pthaugen@us.ibm.com>\n+\n+\t* doc/invoke.texi (RS/6000 and PowerPC Options): Remove duplicate\n+\t-maltivec. Delete -maltivec=be and -maltivec=le documentation.\n+\n 2019-02-12  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89229"}, {"sha": "ab5cb93085576d77d1286a12afcfbcc760b0f253", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 3, "deletions": 29, "changes": 32, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ced20a50bc3c34dc36d602f024123433bf009f5d/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ced20a50bc3c34dc36d602f024123433bf009f5d/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=ced20a50bc3c34dc36d602f024123433bf009f5d", "patch": "@@ -1085,7 +1085,7 @@ See RS/6000 and PowerPC Options.\n -mstrict-align  -mno-strict-align  -mrelocatable @gol\n -mno-relocatable  -mrelocatable-lib  -mno-relocatable-lib @gol\n -mtoc  -mno-toc  -mlittle  -mlittle-endian  -mbig  -mbig-endian @gol\n--mdynamic-no-pic  -maltivec  -mswdiv  -msingle-pic-base @gol\n+-mdynamic-no-pic  -mswdiv  -msingle-pic-base @gol\n -mprioritize-restricted-insns=@var{priority} @gol\n -msched-costly-dep=@var{dependence_type} @gol\n -minsert-sched-nops=@var{scheme} @gol\n@@ -24088,40 +24088,14 @@ the AltiVec instruction set.  You may also need to set\n @option{-mabi=altivec} to adjust the current ABI with AltiVec ABI\n enhancements.\n \n-When @option{-maltivec} is used, rather than @option{-maltivec=le} or\n-@option{-maltivec=be}, the element order for AltiVec intrinsics such\n-as @code{vec_splat}, @code{vec_extract}, and @code{vec_insert} \n+When @option{-maltivec} is used, the element order for AltiVec intrinsics\n+such as @code{vec_splat}, @code{vec_extract}, and @code{vec_insert} \n match array element order corresponding to the endianness of the\n target.  That is, element zero identifies the leftmost element in a\n vector register when targeting a big-endian platform, and identifies\n the rightmost element in a vector register when targeting a\n little-endian platform.\n \n-@item -maltivec=be\n-@opindex maltivec=be\n-Generate AltiVec instructions using big-endian element order,\n-regardless of whether the target is big- or little-endian.  This is\n-the default when targeting a big-endian platform.  Using this option\n-is currently deprecated.  Support for this feature will be removed in\n-GCC 9.\n-\n-The element order is used to interpret element numbers in AltiVec\n-intrinsics such as @code{vec_splat}, @code{vec_extract}, and\n-@code{vec_insert}.  By default, these match array element order\n-corresponding to the endianness for the target.\n-\n-@item -maltivec=le\n-@opindex maltivec=le\n-Generate AltiVec instructions using little-endian element order,\n-regardless of whether the target is big- or little-endian.  This is\n-the default when targeting a little-endian platform.  This option is\n-currently ignored when targeting a big-endian platform.\n-\n-The element order is used to interpret element numbers in AltiVec\n-intrinsics such as @code{vec_splat}, @code{vec_extract}, and\n-@code{vec_insert}.  By default, these match array element order\n-corresponding to the endianness for the target.\n-\n @item -mvrsave\n @itemx -mno-vrsave\n @opindex mvrsave"}]}