--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top.twr -v 30 -l 30 mojo_top_routed.ncd mojo_top.pcf

Design file:              mojo_top_routed.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------
Slack:                  17.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.313   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (1.684ns logic, 0.612ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Slack:                  17.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.291 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.213   slow_clk_q[24]
                                                       Mcount_slow_clk_q_xor<24>
                                                       slow_clk_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (1.677ns logic, 0.615ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.286ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.303   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (1.674ns logic, 0.612ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.255ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.272   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (1.643ns logic, 0.612ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack:                  17.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.CLK     Tcinck                0.313   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
                                                       slow_clk_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (1.591ns logic, 0.609ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack:                  17.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.313   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (1.591ns logic, 0.609ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack:                  17.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.213   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (1.584ns logic, 0.612ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  17.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.CLK     Tcinck                0.303   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
                                                       slow_clk_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.581ns logic, 0.609ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  17.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.291 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.213   slow_clk_q[24]
                                                       Mcount_slow_clk_q_xor<24>
                                                       slow_clk_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (1.584ns logic, 0.612ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack:                  17.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.303   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.581ns logic, 0.609ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack:                  17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.CLK     Tcinck                0.272   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
                                                       slow_clk_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.550ns logic, 0.609ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack:                  17.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.272   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.550ns logic, 0.609ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack:                  17.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.CLK     Tcinck                0.313   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
                                                       slow_clk_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (1.498ns logic, 0.606ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack:                  17.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.CLK     Tcinck                0.313   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
                                                       slow_clk_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (1.498ns logic, 0.606ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack:                  17.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.286 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.CLK     Tcinck                0.213   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
                                                       slow_clk_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (1.491ns logic, 0.609ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack:                  17.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.CLK     Tcinck                0.303   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
                                                       slow_clk_q_13
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.488ns logic, 0.606ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack:                  17.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_8 (FF)
  Destination:          slow_clk_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_8 to slow_clk_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   slow_clk_q[11]
                                                       slow_clk_q_8
    SLICE_X12Y23.A4      net (fanout=1)        0.518   slow_clk_q[8]
    SLICE_X12Y23.COUT    Topcya                0.474   slow_clk_q[11]
                                                       slow_clk_q[8]_rt
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.313   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (1.498ns logic, 0.606ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack:                  17.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.213   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_20
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (1.491ns logic, 0.609ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack:                  17.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.CLK     Tcinck                0.303   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
                                                       slow_clk_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.488ns logic, 0.606ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack:                  17.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_8 (FF)
  Destination:          slow_clk_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.100ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_8 to slow_clk_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   slow_clk_q[11]
                                                       slow_clk_q_8
    SLICE_X12Y23.A4      net (fanout=1)        0.518   slow_clk_q[8]
    SLICE_X12Y23.COUT    Topcya                0.474   slow_clk_q[11]
                                                       slow_clk_q[8]_rt
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.213   slow_clk_q[24]
                                                       Mcount_slow_clk_q_xor<24>
                                                       slow_clk_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.100ns (1.491ns logic, 0.609ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack:                  17.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_8 (FF)
  Destination:          slow_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_8 to slow_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   slow_clk_q[11]
                                                       slow_clk_q_8
    SLICE_X12Y23.A4      net (fanout=1)        0.518   slow_clk_q[8]
    SLICE_X12Y23.COUT    Topcya                0.474   slow_clk_q[11]
                                                       slow_clk_q[8]_rt
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.303   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.488ns logic, 0.606ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------
Slack:                  17.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.CLK     Tcinck                0.272   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
                                                       slow_clk_q_14
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (1.457ns logic, 0.606ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack:                  17.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_3 (FF)
  Destination:          slow_clk_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_3 to slow_clk_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.DQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_3
    SLICE_X12Y21.D5      net (fanout=1)        0.448   slow_clk_q[3]
    SLICE_X12Y21.COUT    Topcyd                0.312   slow_clk_q[3]
                                                       slow_clk_q[3]_rt
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.313   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (1.522ns logic, 0.542ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack:                  17.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.CLK     Tcinck                0.272   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
                                                       slow_clk_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (1.457ns logic, 0.606ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack:                  17.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_8 (FF)
  Destination:          slow_clk_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_8 to slow_clk_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   slow_clk_q[11]
                                                       slow_clk_q_8
    SLICE_X12Y23.A4      net (fanout=1)        0.518   slow_clk_q[8]
    SLICE_X12Y23.COUT    Topcya                0.474   slow_clk_q[11]
                                                       slow_clk_q[8]_rt
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.272   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (1.457ns logic, 0.606ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack:                  17.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_3 (FF)
  Destination:          slow_clk_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.291 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_3 to slow_clk_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.DQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_3
    SLICE_X12Y21.D5      net (fanout=1)        0.448   slow_clk_q[3]
    SLICE_X12Y21.COUT    Topcyd                0.312   slow_clk_q[3]
                                                       slow_clk_q[3]_rt
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.COUT    Tbyp                  0.093   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[23]
    SLICE_X12Y27.CLK     Tcinck                0.213   slow_clk_q[24]
                                                       Mcount_slow_clk_q_xor<24>
                                                       slow_clk_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (1.515ns logic, 0.545ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_3 (FF)
  Destination:          slow_clk_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_3 to slow_clk_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.DQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_3
    SLICE_X12Y21.D5      net (fanout=1)        0.448   slow_clk_q[3]
    SLICE_X12Y21.COUT    Topcyd                0.312   slow_clk_q[3]
                                                       slow_clk_q[3]_rt
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.303   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (1.512ns logic, 0.542ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_3 (FF)
  Destination:          slow_clk_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.023ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_3 to slow_clk_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.DQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_3
    SLICE_X12Y21.D5      net (fanout=1)        0.448   slow_clk_q[3]
    SLICE_X12Y21.COUT    Topcyd                0.312   slow_clk_q[3]
                                                       slow_clk_q[3]_rt
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.COUT    Tbyp                  0.093   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
    SLICE_X12Y25.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[15]
    SLICE_X12Y25.COUT    Tbyp                  0.093   slow_clk_q[19]
                                                       Mcount_slow_clk_q_cy<19>
    SLICE_X12Y26.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[19]
    SLICE_X12Y26.CLK     Tcinck                0.272   slow_clk_q[23]
                                                       Mcount_slow_clk_q_cy<23>
                                                       slow_clk_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (1.481ns logic, 0.542ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_4 (FF)
  Destination:          slow_clk_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.283 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_4 to slow_clk_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.525   slow_clk_q[7]
                                                       slow_clk_q_4
    SLICE_X12Y22.A4      net (fanout=1)        0.518   slow_clk_q[4]
    SLICE_X12Y22.COUT    Topcya                0.474   slow_clk_q[7]
                                                       slow_clk_q[4]_rt
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.CLK     Tcinck                0.313   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
                                                       slow_clk_q_15
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (1.405ns logic, 0.603ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack:                  17.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slow_clk_q_0 (FF)
  Destination:          slow_clk_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: slow_clk_q_0 to slow_clk_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   slow_clk_q[3]
                                                       slow_clk_q_0
    SLICE_X12Y21.A4      net (fanout=1)        0.518   slow_clk_q[0]
    SLICE_X12Y21.COUT    Topcya                0.474   slow_clk_q[3]
                                                       Mcount_slow_clk_q_lut<0>_INV_0
                                                       Mcount_slow_clk_q_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[3]
    SLICE_X12Y22.COUT    Tbyp                  0.093   slow_clk_q[7]
                                                       Mcount_slow_clk_q_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   Mcount_slow_clk_q_cy[7]
    SLICE_X12Y23.COUT    Tbyp                  0.093   slow_clk_q[11]
                                                       Mcount_slow_clk_q_cy<11>
    SLICE_X12Y24.CIN     net (fanout=1)        0.082   Mcount_slow_clk_q_cy[11]
    SLICE_X12Y24.CLK     Tcinck                0.213   slow_clk_q[15]
                                                       Mcount_slow_clk_q_cy<15>
                                                       slow_clk_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.004ns (1.398ns logic, 0.606ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[3]/CLK
  Logical resource: slow_clk_q_0/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[3]/SR
  Logical resource: slow_clk_q_0/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[3]/CLK
  Logical resource: slow_clk_q_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[3]/SR
  Logical resource: slow_clk_q_1/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[3]/CLK
  Logical resource: slow_clk_q_2/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[3]/SR
  Logical resource: slow_clk_q_2/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[3]/CLK
  Logical resource: slow_clk_q_3/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[3]/SR
  Logical resource: slow_clk_q_3/SR
  Location pin: SLICE_X12Y21.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[7]/CLK
  Logical resource: slow_clk_q_4/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[7]/SR
  Logical resource: slow_clk_q_4/SR
  Location pin: SLICE_X12Y22.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[7]/CLK
  Logical resource: slow_clk_q_5/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[7]/SR
  Logical resource: slow_clk_q_5/SR
  Location pin: SLICE_X12Y22.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[7]/CLK
  Logical resource: slow_clk_q_6/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[7]/SR
  Logical resource: slow_clk_q_6/SR
  Location pin: SLICE_X12Y22.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[7]/CLK
  Logical resource: slow_clk_q_7/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[7]/SR
  Logical resource: slow_clk_q_7/SR
  Location pin: SLICE_X12Y22.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[11]/CLK
  Logical resource: slow_clk_q_8/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[11]/SR
  Logical resource: slow_clk_q_8/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[11]/CLK
  Logical resource: slow_clk_q_9/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[11]/SR
  Logical resource: slow_clk_q_9/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[11]/CLK
  Logical resource: slow_clk_q_10/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[11]/SR
  Logical resource: slow_clk_q_10/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[11]/CLK
  Logical resource: slow_clk_q_11/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[11]/SR
  Logical resource: slow_clk_q_11/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[15]/CLK
  Logical resource: slow_clk_q_12/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[15]/SR
  Logical resource: slow_clk_q_12/SR
  Location pin: SLICE_X12Y24.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[15]/CLK
  Logical resource: slow_clk_q_13/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: slow_clk_q[15]/SR
  Logical resource: slow_clk_q_13/SR
  Location pin: SLICE_X12Y24.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: slow_clk_q[15]/CLK
  Logical resource: slow_clk_q_14/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.348|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 14 22:27:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



