<!doctype html>
<html>
<head>
<title>ATTR_96 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_96 (PCIE_ATTRIB) Register</p><h1>ATTR_96 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_96 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_96</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000180</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD480180 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000028</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_96</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_96 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_infer_ei</td><td class="center">10:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Directs the Physical Layer to add the inferred electrical idle behavior to the specified LTSSM state when the respective bit is set to 1b.<br/>Bit 0 for L0, bit 1 for Recovery.RcvrCfg, bit 2 for Recovery.Speed when successful_speed_negotiation = 1b, bit 3 for Recovery.Speed when successful_speed_negotiation = 0b, bit 4 for Loopback.Active (as slave); EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_enter_rvry_ei_l0</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>TRUE is the only allowed setting for this attribute. When set to TRUE the device enters recovery from the L0 state on one of the two conditions, EI inference (if INFER_EI[0] is set to 1b) or analog electrical idle [if INFER_EI[0] is set to 0b) without receiving EIOS.; EP=0x0001; RP=0x0001</td></tr>
<tr valign=top><td>attr_disable_scrambling</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When TRUE turn off scrambling of transmit data; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_pm_aspm_fastexit</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Not currently in use.; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_pm_aspml0s_timeout_func</td><td class="center"> 1:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Defines how PM_ASPML0S_TIMEOUT is to be used, if enabled with PM_ASPML0S_TIMEOUT_EN (otherwise, this is not used).<br/>0 = Absolute Value on PM_ASPML0S_TIMEOUT<br/>1 = Add PM_ASPML0S_TIMEOUT to the built-in table value<br/>2 = Subtract PM_ASPML0S_TIMEOUT from the built-in table value<br/>3 = 7us - PM_ASPML0S_TIMEOUT<br/>It is the user's responsibility to ensure that if "1" is chosen, the timeout value does not overflow the 15-bit field. The core will prevent underflows if option "2" is chosen (final value will be 0 for that case).; EP=0x0000; RP=0x0000</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>