
*** Running vivado
    with args -log ZynqDesign_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ZynqDesign_wrapper.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ZynqDesign_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'ZynqDesign_i/ps7/inst'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'ZynqDesign_i/ps7/inst'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0_board.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0_board.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_0/ZynqDesign_axi_gpio_0_0.xdc] for cell 'ZynqDesign_i/gpio_sws/U0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0_board.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0_board.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_processing_system7_0_100M_0/ZynqDesign_rst_processing_system7_0_100M_0.xdc] for cell 'ZynqDesign_i/rst_ps7_100M'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1_board.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1_board.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_1/ZynqDesign_axi_gpio_0_1.xdc] for cell 'ZynqDesign_i/gpio_leds/U0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2_board.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2_board.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_gpio_0_2/ZynqDesign_axi_gpio_0_2.xdc] for cell 'ZynqDesign_i/gpio_btns/U0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_board.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_board.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_mii_to_rmii_0_0/ZynqDesign_mii_to_rmii_0_0_board.xdc] for cell 'ZynqDesign_i/mii_to_rmii_0/U0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_mii_to_rmii_0_0/ZynqDesign_mii_to_rmii_0_0_board.xdc] for cell 'ZynqDesign_i/mii_to_rmii_0/U0'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0_board.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0_board.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1745.801 ; gain = 451.508 ; free physical = 118 ; free virtual = 4535
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_clk_wiz_0_0/ZynqDesign_clk_wiz_0_0.xdc] for cell 'ZynqDesign_i/clk_wiz_0/inst'
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc]
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/constrs_1/imports/tmp/zedboard_master_XDC_RevD_v1.xdc]
Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_clocks.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
Finished Parsing XDC File [/home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_ethernetlite_0_0/ZynqDesign_axi_ethernetlite_0_0_clocks.xdc] for cell 'ZynqDesign_i/ethernetlite_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1745.801 ; gain = 721.770 ; free physical = 130 ; free virtual = 4534
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1785.820 ; gain = 32.016 ; free physical = 129 ; free virtual = 4534
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 148c086e2

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10028a23a

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1785.820 ; gain = 0.000 ; free physical = 125 ; free virtual = 4532

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 42 load pin(s).
INFO: [Opt 31-10] Eliminated 154 cells.
Phase 2 Constant Propagation | Checksum: 1b4d38ee8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1785.820 ; gain = 0.000 ; free physical = 123 ; free virtual = 4532

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 533 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 302 unconnected cells.
Phase 3 Sweep | Checksum: 1604d4087

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1785.820 ; gain = 0.000 ; free physical = 123 ; free virtual = 4532

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1785.820 ; gain = 0.000 ; free physical = 123 ; free virtual = 4532
Ending Logic Optimization Task | Checksum: 1604d4087

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1785.820 ; gain = 0.000 ; free physical = 123 ; free virtual = 4532

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1604d4087

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 63 ; free virtual = 4452
Ending Power Optimization Task | Checksum: 1604d4087

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1929.984 ; gain = 144.164 ; free physical = 63 ; free virtual = 4452
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.984 ; gain = 184.184 ; free physical = 63 ; free virtual = 4452
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 62 ; free virtual = 4454
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.runs/impl_1/ZynqDesign_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 53 ; free virtual = 4446
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 53 ; free virtual = 4446

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 90d96bf5

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 53 ; free virtual = 4447
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'IOFFS_GEN2.DVD_FF'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'IOFFS_GEN2.RER_FF'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'IOFFS_GEN[0].RX_FF_I'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'IOFFS_GEN[1].RX_FF_I'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'IOFFS_GEN[2].RX_FF_I'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'IOFFS_GEN[3].RX_FF_I'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 90d96bf5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 46 ; free virtual = 4446

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 90d96bf5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 46 ; free virtual = 4446

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 97c1d1d6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 46 ; free virtual = 4446
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1349127aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 46 ; free virtual = 4446

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1a715b4d0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 50 ; free virtual = 4445
Phase 1.2.1 Place Init Design | Checksum: 12145be35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4437
Phase 1.2 Build Placer Netlist Model | Checksum: 12145be35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4437

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 12145be35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4437
Phase 1.3 Constrain Clocks/Macros | Checksum: 12145be35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4437
Phase 1 Placer Initialization | Checksum: 12145be35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4437

Phase 2 Global Placement
SimPL: WL = 481238 (158445, 322793)
SimPL: WL = 478062 (157524, 320538)
SimPL: WL = 476986 (157458, 319528)
SimPL: WL = 477655 (157293, 320362)
SimPL: WL = 477089 (157429, 319660)
Phase 2 Global Placement | Checksum: dae62750

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dae62750

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dcaddaa8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e4f04bef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e4f04bef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b9290f55

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b9290f55

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1f15a51a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1f15a51a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1f15a51a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1f15a51a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433
Phase 3.7 Small Shape Detail Placement | Checksum: 1f15a51a8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4433

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1533bd873

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Phase 3 Detail Placement | Checksum: 1533bd873

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 11985f3ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 11985f3ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 11985f3ff

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 16a97144a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 16a97144a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 16a97144a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.557. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 19db723a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Phase 4.1.3 Post Placement Optimization | Checksum: 19db723a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Phase 4.1 Post Commit Optimization | Checksum: 19db723a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19db723a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19db723a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 19db723a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Phase 4.4 Placer Reporting | Checksum: 19db723a1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18c4e4e1a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c4e4e1a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Ending Placer Task | Checksum: c485c2e3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 49 ; free virtual = 4434
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4430
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4430
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4430
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-6) Placement Constraints Check for IO constraints - Invalid constraint on register ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC 23-20] Rule violation (PLIO-6) Placement Constraints Check for IO constraints - Invalid constraint on register ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC 23-20] Rule violation (PLIO-6) Placement Constraints Check for IO constraints - Invalid constraint on register ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC 23-20] Rule violation (PLIO-6) Placement Constraints Check for IO constraints - Invalid constraint on register ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC 23-20] Rule violation (PLIO-6) Placement Constraints Check for IO constraints - Invalid constraint on register ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC 23-20] Rule violation (PLIO-6) Placement Constraints Check for IO constraints - Invalid constraint on register ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 34f631f4 ConstDB: 0 ShapeSum: 8f8f90ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12a2fca98

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 47 ; free virtual = 4349

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12a2fca98

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 51 ; free virtual = 4348

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12a2fca98

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1929.984 ; gain = 0.000 ; free physical = 48 ; free virtual = 4334
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19715d15e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.564  | TNS=0.000  | WHS=-0.714 | THS=-212.177|

Phase 2 Router Initialization | Checksum: 1f2092953

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1865b1510

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 527
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1b79ac16c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.572  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a0a64a29

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1432a4aab

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.572  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 181bb22c5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
Phase 4 Rip-up And Reroute | Checksum: 181bb22c5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14da3d6b8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.586  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14da3d6b8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14da3d6b8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
Phase 5 Delay and Skew Optimization | Checksum: 14da3d6b8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 163b10147

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.586  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 150e8d974

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.23682 %
  Global Horizontal Routing Utilization  = 1.43433 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b8b19fdd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b8b19fdd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f5344074

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.586  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f5344074

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1949.039 ; gain = 19.055 ; free physical = 48 ; free virtual = 4306

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:41 . Memory (MB): peak = 1959.629 ; gain = 29.645 ; free physical = 48 ; free virtual = 4306
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1975.344 ; gain = 0.000 ; free physical = 47 ; free virtual = 4306
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jara/ownCloud-pluto/elektronika/zed6_eth100_link/zed6_eth100_link.runs/impl_1/ZynqDesign_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ref_clk_i_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are ref_clk_i_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZynqDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2291.496 ; gain = 292.129 ; free physical = 66 ; free virtual = 3971
INFO: [Common 17-206] Exiting Vivado at Fri Dec 25 13:01:40 2015...
