// Seed: 1679407008
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  tri0 id_4 = id_3 == id_2;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1,
    input  wor  id_2,
    output tri  id_3
);
  tri  id_5;
  wire id_6;
  assign id_1 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
  assign modCall_1.id_4 = 0;
  tri0 id_8 = 1'b0 == id_5, id_9;
  tri1 id_10 = 1 != id_9;
endmodule
