{"Source Block": ["zipcpu/rtl/core/memops.v@162:217@HdlStmProcess", "\n\treg\t[3:0]\tr_op;\n\tinitial\to_wb_we   = 1'b0;\n\tinitial\to_wb_data = 0;\n\tinitial\to_wb_sel = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\to_wb_we   <= 0;\n\t\to_wb_data <= 0;\n\t\to_wb_sel  <= 0;\n\tend else if (i_stb)\n\tbegin\n\t\to_wb_we   <= i_op[0];\n\t\tif (OPT_ZERO_ON_IDLE)\n\t\tbegin\n\t\t\tcasez({ i_op[2:1], i_addr[1:0] })\n\t\t\t4'b100?: o_wb_data <= { i_data[15:0], 16'h00 };\n\t\t\t4'b101?: o_wb_data <= { 16'h00, i_data[15:0] };\n\t\t\t4'b1100: o_wb_data <= {         i_data[7:0], 24'h00 };\n\t\t\t4'b1101: o_wb_data <= {  8'h00, i_data[7:0], 16'h00 };\n\t\t\t4'b1110: o_wb_data <= { 16'h00, i_data[7:0],  8'h00 };\n\t\t\t4'b1111: o_wb_data <= { 24'h00, i_data[7:0] };\n\t\t\tdefault: o_wb_data <= i_data;\n\t\t\tendcase\n\t\tend else\n\t\t\tcasez({ i_op[2:1], i_addr[1:0] })\n\t\t\t4'b10??: o_wb_data <= { (2){ i_data[15:0] } };\n\t\t\t4'b11??: o_wb_data <= { (4){ i_data[7:0] } };\n\t\t\tdefault: o_wb_data <= i_data;\n\t\t\tendcase\n\n\t\to_wb_addr <= i_addr[(AW+1):2];\n\t\tcasez({ i_op[2:1], i_addr[1:0] })\n\t\t4'b01??: o_wb_sel <= 4'b1111;\n\t\t4'b100?: o_wb_sel <= 4'b1100;\n\t\t4'b101?: o_wb_sel <= 4'b0011;\n\t\t4'b1100: o_wb_sel <= 4'b1000;\n\t\t4'b1101: o_wb_sel <= 4'b0100;\n\t\t4'b1110: o_wb_sel <= 4'b0010;\n\t\t4'b1111: o_wb_sel <= 4'b0001;\n\t\tdefault: o_wb_sel <= 4'b1111;\n\t\tendcase\n\t\tr_op <= { i_op[2:1] , i_addr[1:0] };\n\tend else if ((OPT_ZERO_ON_IDLE)&&(!o_wb_cyc_gbl)&&(!o_wb_cyc_lcl))\n\tbegin\n\t\to_wb_we   <= 1'b0;\n\t\to_wb_addr <= 0;\n\t\to_wb_data <= 32'h0;\n\t\to_wb_sel  <= 4'h0;\n\tend\n\n\tinitial\to_valid = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\t\to_valid <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[168, "\tif (i_reset)\n"], [169, "\tbegin\n"], [170, "\t\to_wb_we   <= 0;\n"], [171, "\t\to_wb_data <= 0;\n"], [172, "\t\to_wb_sel  <= 0;\n"], [173, "\tend else if (i_stb)\n"]], "Add": [[173, "\tif (i_stb)\n"]]}}