Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 12:33:26 2025
| Host         : Lenovo-T14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chua_uart_rng_timing_summary_routed.rpt -pb chua_uart_rng_timing_summary_routed.pb -rpx chua_uart_rng_timing_summary_routed.rpx -warn_on_violation
| Design       : chua_uart_rng
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.245        0.000                      0                  241        0.131        0.000                      0                  241       41.160        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        35.245        0.000                      0                  241        0.131        0.000                      0                  241       41.160        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       35.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.030ns  (logic 20.874ns (43.460%)  route 27.156ns (56.540%))
  Logic Levels:           55  (CARRY4=33 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.820 r  rng_inst/v1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.820    rng_inst/v1_reg[24]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.143 r  rng_inst/v1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    53.143    rng_inst/v1_reg[28]_i_1_n_6
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[29]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[29]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -53.143    
  -------------------------------------------------------------------
                         slack                                 35.245    

Slack (MET) :             35.253ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.022ns  (logic 20.866ns (43.451%)  route 27.156ns (56.549%))
  Logic Levels:           55  (CARRY4=33 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.820 r  rng_inst/v1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.820    rng_inst/v1_reg[24]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    53.135 r  rng_inst/v1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    53.135    rng_inst/v1_reg[28]_i_1_n_4
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[31]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[31]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -53.135    
  -------------------------------------------------------------------
                         slack                                 35.253    

Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.946ns  (logic 20.790ns (43.361%)  route 27.156ns (56.639%))
  Logic Levels:           55  (CARRY4=33 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.820 r  rng_inst/v1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.820    rng_inst/v1_reg[24]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    53.059 r  rng_inst/v1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    53.059    rng_inst/v1_reg[28]_i_1_n_5
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[30]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[30]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -53.059    
  -------------------------------------------------------------------
                         slack                                 35.329    

Slack (MET) :             35.349ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.926ns  (logic 20.770ns (43.338%)  route 27.156ns (56.662%))
  Logic Levels:           55  (CARRY4=33 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.820 r  rng_inst/v1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.820    rng_inst/v1_reg[24]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    53.039 r  rng_inst/v1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    53.039    rng_inst/v1_reg[28]_i_1_n_7
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[28]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y51          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[28]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -53.039    
  -------------------------------------------------------------------
                         slack                                 35.349    

Slack (MET) :             35.362ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.913ns  (logic 20.757ns (43.322%)  route 27.156ns (56.678%))
  Logic Levels:           54  (CARRY4=32 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    53.026 r  rng_inst/v1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    53.026    rng_inst/v1_reg[24]_i_1_n_6
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[25]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[25]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -53.026    
  -------------------------------------------------------------------
                         slack                                 35.362    

Slack (MET) :             35.370ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.905ns  (logic 20.749ns (43.313%)  route 27.156ns (56.687%))
  Logic Levels:           54  (CARRY4=32 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    53.018 r  rng_inst/v1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    53.018    rng_inst/v1_reg[24]_i_1_n_4
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[27]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[27]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -53.018    
  -------------------------------------------------------------------
                         slack                                 35.370    

Slack (MET) :             35.446ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.829ns  (logic 20.673ns (43.223%)  route 27.156ns (56.777%))
  Logic Levels:           54  (CARRY4=32 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.942 r  rng_inst/v1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    52.942    rng_inst/v1_reg[24]_i_1_n_5
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[26]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[26]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -52.942    
  -------------------------------------------------------------------
                         slack                                 35.446    

Slack (MET) :             35.466ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.809ns  (logic 20.653ns (43.199%)  route 27.156ns (56.801%))
  Logic Levels:           54  (CARRY4=32 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.702 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    52.703    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    52.922 r  rng_inst/v1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    52.922    rng_inst/v1_reg[24]_i_1_n_7
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.441    88.135    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[24]/C
                         clock pessimism              0.179    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y50          FDCE (Setup_fdce_C_D)        0.109    88.388    rng_inst/v1_reg[24]
  -------------------------------------------------------------------
                         required time                         88.388    
                         arrival time                         -52.922    
  -------------------------------------------------------------------
                         slack                                 35.466    

Slack (MET) :             35.570ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.795ns  (logic 20.640ns (43.184%)  route 27.155ns (56.816%))
  Logic Levels:           53  (CARRY4=31 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 88.146 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.908 r  rng_inst/v1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    52.908    rng_inst/v1_reg[20]_i_1_n_6
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.451    88.146    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[21]/C
                         clock pessimism              0.259    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X8Y49          FDCE (Setup_fdce_C_D)        0.109    88.479    rng_inst/v1_reg[21]
  -------------------------------------------------------------------
                         required time                         88.479    
                         arrival time                         -52.908    
  -------------------------------------------------------------------
                         slack                                 35.570    

Slack (MET) :             35.578ns  (required time - arrival time)
  Source:                 rng_inst/v2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.787ns  (logic 20.632ns (43.175%)  route 27.155ns (56.825%))
  Logic Levels:           53  (CARRY4=31 DSP48E1=1 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 88.146 - 83.330 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.569     5.113    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y43         FDCE                                         r  rng_inst/v2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.518     5.631 r  rng_inst/v2_reg[0]/Q
                         net (fo=3, routed)           0.666     6.297    rng_inst/v2_reg[0]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     6.421 r  rng_inst/v12_i_902/O
                         net (fo=1, routed)           0.000     6.421    rng_inst/v12_i_902_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.668 f  rng_inst/v12_i_816/O[0]
                         net (fo=35, routed)          2.557     9.225    rng_inst/v19[0]
    SLICE_X15Y55         LUT1 (Prop_lut1_I0_O)        0.293     9.518 r  rng_inst/v12_i_909/O
                         net (fo=2, routed)           1.043    10.562    rng_inst/v12_i_909_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.344 r  rng_inst/v12_i_834/CO[3]
                         net (fo=1, routed)           0.000    11.344    rng_inst/v12_i_834_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  rng_inst/v12_i_763/CO[3]
                         net (fo=1, routed)           0.000    11.458    rng_inst/v12_i_763_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  rng_inst/v12_i_680/CO[3]
                         net (fo=1, routed)           0.000    11.572    rng_inst/v12_i_680_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.686 r  rng_inst/v12_i_590/CO[3]
                         net (fo=1, routed)           0.000    11.686    rng_inst/v12_i_590_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.800 r  rng_inst/v22_i_316/CO[3]
                         net (fo=1, routed)           0.000    11.800    rng_inst/v22_i_316_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.113 f  rng_inst/v22_i_249/O[3]
                         net (fo=15, routed)          1.150    13.263    rng_inst/v191_in[24]
    SLICE_X7Y64          LUT3 (Prop_lut3_I0_O)        0.306    13.569 f  rng_inst/v12_i_405/O
                         net (fo=14, routed)          1.431    15.000    rng_inst/v12_i_405_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I2_O)        0.124    15.124 r  rng_inst/v12_i_576/O
                         net (fo=2, routed)           0.766    15.890    rng_inst/v12_i_576_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I0_O)        0.124    16.014 r  rng_inst/v12_i_580/O
                         net (fo=1, routed)           0.000    16.014    rng_inst/v12_i_580_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.547 r  rng_inst/v12_i_445/CO[3]
                         net (fo=1, routed)           0.000    16.547    rng_inst/v12_i_445_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.766 r  rng_inst/v12_i_410/O[0]
                         net (fo=3, routed)           0.956    17.722    rng_inst/v12_i_410_n_7
    SLICE_X2Y60          LUT3 (Prop_lut3_I2_O)        0.317    18.039 r  rng_inst/v12_i_421/O
                         net (fo=2, routed)           1.234    19.273    rng_inst/v12_i_421_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.358    19.631 r  rng_inst/v12_i_308/O
                         net (fo=2, routed)           0.443    20.074    rng_inst/v12_i_308_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I0_O)        0.327    20.401 r  rng_inst/v12_i_312/O
                         net (fo=1, routed)           0.000    20.401    rng_inst/v12_i_312_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.951 r  rng_inst/v12_i_177/CO[3]
                         net (fo=1, routed)           0.000    20.951    rng_inst/v12_i_177_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.065 r  rng_inst/v12_i_168/CO[3]
                         net (fo=1, routed)           0.000    21.065    rng_inst/v12_i_168_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.304 r  rng_inst/v12_i_160/O[2]
                         net (fo=16, routed)          1.744    23.048    rng_inst/v12_i_160_n_5
    SLICE_X0Y58          LUT3 (Prop_lut3_I2_O)        0.332    23.380 r  rng_inst/v12_i_883/O
                         net (fo=2, routed)           0.648    24.028    rng_inst/v12_i_883_n_0
    SLICE_X0Y58          LUT4 (Prop_lut4_I3_O)        0.327    24.355 r  rng_inst/v12_i_887/O
                         net (fo=1, routed)           0.000    24.355    rng_inst/v12_i_887_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.756 r  rng_inst/v12_i_798/CO[3]
                         net (fo=1, routed)           0.000    24.756    rng_inst/v12_i_798_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.069 r  rng_inst/v12_i_716/O[3]
                         net (fo=2, routed)           0.861    25.930    rng_inst/v12_i_716_n_4
    SLICE_X1Y59          LUT3 (Prop_lut3_I0_O)        0.336    26.266 r  rng_inst/v12_i_610/O
                         net (fo=2, routed)           0.690    26.956    rng_inst/v12_i_610_n_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I3_O)        0.327    27.283 r  rng_inst/v12_i_614/O
                         net (fo=1, routed)           0.000    27.283    rng_inst/v12_i_614_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.684 r  rng_inst/v12_i_465/CO[3]
                         net (fo=1, routed)           0.000    27.684    rng_inst/v12_i_465_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.798 r  rng_inst/v12_i_355/CO[3]
                         net (fo=1, routed)           0.000    27.798    rng_inst/v12_i_355_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.132 r  rng_inst/v12_i_200/O[1]
                         net (fo=3, routed)           1.120    29.252    rng_inst/v12_i_200_n_6
    SLICE_X4Y65          LUT4 (Prop_lut4_I0_O)        0.303    29.555 r  rng_inst/v12_i_349/O
                         net (fo=1, routed)           0.867    30.422    rng_inst/v12_i_349_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    30.778 r  rng_inst/v12_i_199/CO[2]
                         net (fo=21, routed)          1.786    32.564    rng_inst/v12_i_199_n_1
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.313    32.877 r  rng_inst/v12_i_318/O
                         net (fo=1, routed)           0.401    33.279    rng_inst/v12_i_318_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    33.935 r  rng_inst/v12_i_178/CO[3]
                         net (fo=1, routed)           0.000    33.935    rng_inst/v12_i_178_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.049 r  rng_inst/v12_i_169/CO[3]
                         net (fo=1, routed)           0.000    34.049    rng_inst/v12_i_169_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.288 r  rng_inst/v12_i_161/O[2]
                         net (fo=2, routed)           1.281    35.569    rng_inst/v17[11]
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.302    35.871 r  rng_inst/v12_i_99/O
                         net (fo=1, routed)           0.482    36.352    rng_inst/v16[11]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    36.748 r  rng_inst/v12_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.748    rng_inst/v12_i_43_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.071 r  rng_inst/v12_i_40/O[1]
                         net (fo=12, routed)          0.520    37.591    rng_inst/v15[13]
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.306    37.897 r  rng_inst/v12_i_300/O
                         net (fo=1, routed)           0.000    37.897    rng_inst/v12_i_300_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.447 r  rng_inst/v12_i_174/CO[3]
                         net (fo=1, routed)           0.000    38.447    rng_inst/v12_i_174_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.760 r  rng_inst/v12_i_165/O[3]
                         net (fo=2, routed)           1.197    39.958    rng_inst/v12_i_165_n_4
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.336    40.294 r  rng_inst/v12_i_91/O
                         net (fo=2, routed)           0.690    40.983    rng_inst/v12_i_91_n_0
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.327    41.310 r  rng_inst/v12_i_95/O
                         net (fo=1, routed)           0.000    41.310    rng_inst/v12_i_95_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.711 r  rng_inst/v12_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.711    rng_inst/v12_i_42_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.950 r  rng_inst/v12_i_39/O[2]
                         net (fo=2, routed)           0.600    42.551    rng_inst/v12_i_39_n_5
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.331    42.882 r  rng_inst/v12_i_12/O
                         net (fo=2, routed)           0.822    43.704    rng_inst/v12_i_12_n_0
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.331    44.035 r  rng_inst/v12_i_16/O
                         net (fo=1, routed)           0.000    44.035    rng_inst/v12_i_16_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.411 r  rng_inst/v12_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.411    rng_inst/v12_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.726 r  rng_inst/v12_i_1/O[3]
                         net (fo=15, routed)          1.325    46.051    rng_inst/v130
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_A[23]_P[23])
                                                      4.024    50.075 r  rng_inst/v12/P[23]
                         net (fo=49, routed)          1.873    51.948    rng_inst/v12_n_82
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.124    52.072 r  rng_inst/v1[16]_i_5/O
                         net (fo=1, routed)           0.000    52.072    rng_inst/v1[16]_i_5_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    52.585 r  rng_inst/v1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.585    rng_inst/v1_reg[16]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    52.900 r  rng_inst/v1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    52.900    rng_inst/v1_reg[20]_i_1_n_4
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.451    88.146    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[23]/C
                         clock pessimism              0.259    88.405    
                         clock uncertainty           -0.035    88.370    
    SLICE_X8Y49          FDCE (Setup_fdce_C_D)        0.109    88.479    rng_inst/v1_reg[23]
  -------------------------------------------------------------------
                         required time                         88.479    
                         arrival time                         -52.900    
  -------------------------------------------------------------------
                         slack                                 35.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rng_inst/v2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.597%)  route 0.162ns (30.403%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  rng_inst/v2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v2_reg[27]/Q
                         net (fo=3, routed)           0.161     1.796    rng_inst/v2_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v2[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v2[24]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v2_reg[24]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.004 r  rng_inst/v2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    rng_inst/v2_reg[28]_i_1_n_7
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[28]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rng_inst/v1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v1_reg[23]/Q
                         net (fo=7, routed)           0.161     1.796    rng_inst/v1_reg_n_0_[23]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v1[20]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.004 r  rng_inst/v1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    rng_inst/v1_reg[24]_i_1_n_7
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[24]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rng_inst/rnd_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.592     1.496    rng_inst/sysclk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  rng_inst/rnd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.141     1.637 r  rng_inst/rnd_reg[8]/Q
                         net (fo=1, routed)           0.087     1.724    rng_inst/rnd[8]
    SLICE_X6Y42          LUT3 (Prop_lut3_I2_O)        0.045     1.769 r  rng_inst/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    tx_data0_in[0]
    SLICE_X6Y42          FDCE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.863     2.012    sysclk_IBUF_BUFG
    SLICE_X6Y42          FDCE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.503     1.509    
    SLICE_X6Y42          FDCE (Hold_fdce_C_D)         0.120     1.629    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rng_inst/v2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.321%)  route 0.162ns (29.679%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  rng_inst/v2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v2_reg[27]/Q
                         net (fo=3, routed)           0.161     1.796    rng_inst/v2_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v2[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v2[24]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v2_reg[24]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.017 r  rng_inst/v2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.017    rng_inst/v2_reg[28]_i_1_n_5
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[30]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rng_inst/v1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.313%)  route 0.162ns (29.687%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v1_reg[23]/Q
                         net (fo=7, routed)           0.161     1.796    rng_inst/v1_reg_n_0_[23]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v1[20]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.017 r  rng_inst/v1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.017    rng_inst/v1_reg[24]_i_1_n_5
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[26]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rng_inst/v2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.407ns (71.521%)  route 0.162ns (28.479%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  rng_inst/v2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v2_reg[27]/Q
                         net (fo=3, routed)           0.161     1.796    rng_inst/v2_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v2[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v2[24]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v2_reg[24]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.040 r  rng_inst/v2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.040    rng_inst/v2_reg[28]_i_1_n_6
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[29]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rng_inst/v1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.407ns (71.513%)  route 0.162ns (28.487%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v1_reg[23]/Q
                         net (fo=7, routed)           0.161     1.796    rng_inst/v1_reg_n_0_[23]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v1[20]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.040 r  rng_inst/v1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.040    rng_inst/v1_reg[24]_i_1_n_6
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[25]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rng_inst/v2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.409ns (71.620%)  route 0.162ns (28.380%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y49         FDCE                                         r  rng_inst/v2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v2_reg[27]/Q
                         net (fo=3, routed)           0.161     1.796    rng_inst/v2_reg[27]
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v2[24]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v2[24]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v2_reg[24]_i_1_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.042 r  rng_inst/v2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    rng_inst/v2_reg[28]_i_1_n_4
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  rng_inst/v2_reg[31]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rng_inst/v1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.409ns (71.612%)  route 0.162ns (28.388%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v1_reg[23]/Q
                         net (fo=7, routed)           0.161     1.796    rng_inst/v1_reg_n_0_[23]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v1[20]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.042 r  rng_inst/v1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    rng_inst/v1_reg[24]_i_1_n_4
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  rng_inst/v1_reg[27]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rng_inst/v1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rng_inst/v1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.411ns (71.711%)  route 0.162ns (28.288%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.567     1.471    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y49          FDCE                                         r  rng_inst/v1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  rng_inst/v1_reg[23]/Q
                         net (fo=7, routed)           0.161     1.796    rng_inst/v1_reg_n_0_[23]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045     1.841 r  rng_inst/v1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rng_inst/v1[20]_i_2_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.950 r  rng_inst/v1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    rng_inst/v1_reg[20]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  rng_inst/v1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.991    rng_inst/v1_reg[24]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.044 r  rng_inst/v1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.044    rng_inst/v1_reg[28]_i_1_n_7
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.834     1.984    rng_inst/sysclk_IBUF_BUFG
    SLICE_X8Y51          FDCE                                         r  rng_inst/v1_reg[28]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X8Y51          FDCE (Hold_fdce_C_D)         0.134     1.873    rng_inst/v1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y43    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y43    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y43    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y38    delay_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y40    delay_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y40    delay_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y40    delay_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y41    delay_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y41    delay_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y43    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y43    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y43    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y43    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y43    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y43    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y38    delay_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y38    delay_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y40    delay_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y40    delay_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y43    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y43    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y43    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y43    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y43    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y43    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y38    delay_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y38    delay_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y40    delay_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y40    delay_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/uart_txd_in_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_txd_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.977ns (68.029%)  route 1.869ns (31.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.634     5.178    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X7Y41          FDPE                                         r  uart_tx_inst/uart_txd_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.456     5.634 r  uart_tx_inst/uart_txd_in_reg/Q
                         net (fo=1, routed)           1.869     7.503    uart_txd_in_OBUF
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.024 r  uart_txd_in_OBUF_inst/O
                         net (fo=0)                   0.000    11.024    uart_txd_in
    J17                                                               r  uart_txd_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/uart_txd_in_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_txd_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.363ns (77.091%)  route 0.405ns (22.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.592     1.496    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X7Y41          FDPE                                         r  uart_tx_inst/uart_txd_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDPE (Prop_fdpe_C_Q)         0.141     1.637 r  uart_tx_inst/uart_txd_in_reg/Q
                         net (fo=1, routed)           0.405     2.042    uart_txd_in_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.263 r  uart_txd_in_OBUF_inst/O
                         net (fo=0)                   0.000     3.263    uart_txd_in
    J17                                                               r  uart_txd_in (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           180 Endpoints
Min Delay           180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 1.463ns (19.670%)  route 5.975ns (80.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.975     7.438    uart_tx_inst/rst_IBUF
    SLICE_X0Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 1.463ns (19.670%)  route 5.975ns (80.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.975     7.438    uart_tx_inst/rst_IBUF
    SLICE_X0Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 1.463ns (19.670%)  route 5.975ns (80.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.975     7.438    uart_tx_inst/rst_IBUF
    SLICE_X0Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.438ns  (logic 1.463ns (19.670%)  route 5.975ns (80.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.975     7.438    uart_tx_inst/rst_IBUF
    SLICE_X0Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X0Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.433ns  (logic 1.463ns (19.682%)  route 5.970ns (80.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.970     7.433    uart_tx_inst/rst_IBUF
    SLICE_X1Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.425ns  (logic 1.463ns (19.703%)  route 5.962ns (80.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.962     7.425    uart_tx_inst/rst_IBUF
    SLICE_X2Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.425ns  (logic 1.463ns (19.703%)  route 5.962ns (80.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.962     7.425    uart_tx_inst/rst_IBUF
    SLICE_X2Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.425ns  (logic 1.463ns (19.703%)  route 5.962ns (80.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.962     7.425    uart_tx_inst/rst_IBUF
    SLICE_X2Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_tx_inst/baud_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.425ns  (logic 1.463ns (19.703%)  route 5.962ns (80.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.962     7.425    uart_tx_inst/rst_IBUF
    SLICE_X2Y37          FDCE                                         f  uart_tx_inst/baud_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.515     4.880    uart_tx_inst/sysclk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  uart_tx_inst/baud_counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.463ns (19.951%)  route 5.870ns (80.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=180, routed)         5.870     7.333    rst_IBUF
    SLICE_X3Y38          FDCE                                         f  delay_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.516     4.881    sysclk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  delay_counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.231ns (16.771%)  route 1.146ns (83.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.146     1.377    rng_inst/rst_IBUF
    SLICE_X11Y71         FDCE                                         f  rng_inst/iL_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.822     1.971    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y71         FDCE                                         r  rng_inst/iL_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.231ns (16.771%)  route 1.146ns (83.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.146     1.377    rng_inst/rst_IBUF
    SLICE_X11Y71         FDCE                                         f  rng_inst/iL_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.822     1.971    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y71         FDCE                                         r  rng_inst/iL_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.231ns (16.771%)  route 1.146ns (83.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.146     1.377    rng_inst/rst_IBUF
    SLICE_X11Y71         FDCE                                         f  rng_inst/iL_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.822     1.971    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y71         FDCE                                         r  rng_inst/iL_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.231ns (16.771%)  route 1.146ns (83.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.146     1.377    rng_inst/rst_IBUF
    SLICE_X11Y71         FDCE                                         f  rng_inst/iL_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.822     1.971    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y71         FDCE                                         r  rng_inst/iL_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.134%)  route 1.201ns (83.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.201     1.432    rng_inst/rst_IBUF
    SLICE_X11Y72         FDCE                                         f  rng_inst/iL_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.820     1.970    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  rng_inst/iL_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.134%)  route 1.201ns (83.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.201     1.432    rng_inst/rst_IBUF
    SLICE_X11Y72         FDCE                                         f  rng_inst/iL_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.820     1.970    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  rng_inst/iL_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.134%)  route 1.201ns (83.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.201     1.432    rng_inst/rst_IBUF
    SLICE_X11Y72         FDCE                                         f  rng_inst/iL_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.820     1.970    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  rng_inst/iL_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.134%)  route 1.201ns (83.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.201     1.432    rng_inst/rst_IBUF
    SLICE_X11Y72         FDCE                                         f  rng_inst/iL_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.820     1.970    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y72         FDCE                                         r  rng_inst/iL_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[20]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.231ns (15.308%)  route 1.278ns (84.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.278     1.509    rng_inst/rst_IBUF
    SLICE_X11Y70         FDPE                                         f  rng_inst/iL_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.822     1.972    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y70         FDPE                                         r  rng_inst/iL_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rng_inst/iL_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.231ns (15.308%)  route 1.278ns (84.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=180, routed)         1.278     1.509    rng_inst/rst_IBUF
    SLICE_X11Y70         FDCE                                         f  rng_inst/iL_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.822     1.972    rng_inst/sysclk_IBUF_BUFG
    SLICE_X11Y70         FDCE                                         r  rng_inst/iL_reg[21]/C





