

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_93_5_proc41_Pipeline_VITIS_LOOP_93_5_VITIS_LOOP_94_6'
================================================================
* Date:           Thu May 16 18:11:46 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5113|     5113|  20.452 us|  20.452 us|  5113|  5113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_5_VITIS_LOOP_94_6  |     5111|     5111|         3|          1|          1|  5110|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln97 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 7 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln93_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln93"   --->   Operation 9 'read' 'sext_ln93_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln93_cast = sext i62 %sext_ln93_read"   --->   Operation 10 'sext' 'sext_ln93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_20, i32 0, i32 0, void @empty_14, i32 64, i32 0, void @empty_2, void @empty_18, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %phi_ln97"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 86 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.64ns)   --->   "%icmp_ln93 = icmp_eq  i13 %indvar_flatten_load, i13 5110" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 87 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.75ns)   --->   "%add_ln93 = add i13 %indvar_flatten_load, i13 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 88 'add' 'add_ln93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc72, void %for.end74.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 89 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 90 'load' 'i1_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.59ns)   --->   "%icmp_ln94 = icmp_eq  i7 %i1_load, i7 70" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 91 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.30ns)   --->   "%select_ln93 = select i1 %icmp_ln94, i7 0, i7 %i1_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 92 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %select_ln93" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 93 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.34ns)   --->   "%switch_ln96 = switch i7 %select_ln93, void %V.i.i8.case.69, i7 0, void %V.i.i8.case.0, i7 1, void %V.i.i8.case.1, i7 2, void %V.i.i8.case.2, i7 3, void %V.i.i8.case.3, i7 4, void %V.i.i8.case.4, i7 5, void %V.i.i8.case.5, i7 6, void %V.i.i8.case.6, i7 7, void %V.i.i8.case.7, i7 8, void %V.i.i8.case.8, i7 9, void %V.i.i8.case.9, i7 10, void %V.i.i8.case.10, i7 11, void %V.i.i8.case.11, i7 12, void %V.i.i8.case.12, i7 13, void %V.i.i8.case.13, i7 14, void %V.i.i8.case.14, i7 15, void %V.i.i8.case.15, i7 16, void %V.i.i8.case.16, i7 17, void %V.i.i8.case.17, i7 18, void %V.i.i8.case.18, i7 19, void %V.i.i8.case.19, i7 20, void %V.i.i8.case.20, i7 21, void %V.i.i8.case.21, i7 22, void %V.i.i8.case.22, i7 23, void %V.i.i8.case.23, i7 24, void %V.i.i8.case.24, i7 25, void %V.i.i8.case.25, i7 26, void %V.i.i8.case.26, i7 27, void %V.i.i8.case.27, i7 28, void %V.i.i8.case.28, i7 29, void %V.i.i8.case.29, i7 30, void %V.i.i8.case.30, i7 31, void %V.i.i8.case.31, i7 32, void %V.i.i8.case.32, i7 33, void %V.i.i8.case.33, i7 34, void %V.i.i8.case.34, i7 35, void %V.i.i8.case.35, i7 36, void %V.i.i8.case.36, i7 37, void %V.i.i8.case.37, i7 38, void %V.i.i8.case.38, i7 39, void %V.i.i8.case.39, i7 40, void %V.i.i8.case.40, i7 41, void %V.i.i8.case.41, i7 42, void %V.i.i8.case.42, i7 43, void %V.i.i8.case.43, i7 44, void %V.i.i8.case.44, i7 45, void %V.i.i8.case.45, i7 46, void %V.i.i8.case.46, i7 47, void %V.i.i8.case.47, i7 48, void %V.i.i8.case.48, i7 49, void %V.i.i8.case.49, i7 50, void %V.i.i8.case.50, i7 51, void %V.i.i8.case.51, i7 52, void %V.i.i8.case.52, i7 53, void %V.i.i8.case.53, i7 54, void %V.i.i8.case.54, i7 55, void %V.i.i8.case.55, i7 56, void %V.i.i8.case.56, i7 57, void %V.i.i8.case.57, i7 58, void %V.i.i8.case.58, i7 59, void %V.i.i8.case.59, i7 60, void %V.i.i8.case.60, i7 61, void %V.i.i8.case.61, i7 62, void %V.i.i8.case.62, i7 63, void %V.i.i8.case.63, i7 64, void %V.i.i8.case.64, i7 65, void %V.i.i8.case.65, i7 66, void %V.i.i8.case.66, i7 67, void %V.i.i8.case.67, i7 68, void %V.i.i8.case.68" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 94 'switch' 'switch_ln96' <Predicate = (!icmp_ln93)> <Delay = 0.34>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%add_ln94 = add i7 %select_ln93, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 95 'add' 'add_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln94 = store i13 %add_ln93, i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 96 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln94 = store i7 %add_ln94, i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 97 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln93_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 98 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%phi_ln97_load = load i16 %phi_ln97" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 99 'load' 'phi_ln97_load' <Predicate = (!icmp_ln93 & !icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_5_VITIS_LOOP_94_6_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5110, i64 5110, i64 5110"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.24ns)   --->   "%select_ln93_1 = select i1 %icmp_ln94, i16 0, i16 %phi_ln97_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93]   --->   Operation 102 'select' 'select_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:95]   --->   Operation 103 'specpipeline' 'specpipeline_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 104 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.05ns)   --->   "%out_stream_68_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_68" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 105 'read' 'out_stream_68_read' <Predicate = (!icmp_ln93 & select_ln93 == 68)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 106 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 106 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 68)> <Delay = 0.79>
ST_2 : Operation 107 [1/1] (1.05ns)   --->   "%out_stream_67_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_67" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 107 'read' 'out_stream_67_read' <Predicate = (!icmp_ln93 & select_ln93 == 67)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 108 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 108 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 67)> <Delay = 0.79>
ST_2 : Operation 109 [1/1] (1.05ns)   --->   "%out_stream_66_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_66" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 109 'read' 'out_stream_66_read' <Predicate = (!icmp_ln93 & select_ln93 == 66)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 110 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 110 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 66)> <Delay = 0.79>
ST_2 : Operation 111 [1/1] (1.05ns)   --->   "%out_stream_65_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_65" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 111 'read' 'out_stream_65_read' <Predicate = (!icmp_ln93 & select_ln93 == 65)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 112 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 65)> <Delay = 0.79>
ST_2 : Operation 113 [1/1] (1.05ns)   --->   "%out_stream_64_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 113 'read' 'out_stream_64_read' <Predicate = (!icmp_ln93 & select_ln93 == 64)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 114 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 114 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 64)> <Delay = 0.79>
ST_2 : Operation 115 [1/1] (1.05ns)   --->   "%out_stream_63_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 115 'read' 'out_stream_63_read' <Predicate = (!icmp_ln93 & select_ln93 == 63)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 116 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 116 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 63)> <Delay = 0.79>
ST_2 : Operation 117 [1/1] (1.05ns)   --->   "%out_stream_62_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 117 'read' 'out_stream_62_read' <Predicate = (!icmp_ln93 & select_ln93 == 62)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 118 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 118 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 62)> <Delay = 0.79>
ST_2 : Operation 119 [1/1] (1.05ns)   --->   "%out_stream_61_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 119 'read' 'out_stream_61_read' <Predicate = (!icmp_ln93 & select_ln93 == 61)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 120 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 61)> <Delay = 0.79>
ST_2 : Operation 121 [1/1] (1.05ns)   --->   "%out_stream_60_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 121 'read' 'out_stream_60_read' <Predicate = (!icmp_ln93 & select_ln93 == 60)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 122 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 122 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 60)> <Delay = 0.79>
ST_2 : Operation 123 [1/1] (1.05ns)   --->   "%out_stream_59_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 123 'read' 'out_stream_59_read' <Predicate = (!icmp_ln93 & select_ln93 == 59)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 124 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 124 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 59)> <Delay = 0.79>
ST_2 : Operation 125 [1/1] (1.05ns)   --->   "%out_stream_58_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 125 'read' 'out_stream_58_read' <Predicate = (!icmp_ln93 & select_ln93 == 58)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 126 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 126 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 58)> <Delay = 0.79>
ST_2 : Operation 127 [1/1] (1.05ns)   --->   "%out_stream_57_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 127 'read' 'out_stream_57_read' <Predicate = (!icmp_ln93 & select_ln93 == 57)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 128 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 128 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 57)> <Delay = 0.79>
ST_2 : Operation 129 [1/1] (1.05ns)   --->   "%out_stream_56_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 129 'read' 'out_stream_56_read' <Predicate = (!icmp_ln93 & select_ln93 == 56)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 130 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 130 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 56)> <Delay = 0.79>
ST_2 : Operation 131 [1/1] (1.05ns)   --->   "%out_stream_55_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 131 'read' 'out_stream_55_read' <Predicate = (!icmp_ln93 & select_ln93 == 55)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 132 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 132 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 55)> <Delay = 0.79>
ST_2 : Operation 133 [1/1] (1.05ns)   --->   "%out_stream_54_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 133 'read' 'out_stream_54_read' <Predicate = (!icmp_ln93 & select_ln93 == 54)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 134 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 134 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 54)> <Delay = 0.79>
ST_2 : Operation 135 [1/1] (1.05ns)   --->   "%out_stream_53_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 135 'read' 'out_stream_53_read' <Predicate = (!icmp_ln93 & select_ln93 == 53)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 136 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 136 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 53)> <Delay = 0.79>
ST_2 : Operation 137 [1/1] (1.05ns)   --->   "%out_stream_52_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 137 'read' 'out_stream_52_read' <Predicate = (!icmp_ln93 & select_ln93 == 52)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 138 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 138 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 52)> <Delay = 0.79>
ST_2 : Operation 139 [1/1] (1.05ns)   --->   "%out_stream_51_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 139 'read' 'out_stream_51_read' <Predicate = (!icmp_ln93 & select_ln93 == 51)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 140 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 140 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 51)> <Delay = 0.79>
ST_2 : Operation 141 [1/1] (1.05ns)   --->   "%out_stream_50_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 141 'read' 'out_stream_50_read' <Predicate = (!icmp_ln93 & select_ln93 == 50)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 142 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 142 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 50)> <Delay = 0.79>
ST_2 : Operation 143 [1/1] (1.05ns)   --->   "%out_stream_49_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 143 'read' 'out_stream_49_read' <Predicate = (!icmp_ln93 & select_ln93 == 49)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 144 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 144 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 49)> <Delay = 0.79>
ST_2 : Operation 145 [1/1] (1.05ns)   --->   "%out_stream_48_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 145 'read' 'out_stream_48_read' <Predicate = (!icmp_ln93 & select_ln93 == 48)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 146 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 146 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 48)> <Delay = 0.79>
ST_2 : Operation 147 [1/1] (1.05ns)   --->   "%out_stream_47_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 147 'read' 'out_stream_47_read' <Predicate = (!icmp_ln93 & select_ln93 == 47)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 148 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 148 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 47)> <Delay = 0.79>
ST_2 : Operation 149 [1/1] (1.05ns)   --->   "%out_stream_46_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 149 'read' 'out_stream_46_read' <Predicate = (!icmp_ln93 & select_ln93 == 46)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 150 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 150 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 46)> <Delay = 0.79>
ST_2 : Operation 151 [1/1] (1.05ns)   --->   "%out_stream_45_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 151 'read' 'out_stream_45_read' <Predicate = (!icmp_ln93 & select_ln93 == 45)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 152 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 152 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 45)> <Delay = 0.79>
ST_2 : Operation 153 [1/1] (1.05ns)   --->   "%out_stream_44_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 153 'read' 'out_stream_44_read' <Predicate = (!icmp_ln93 & select_ln93 == 44)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 154 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 154 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 44)> <Delay = 0.79>
ST_2 : Operation 155 [1/1] (1.05ns)   --->   "%out_stream_43_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 155 'read' 'out_stream_43_read' <Predicate = (!icmp_ln93 & select_ln93 == 43)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 156 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 156 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 43)> <Delay = 0.79>
ST_2 : Operation 157 [1/1] (1.05ns)   --->   "%out_stream_42_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 157 'read' 'out_stream_42_read' <Predicate = (!icmp_ln93 & select_ln93 == 42)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 158 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 158 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 42)> <Delay = 0.79>
ST_2 : Operation 159 [1/1] (1.05ns)   --->   "%out_stream_41_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 159 'read' 'out_stream_41_read' <Predicate = (!icmp_ln93 & select_ln93 == 41)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 160 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 160 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 41)> <Delay = 0.79>
ST_2 : Operation 161 [1/1] (1.05ns)   --->   "%out_stream_40_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 161 'read' 'out_stream_40_read' <Predicate = (!icmp_ln93 & select_ln93 == 40)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 162 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 162 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 40)> <Delay = 0.79>
ST_2 : Operation 163 [1/1] (1.05ns)   --->   "%out_stream_39_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 163 'read' 'out_stream_39_read' <Predicate = (!icmp_ln93 & select_ln93 == 39)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 164 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 164 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 39)> <Delay = 0.79>
ST_2 : Operation 165 [1/1] (1.05ns)   --->   "%out_stream_38_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 165 'read' 'out_stream_38_read' <Predicate = (!icmp_ln93 & select_ln93 == 38)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 166 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 166 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 38)> <Delay = 0.79>
ST_2 : Operation 167 [1/1] (1.05ns)   --->   "%out_stream_37_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 167 'read' 'out_stream_37_read' <Predicate = (!icmp_ln93 & select_ln93 == 37)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 168 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 168 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 37)> <Delay = 0.79>
ST_2 : Operation 169 [1/1] (1.05ns)   --->   "%out_stream_36_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 169 'read' 'out_stream_36_read' <Predicate = (!icmp_ln93 & select_ln93 == 36)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 170 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 170 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 36)> <Delay = 0.79>
ST_2 : Operation 171 [1/1] (1.05ns)   --->   "%out_stream_35_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 171 'read' 'out_stream_35_read' <Predicate = (!icmp_ln93 & select_ln93 == 35)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 172 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 172 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 35)> <Delay = 0.79>
ST_2 : Operation 173 [1/1] (1.05ns)   --->   "%out_stream_34_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 173 'read' 'out_stream_34_read' <Predicate = (!icmp_ln93 & select_ln93 == 34)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 174 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 174 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 34)> <Delay = 0.79>
ST_2 : Operation 175 [1/1] (1.05ns)   --->   "%out_stream_33_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 175 'read' 'out_stream_33_read' <Predicate = (!icmp_ln93 & select_ln93 == 33)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 176 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 176 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 33)> <Delay = 0.79>
ST_2 : Operation 177 [1/1] (1.05ns)   --->   "%out_stream_32_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 177 'read' 'out_stream_32_read' <Predicate = (!icmp_ln93 & select_ln93 == 32)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 178 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 178 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 32)> <Delay = 0.79>
ST_2 : Operation 179 [1/1] (1.05ns)   --->   "%out_stream_31_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 179 'read' 'out_stream_31_read' <Predicate = (!icmp_ln93 & select_ln93 == 31)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 180 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 180 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 31)> <Delay = 0.79>
ST_2 : Operation 181 [1/1] (1.05ns)   --->   "%out_stream_30_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 181 'read' 'out_stream_30_read' <Predicate = (!icmp_ln93 & select_ln93 == 30)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 182 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 182 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 30)> <Delay = 0.79>
ST_2 : Operation 183 [1/1] (1.05ns)   --->   "%out_stream_29_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 183 'read' 'out_stream_29_read' <Predicate = (!icmp_ln93 & select_ln93 == 29)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 184 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 184 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 29)> <Delay = 0.79>
ST_2 : Operation 185 [1/1] (1.05ns)   --->   "%out_stream_28_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 185 'read' 'out_stream_28_read' <Predicate = (!icmp_ln93 & select_ln93 == 28)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 186 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 186 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 28)> <Delay = 0.79>
ST_2 : Operation 187 [1/1] (1.05ns)   --->   "%out_stream_27_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 187 'read' 'out_stream_27_read' <Predicate = (!icmp_ln93 & select_ln93 == 27)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 188 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 188 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 27)> <Delay = 0.79>
ST_2 : Operation 189 [1/1] (1.05ns)   --->   "%out_stream_26_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 189 'read' 'out_stream_26_read' <Predicate = (!icmp_ln93 & select_ln93 == 26)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 190 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 190 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 26)> <Delay = 0.79>
ST_2 : Operation 191 [1/1] (1.05ns)   --->   "%out_stream_25_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 191 'read' 'out_stream_25_read' <Predicate = (!icmp_ln93 & select_ln93 == 25)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 192 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 192 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 25)> <Delay = 0.79>
ST_2 : Operation 193 [1/1] (1.05ns)   --->   "%out_stream_24_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 193 'read' 'out_stream_24_read' <Predicate = (!icmp_ln93 & select_ln93 == 24)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 194 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 194 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 24)> <Delay = 0.79>
ST_2 : Operation 195 [1/1] (1.05ns)   --->   "%out_stream_23_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 195 'read' 'out_stream_23_read' <Predicate = (!icmp_ln93 & select_ln93 == 23)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 196 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 196 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 23)> <Delay = 0.79>
ST_2 : Operation 197 [1/1] (1.05ns)   --->   "%out_stream_22_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 197 'read' 'out_stream_22_read' <Predicate = (!icmp_ln93 & select_ln93 == 22)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 198 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 198 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 22)> <Delay = 0.79>
ST_2 : Operation 199 [1/1] (1.05ns)   --->   "%out_stream_21_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 199 'read' 'out_stream_21_read' <Predicate = (!icmp_ln93 & select_ln93 == 21)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 200 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 200 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 21)> <Delay = 0.79>
ST_2 : Operation 201 [1/1] (1.05ns)   --->   "%out_stream_20_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 201 'read' 'out_stream_20_read' <Predicate = (!icmp_ln93 & select_ln93 == 20)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 202 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 202 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 20)> <Delay = 0.79>
ST_2 : Operation 203 [1/1] (1.05ns)   --->   "%out_stream_19_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 203 'read' 'out_stream_19_read' <Predicate = (!icmp_ln93 & select_ln93 == 19)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 204 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 204 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 19)> <Delay = 0.79>
ST_2 : Operation 205 [1/1] (1.05ns)   --->   "%out_stream_18_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 205 'read' 'out_stream_18_read' <Predicate = (!icmp_ln93 & select_ln93 == 18)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 206 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 206 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 18)> <Delay = 0.79>
ST_2 : Operation 207 [1/1] (1.05ns)   --->   "%out_stream_17_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 207 'read' 'out_stream_17_read' <Predicate = (!icmp_ln93 & select_ln93 == 17)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 208 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 208 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 17)> <Delay = 0.79>
ST_2 : Operation 209 [1/1] (1.05ns)   --->   "%out_stream_16_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 209 'read' 'out_stream_16_read' <Predicate = (!icmp_ln93 & select_ln93 == 16)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 210 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 210 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 16)> <Delay = 0.79>
ST_2 : Operation 211 [1/1] (1.05ns)   --->   "%out_stream_15_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 211 'read' 'out_stream_15_read' <Predicate = (!icmp_ln93 & select_ln93 == 15)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 212 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 212 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 15)> <Delay = 0.79>
ST_2 : Operation 213 [1/1] (1.05ns)   --->   "%out_stream_14_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 213 'read' 'out_stream_14_read' <Predicate = (!icmp_ln93 & select_ln93 == 14)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 214 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 214 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 14)> <Delay = 0.79>
ST_2 : Operation 215 [1/1] (1.05ns)   --->   "%out_stream_13_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 215 'read' 'out_stream_13_read' <Predicate = (!icmp_ln93 & select_ln93 == 13)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 216 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 216 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 13)> <Delay = 0.79>
ST_2 : Operation 217 [1/1] (1.05ns)   --->   "%out_stream_12_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 217 'read' 'out_stream_12_read' <Predicate = (!icmp_ln93 & select_ln93 == 12)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 218 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 218 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 12)> <Delay = 0.79>
ST_2 : Operation 219 [1/1] (1.05ns)   --->   "%out_stream_11_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 219 'read' 'out_stream_11_read' <Predicate = (!icmp_ln93 & select_ln93 == 11)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 220 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 220 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 11)> <Delay = 0.79>
ST_2 : Operation 221 [1/1] (1.05ns)   --->   "%out_stream_10_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 221 'read' 'out_stream_10_read' <Predicate = (!icmp_ln93 & select_ln93 == 10)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 222 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 222 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 10)> <Delay = 0.79>
ST_2 : Operation 223 [1/1] (1.05ns)   --->   "%out_stream_9_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 223 'read' 'out_stream_9_read' <Predicate = (!icmp_ln93 & select_ln93 == 9)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 224 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 224 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 9)> <Delay = 0.79>
ST_2 : Operation 225 [1/1] (1.05ns)   --->   "%out_stream_8_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 225 'read' 'out_stream_8_read' <Predicate = (!icmp_ln93 & select_ln93 == 8)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 226 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 226 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 8)> <Delay = 0.79>
ST_2 : Operation 227 [1/1] (1.05ns)   --->   "%out_stream_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 227 'read' 'out_stream_7_read' <Predicate = (!icmp_ln93 & select_ln93 == 7)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 228 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 228 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 7)> <Delay = 0.79>
ST_2 : Operation 229 [1/1] (1.05ns)   --->   "%out_stream_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 229 'read' 'out_stream_6_read' <Predicate = (!icmp_ln93 & select_ln93 == 6)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 230 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 230 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 6)> <Delay = 0.79>
ST_2 : Operation 231 [1/1] (1.05ns)   --->   "%out_stream_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 231 'read' 'out_stream_5_read' <Predicate = (!icmp_ln93 & select_ln93 == 5)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 232 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 232 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 5)> <Delay = 0.79>
ST_2 : Operation 233 [1/1] (1.05ns)   --->   "%out_stream_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 233 'read' 'out_stream_4_read' <Predicate = (!icmp_ln93 & select_ln93 == 4)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 234 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 234 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 4)> <Delay = 0.79>
ST_2 : Operation 235 [1/1] (1.05ns)   --->   "%out_stream_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 235 'read' 'out_stream_3_read' <Predicate = (!icmp_ln93 & select_ln93 == 3)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 236 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 236 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 3)> <Delay = 0.79>
ST_2 : Operation 237 [1/1] (1.05ns)   --->   "%out_stream_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 237 'read' 'out_stream_2_read' <Predicate = (!icmp_ln93 & select_ln93 == 2)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 238 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 2)> <Delay = 0.79>
ST_2 : Operation 239 [1/1] (1.05ns)   --->   "%out_stream_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 239 'read' 'out_stream_1_read' <Predicate = (!icmp_ln93 & select_ln93 == 1)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 240 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 240 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 1)> <Delay = 0.79>
ST_2 : Operation 241 [1/1] (1.05ns)   --->   "%out_stream_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 241 'read' 'out_stream_0_read' <Predicate = (!icmp_ln93 & select_ln93 == 0)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 242 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 242 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 == 0)> <Delay = 0.79>
ST_2 : Operation 243 [1/1] (1.05ns)   --->   "%out_stream_69_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %out_stream_69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 243 'read' 'out_stream_69_read' <Predicate = (!icmp_ln93 & select_ln93 != 0 & select_ln93 != 1 & select_ln93 != 2 & select_ln93 != 3 & select_ln93 != 4 & select_ln93 != 5 & select_ln93 != 6 & select_ln93 != 7 & select_ln93 != 8 & select_ln93 != 9 & select_ln93 != 10 & select_ln93 != 11 & select_ln93 != 12 & select_ln93 != 13 & select_ln93 != 14 & select_ln93 != 15 & select_ln93 != 16 & select_ln93 != 17 & select_ln93 != 18 & select_ln93 != 19 & select_ln93 != 20 & select_ln93 != 21 & select_ln93 != 22 & select_ln93 != 23 & select_ln93 != 24 & select_ln93 != 25 & select_ln93 != 26 & select_ln93 != 27 & select_ln93 != 28 & select_ln93 != 29 & select_ln93 != 30 & select_ln93 != 31 & select_ln93 != 32 & select_ln93 != 33 & select_ln93 != 34 & select_ln93 != 35 & select_ln93 != 36 & select_ln93 != 37 & select_ln93 != 38 & select_ln93 != 39 & select_ln93 != 40 & select_ln93 != 41 & select_ln93 != 42 & select_ln93 != 43 & select_ln93 != 44 & select_ln93 != 45 & select_ln93 != 46 & select_ln93 != 47 & select_ln93 != 48 & select_ln93 != 49 & select_ln93 != 50 & select_ln93 != 51 & select_ln93 != 52 & select_ln93 != 53 & select_ln93 != 54 & select_ln93 != 55 & select_ln93 != 56 & select_ln93 != 57 & select_ln93 != 58 & select_ln93 != 59 & select_ln93 != 60 & select_ln93 != 61 & select_ln93 != 62 & select_ln93 != 63 & select_ln93 != 64 & select_ln93 != 65 & select_ln93 != 66 & select_ln93 != 67 & select_ln93 != 68)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_2 : Operation 244 [1/1] (0.79ns)   --->   "%br_ln96 = br void %V.i.i8.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 244 'br' 'br_ln96' <Predicate = (!icmp_ln93 & select_ln93 != 0 & select_ln93 != 1 & select_ln93 != 2 & select_ln93 != 3 & select_ln93 != 4 & select_ln93 != 5 & select_ln93 != 6 & select_ln93 != 7 & select_ln93 != 8 & select_ln93 != 9 & select_ln93 != 10 & select_ln93 != 11 & select_ln93 != 12 & select_ln93 != 13 & select_ln93 != 14 & select_ln93 != 15 & select_ln93 != 16 & select_ln93 != 17 & select_ln93 != 18 & select_ln93 != 19 & select_ln93 != 20 & select_ln93 != 21 & select_ln93 != 22 & select_ln93 != 23 & select_ln93 != 24 & select_ln93 != 25 & select_ln93 != 26 & select_ln93 != 27 & select_ln93 != 28 & select_ln93 != 29 & select_ln93 != 30 & select_ln93 != 31 & select_ln93 != 32 & select_ln93 != 33 & select_ln93 != 34 & select_ln93 != 35 & select_ln93 != 36 & select_ln93 != 37 & select_ln93 != 38 & select_ln93 != 39 & select_ln93 != 40 & select_ln93 != 41 & select_ln93 != 42 & select_ln93 != 43 & select_ln93 != 44 & select_ln93 != 45 & select_ln93 != 46 & select_ln93 != 47 & select_ln93 != 48 & select_ln93 != 49 & select_ln93 != 50 & select_ln93 != 51 & select_ln93 != 52 & select_ln93 != 53 & select_ln93 != 54 & select_ln93 != 55 & select_ln93 != 56 & select_ln93 != 57 & select_ln93 != 58 & select_ln93 != 59 & select_ln93 != 60 & select_ln93 != 61 & select_ln93 != 62 & select_ln93 != 63 & select_ln93 != 64 & select_ln93 != 65 & select_ln93 != 66 & select_ln93 != 67 & select_ln93 != 68)> <Delay = 0.79>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%tmp3 = phi i16 %out_stream_0_read, void %V.i.i8.case.0, i16 %out_stream_1_read, void %V.i.i8.case.1, i16 %out_stream_2_read, void %V.i.i8.case.2, i16 %out_stream_3_read, void %V.i.i8.case.3, i16 %out_stream_4_read, void %V.i.i8.case.4, i16 %out_stream_5_read, void %V.i.i8.case.5, i16 %out_stream_6_read, void %V.i.i8.case.6, i16 %out_stream_7_read, void %V.i.i8.case.7, i16 %out_stream_8_read, void %V.i.i8.case.8, i16 %out_stream_9_read, void %V.i.i8.case.9, i16 %out_stream_10_read, void %V.i.i8.case.10, i16 %out_stream_11_read, void %V.i.i8.case.11, i16 %out_stream_12_read, void %V.i.i8.case.12, i16 %out_stream_13_read, void %V.i.i8.case.13, i16 %out_stream_14_read, void %V.i.i8.case.14, i16 %out_stream_15_read, void %V.i.i8.case.15, i16 %out_stream_16_read, void %V.i.i8.case.16, i16 %out_stream_17_read, void %V.i.i8.case.17, i16 %out_stream_18_read, void %V.i.i8.case.18, i16 %out_stream_19_read, void %V.i.i8.case.19, i16 %out_stream_20_read, void %V.i.i8.case.20, i16 %out_stream_21_read, void %V.i.i8.case.21, i16 %out_stream_22_read, void %V.i.i8.case.22, i16 %out_stream_23_read, void %V.i.i8.case.23, i16 %out_stream_24_read, void %V.i.i8.case.24, i16 %out_stream_25_read, void %V.i.i8.case.25, i16 %out_stream_26_read, void %V.i.i8.case.26, i16 %out_stream_27_read, void %V.i.i8.case.27, i16 %out_stream_28_read, void %V.i.i8.case.28, i16 %out_stream_29_read, void %V.i.i8.case.29, i16 %out_stream_30_read, void %V.i.i8.case.30, i16 %out_stream_31_read, void %V.i.i8.case.31, i16 %out_stream_32_read, void %V.i.i8.case.32, i16 %out_stream_33_read, void %V.i.i8.case.33, i16 %out_stream_34_read, void %V.i.i8.case.34, i16 %out_stream_35_read, void %V.i.i8.case.35, i16 %out_stream_36_read, void %V.i.i8.case.36, i16 %out_stream_37_read, void %V.i.i8.case.37, i16 %out_stream_38_read, void %V.i.i8.case.38, i16 %out_stream_39_read, void %V.i.i8.case.39, i16 %out_stream_40_read, void %V.i.i8.case.40, i16 %out_stream_41_read, void %V.i.i8.case.41, i16 %out_stream_42_read, void %V.i.i8.case.42, i16 %out_stream_43_read, void %V.i.i8.case.43, i16 %out_stream_44_read, void %V.i.i8.case.44, i16 %out_stream_45_read, void %V.i.i8.case.45, i16 %out_stream_46_read, void %V.i.i8.case.46, i16 %out_stream_47_read, void %V.i.i8.case.47, i16 %out_stream_48_read, void %V.i.i8.case.48, i16 %out_stream_49_read, void %V.i.i8.case.49, i16 %out_stream_50_read, void %V.i.i8.case.50, i16 %out_stream_51_read, void %V.i.i8.case.51, i16 %out_stream_52_read, void %V.i.i8.case.52, i16 %out_stream_53_read, void %V.i.i8.case.53, i16 %out_stream_54_read, void %V.i.i8.case.54, i16 %out_stream_55_read, void %V.i.i8.case.55, i16 %out_stream_56_read, void %V.i.i8.case.56, i16 %out_stream_57_read, void %V.i.i8.case.57, i16 %out_stream_58_read, void %V.i.i8.case.58, i16 %out_stream_59_read, void %V.i.i8.case.59, i16 %out_stream_60_read, void %V.i.i8.case.60, i16 %out_stream_61_read, void %V.i.i8.case.61, i16 %out_stream_62_read, void %V.i.i8.case.62, i16 %out_stream_63_read, void %V.i.i8.case.63, i16 %out_stream_64_read, void %V.i.i8.case.64, i16 %out_stream_65_read, void %V.i.i8.case.65, i16 %out_stream_66_read, void %V.i.i8.case.66, i16 %out_stream_67_read, void %V.i.i8.case.67, i16 %out_stream_68_read, void %V.i.i8.case.68, i16 %out_stream_69_read, void %V.i.i8.case.69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96]   --->   Operation 245 'phi' 'tmp3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp3, i16 %select_ln93_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:97]   --->   Operation 246 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %trunc_ln94, void %V.i.i8.exit._crit_edge, void" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:97]   --->   Operation 247 'br' 'br_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.24ns)   --->   "%select_ln94 = select i1 %trunc_ln94, i16 0, i16 %tmp3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 248 'select' 'select_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.38ns)   --->   "%store_ln94 = store i16 %select_ln94, i16 %phi_ln97" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 249 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.38>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc69" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94]   --->   Operation 250 'br' 'br_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 253 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 251 [1/1] (2.92ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem2_addr, i32 %or_ln, i4 15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:97]   --->   Operation 251 'write' 'write_ln97' <Predicate = (trunc_ln94)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln97 = br void %V.i.i8.exit._crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:97]   --->   Operation 252 'br' 'br_ln97' <Predicate = (trunc_ln94)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('i1') [74]  (0 ns)
	'load' operation ('i1_load', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94) on local variable 'i1' [161]  (0 ns)
	'icmp' operation ('icmp_ln94', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94) [164]  (0.6 ns)
	'select' operation ('select_ln93', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:93) [165]  (0.308 ns)
	'add' operation ('add_ln94', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94) [389]  (0.706 ns)
	'store' operation ('store_ln94', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94) of variable 'add_ln94', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94 on local variable 'i1' [392]  (0.387 ns)

 <State 2>: 2.48ns
The critical path consists of the following:
	fifo read operation ('out_stream_68_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) on port 'out_stream_68' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) [172]  (1.06 ns)
	multiplexor before 'phi' operation ('tmp3', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) with incoming values : ('out_stream_68_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_67_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_66_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_65_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_64_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_63_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_62_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_61_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_60_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_59_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_58_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_57_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_56_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_55_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_54_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_53_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_52_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_51_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_50_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_49_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_48_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_47_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_46_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_45_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_44_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_43_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_42_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_41_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_40_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_39_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_38_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_37_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_36_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_35_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_34_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_33_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_32_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_31_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_30_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_29_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_28_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_27_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_26_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_25_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_24_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_23_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_22_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_21_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_20_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_19_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_18_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_17_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_16_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_15_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_14_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_13_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_12_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_11_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_10_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_9_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_8_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_7_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_6_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_5_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_4_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_3_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_2_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_1_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_0_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_69_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) [382]  (0.793 ns)
	'phi' operation ('tmp3', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) with incoming values : ('out_stream_68_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_67_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_66_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_65_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_64_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_63_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_62_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_61_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_60_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_59_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_58_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_57_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_56_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_55_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_54_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_53_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_52_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_51_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_50_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_49_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_48_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_47_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_46_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_45_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_44_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_43_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_42_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_41_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_40_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_39_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_38_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_37_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_36_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_35_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_34_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_33_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_32_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_31_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_30_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_29_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_28_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_27_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_26_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_25_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_24_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_23_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_22_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_21_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_20_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_19_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_18_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_17_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_16_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_15_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_14_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_13_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_12_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_11_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_10_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_9_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_8_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_7_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_6_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_5_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_4_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_3_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_2_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_1_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_0_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) ('out_stream_69_read', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:96) [382]  (0 ns)
	'select' operation ('select_ln94', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94) [390]  (0.243 ns)
	'store' operation ('store_ln94', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94) of variable 'select_ln94', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:94 on local variable 'phi_ln97' [393]  (0.387 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus write operation ('write_ln97', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:97) on port 'gmem2' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:97) [386]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
