INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/jk_pratik/jk_pratik.srcs/sources_1/new/jk_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_code
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Q' is not allowed [D:/HDL_PRAC/jk_pratik/jk_pratik.srcs/sources_1/new/jk_code.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/jk_pratik/jk_pratik.srcs/sim_1/new/tb_jk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_jk
