
IMU_TESTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f8a8  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000808  0800faf8  0800faf8  00010af8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010300  08010300  00011300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010308  08010308  00011308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801030c  0801030c  0001130c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001ec  20000000  08010310  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000037c  200001ec  080104fc  000121ec  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000568  080104fc  00012568  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000121ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002b28c  00000000  00000000  00012222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003a20  00000000  00000000  0003d4ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002580  00000000  00000000  00040ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001d35  00000000  00000000  00043450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003afb8  00000000  00000000  00045185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027ad1  00000000  00000000  0008013d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00174387  00000000  00000000  000a7c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021bf95  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b9a0  00000000  00000000  0021bfd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000067  00000000  00000000  00227978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001ec 	.word	0x200001ec
 800026c:	00000000 	.word	0x00000000
 8000270:	0800fae0 	.word	0x0800fae0

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001f0 	.word	0x200001f0
 800028c:	0800fae0 	.word	0x0800fae0

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9e6 	b.w	800108c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	4688      	mov	r8, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	468e      	mov	lr, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d95f      	bls.n	8000e1a <__udivmoddi4+0xd6>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b4      	lsls	r4, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	0c23      	lsrs	r3, r4, #16
 8000d7e:	fbbe f1f8 	udiv	r1, lr, r8
 8000d82:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d86:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x5e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x5c>
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	f200 8154 	bhi.w	8001048 <__udivmoddi4+0x304>
 8000da0:	4601      	mov	r1, r0
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b2a2      	uxth	r2, r4
 8000da6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000daa:	fb08 3310 	mls	r3, r8, r0, r3
 8000dae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000db2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db6:	4594      	cmp	ip, r2
 8000db8:	d90b      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000dc0:	bf2c      	ite	cs
 8000dc2:	2401      	movcs	r4, #1
 8000dc4:	2400      	movcc	r4, #0
 8000dc6:	4594      	cmp	ip, r2
 8000dc8:	d902      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	f000 813f 	beq.w	800104e <__udivmoddi4+0x30a>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba2 020c 	sub.w	r2, r2, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c5 2300 	strd	r2, r3, [r5]
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d14e      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e02:	4543      	cmp	r3, r8
 8000e04:	f0c0 8112 	bcc.w	800102c <__udivmoddi4+0x2e8>
 8000e08:	4282      	cmp	r2, r0
 8000e0a:	f240 810f 	bls.w	800102c <__udivmoddi4+0x2e8>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d0e8      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e14:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e18:	e7e5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	f000 80ac 	beq.w	8000f78 <__udivmoddi4+0x234>
 8000e20:	fab2 f682 	clz	r6, r2
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	f040 80bb 	bne.w	8000fa0 <__udivmoddi4+0x25c>
 8000e2a:	1a8b      	subs	r3, r1, r2
 8000e2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e30:	b2bc      	uxth	r4, r7
 8000e32:	2101      	movs	r1, #1
 8000e34:	0c02      	lsrs	r2, r0, #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e40:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e44:	fb04 f20c 	mul.w	r2, r4, ip
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d90e      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80ec 	beq.w	8001040 <__udivmoddi4+0x2fc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	fb04 f408 	mul.w	r4, r4, r8
 8000e78:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e7c:	4294      	cmp	r4, r2
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x154>
 8000e80:	18ba      	adds	r2, r7, r2
 8000e82:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000e86:	bf2c      	ite	cs
 8000e88:	2001      	movcs	r0, #1
 8000e8a:	2000      	movcc	r0, #0
 8000e8c:	4294      	cmp	r4, r2
 8000e8e:	d902      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f000 80d1 	beq.w	8001038 <__udivmoddi4+0x2f4>
 8000e96:	4698      	mov	r8, r3
 8000e98:	1b12      	subs	r2, r2, r4
 8000e9a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa08 f401 	lsl.w	r4, r8, r1
 8000eaa:	fa00 f901 	lsl.w	r9, r0, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	fa20 f306 	lsr.w	r3, r0, r6
 8000ebe:	0c38      	lsrs	r0, r7, #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	fbb8 fef0 	udiv	lr, r8, r0
 8000ecc:	fb00 881e 	mls	r8, r0, lr, r8
 8000ed0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed4:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d90e      	bls.n	8000efa <__udivmoddi4+0x1b6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000ee2:	bf2c      	ite	cs
 8000ee4:	f04f 0b01 	movcs.w	fp, #1
 8000ee8:	f04f 0b00 	movcc.w	fp, #0
 8000eec:	45a0      	cmp	r8, r4
 8000eee:	d903      	bls.n	8000ef8 <__udivmoddi4+0x1b4>
 8000ef0:	f1bb 0f00 	cmp.w	fp, #0
 8000ef4:	f000 80b8 	beq.w	8001068 <__udivmoddi4+0x324>
 8000ef8:	46d6      	mov	lr, sl
 8000efa:	eba4 0408 	sub.w	r4, r4, r8
 8000efe:	fa1f f883 	uxth.w	r8, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d90e      	bls.n	8000f34 <__udivmoddi4+0x1f0>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f1c:	bf2c      	ite	cs
 8000f1e:	f04f 0801 	movcs.w	r8, #1
 8000f22:	f04f 0800 	movcc.w	r8, #0
 8000f26:	45a4      	cmp	ip, r4
 8000f28:	d903      	bls.n	8000f32 <__udivmoddi4+0x1ee>
 8000f2a:	f1b8 0f00 	cmp.w	r8, #0
 8000f2e:	f000 809f 	beq.w	8001070 <__udivmoddi4+0x32c>
 8000f32:	4603      	mov	r3, r0
 8000f34:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f40:	4564      	cmp	r4, ip
 8000f42:	4673      	mov	r3, lr
 8000f44:	46e0      	mov	r8, ip
 8000f46:	d302      	bcc.n	8000f4e <__udivmoddi4+0x20a>
 8000f48:	d107      	bne.n	8000f5a <__udivmoddi4+0x216>
 8000f4a:	45f1      	cmp	r9, lr
 8000f4c:	d205      	bcs.n	8000f5a <__udivmoddi4+0x216>
 8000f4e:	ebbe 0302 	subs.w	r3, lr, r2
 8000f52:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	46e0      	mov	r8, ip
 8000f5a:	b15d      	cbz	r5, 8000f74 <__udivmoddi4+0x230>
 8000f5c:	ebb9 0203 	subs.w	r2, r9, r3
 8000f60:	eb64 0408 	sbc.w	r4, r4, r8
 8000f64:	fa04 f606 	lsl.w	r6, r4, r6
 8000f68:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e736      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7c:	0c01      	lsrs	r1, r0, #16
 8000f7e:	4614      	mov	r4, r2
 8000f80:	b280      	uxth	r0, r0
 8000f82:	4696      	mov	lr, r2
 8000f84:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f88:	2620      	movs	r6, #32
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f90:	4610      	mov	r0, r2
 8000f92:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f96:	eba3 0308 	sub.w	r3, r3, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e74b      	b.n	8000e38 <__udivmoddi4+0xf4>
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	f1c6 0320 	rsb	r3, r6, #32
 8000fa6:	fa01 f206 	lsl.w	r2, r1, r6
 8000faa:	fa21 f803 	lsr.w	r8, r1, r3
 8000fae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fb2:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb6:	b2bc      	uxth	r4, r7
 8000fb8:	40b0      	lsls	r0, r6
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	0c02      	lsrs	r2, r0, #16
 8000fbe:	0c19      	lsrs	r1, r3, #16
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc6:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fce:	fb09 f804 	mul.w	r8, r9, r4
 8000fd2:	4588      	cmp	r8, r1
 8000fd4:	d951      	bls.n	800107a <__udivmoddi4+0x336>
 8000fd6:	1879      	adds	r1, r7, r1
 8000fd8:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000fdc:	bf2c      	ite	cs
 8000fde:	f04f 0a01 	movcs.w	sl, #1
 8000fe2:	f04f 0a00 	movcc.w	sl, #0
 8000fe6:	4588      	cmp	r8, r1
 8000fe8:	d902      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d031      	beq.n	8001054 <__udivmoddi4+0x310>
 8000ff0:	eba1 0108 	sub.w	r1, r1, r8
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	fb0e 1119 	mls	r1, lr, r9, r1
 8001000:	b29b      	uxth	r3, r3
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	4543      	cmp	r3, r8
 8001008:	d235      	bcs.n	8001076 <__udivmoddi4+0x332>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8001010:	bf2c      	ite	cs
 8001012:	f04f 0a01 	movcs.w	sl, #1
 8001016:	f04f 0a00 	movcc.w	sl, #0
 800101a:	4543      	cmp	r3, r8
 800101c:	d2bb      	bcs.n	8000f96 <__udivmoddi4+0x252>
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	d1b8      	bne.n	8000f96 <__udivmoddi4+0x252>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443b      	add	r3, r7
 800102a:	e7b4      	b.n	8000f96 <__udivmoddi4+0x252>
 800102c:	1a84      	subs	r4, r0, r2
 800102e:	eb68 0203 	sbc.w	r2, r8, r3
 8001032:	2001      	movs	r0, #1
 8001034:	4696      	mov	lr, r2
 8001036:	e6eb      	b.n	8000e10 <__udivmoddi4+0xcc>
 8001038:	443a      	add	r2, r7
 800103a:	f1a8 0802 	sub.w	r8, r8, #2
 800103e:	e72b      	b.n	8000e98 <__udivmoddi4+0x154>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e710      	b.n	8000e6a <__udivmoddi4+0x126>
 8001048:	3902      	subs	r1, #2
 800104a:	443b      	add	r3, r7
 800104c:	e6a9      	b.n	8000da2 <__udivmoddi4+0x5e>
 800104e:	443a      	add	r2, r7
 8001050:	3802      	subs	r0, #2
 8001052:	e6be      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8001054:	eba7 0808 	sub.w	r8, r7, r8
 8001058:	f1a9 0c02 	sub.w	ip, r9, #2
 800105c:	4441      	add	r1, r8
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	e7c9      	b.n	8000ffc <__udivmoddi4+0x2b8>
 8001068:	f1ae 0e02 	sub.w	lr, lr, #2
 800106c:	443c      	add	r4, r7
 800106e:	e744      	b.n	8000efa <__udivmoddi4+0x1b6>
 8001070:	3b02      	subs	r3, #2
 8001072:	443c      	add	r4, r7
 8001074:	e75e      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8001076:	4649      	mov	r1, r9
 8001078:	e78d      	b.n	8000f96 <__udivmoddi4+0x252>
 800107a:	eba1 0108 	sub.w	r1, r1, r8
 800107e:	46cc      	mov	ip, r9
 8001080:	fbb1 f9fe 	udiv	r9, r1, lr
 8001084:	fb09 f804 	mul.w	r8, r9, r4
 8001088:	e7b8      	b.n	8000ffc <__udivmoddi4+0x2b8>
 800108a:	bf00      	nop

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <ADXL362_CS_Low>:

/**
 * @brief  Assert chip select (active low)
 */
static void ADXL362_CS_Low(adxl362_ctx_t *ctx)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_RESET);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6858      	ldr	r0, [r3, #4]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	891b      	ldrh	r3, [r3, #8]
 80010a0:	2200      	movs	r2, #0
 80010a2:	4619      	mov	r1, r3
 80010a4:	f002 fee4 	bl	8003e70 <HAL_GPIO_WritePin>
  /* Delay for CS setup time (tCSS min 5ns, using ~2us for safety) */
  for (volatile int i = 0; i < 32; i++);  // ~2us delay
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	e002      	b.n	80010b4 <ADXL362_CS_Low+0x24>
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	3301      	adds	r3, #1
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2b1f      	cmp	r3, #31
 80010b8:	ddf9      	ble.n	80010ae <ADXL362_CS_Low+0x1e>
}
 80010ba:	bf00      	nop
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <ADXL362_CS_High>:

/**
 * @brief  Deassert chip select
 */
static void ADXL362_CS_High(adxl362_ctx_t *ctx)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  /* Delay for CS hold time (tCSH min 10ns, using ~2us for safety) */
  for (volatile int i = 0; i < 32; i++);  // ~2us delay
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	e002      	b.n	80010d8 <ADXL362_CS_High+0x14>
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	3301      	adds	r3, #1
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	2b1f      	cmp	r3, #31
 80010dc:	ddf9      	ble.n	80010d2 <ADXL362_CS_High+0xe>
  HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6858      	ldr	r0, [r3, #4]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	891b      	ldrh	r3, [r3, #8]
 80010e6:	2201      	movs	r2, #1
 80010e8:	4619      	mov	r1, r3
 80010ea:	f002 fec1 	bl	8003e70 <HAL_GPIO_WritePin>
  /* Additional delay between transactions */
  for (volatile int i = 0; i < 32; i++);  // ~2us delay after CS goes high
 80010ee:	2300      	movs	r3, #0
 80010f0:	60bb      	str	r3, [r7, #8]
 80010f2:	e002      	b.n	80010fa <ADXL362_CS_High+0x36>
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	3301      	adds	r3, #1
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	2b1f      	cmp	r3, #31
 80010fe:	ddf9      	ble.n	80010f4 <ADXL362_CS_High+0x30>
}
 8001100:	bf00      	nop
 8001102:	bf00      	nop
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <ADXL362_ReadRegs>:

/**
 * @brief  Read multiple registers from ADXL362
 */
static void ADXL362_ReadRegs(adxl362_ctx_t *ctx, uint8_t reg, uint8_t *data, uint8_t len)
{
 800110a:	b590      	push	{r4, r7, lr}
 800110c:	b099      	sub	sp, #100	@ 0x64
 800110e:	af02      	add	r7, sp, #8
 8001110:	60f8      	str	r0, [r7, #12]
 8001112:	607a      	str	r2, [r7, #4]
 8001114:	461a      	mov	r2, r3
 8001116:	460b      	mov	r3, r1
 8001118:	72fb      	strb	r3, [r7, #11]
 800111a:	4613      	mov	r3, r2
 800111c:	72bb      	strb	r3, [r7, #10]
  /* ADXL362 requires continuous SPI transaction */
  /* Allocate buffer for command (2 bytes) + data (len bytes) */
  uint8_t tx_buf[32] = {0};  // Max buffer size (sufficient for typical reads)
 800111e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001122:	2220      	movs	r2, #32
 8001124:	2100      	movs	r1, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f00b ff26 	bl	800cf78 <memset>
  uint8_t rx_buf[32] = {0};
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	2220      	movs	r2, #32
 8001132:	2100      	movs	r1, #0
 8001134:	4618      	mov	r0, r3
 8001136:	f00b ff1f 	bl	800cf78 <memset>

  if (len > 30) return;  // Safety check: ensure we don't overflow buffer
 800113a:	7abb      	ldrb	r3, [r7, #10]
 800113c:	2b1e      	cmp	r3, #30
 800113e:	d834      	bhi.n	80011aa <ADXL362_ReadRegs+0xa0>

  tx_buf[0] = ADXL362_READ_REG;
 8001140:	230b      	movs	r3, #11
 8001142:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  tx_buf[1] = reg;
 8001146:	7afb      	ldrb	r3, [r7, #11]
 8001148:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  /* Rest of tx_buf is already zeroed (dummy bytes to clock out data) */

  ADXL362_CS_Low(ctx);
 800114c:	68f8      	ldr	r0, [r7, #12]
 800114e:	f7ff ff9f 	bl	8001090 <ADXL362_CS_Low>
  HAL_SPI_TransmitReceive(ctx->hspi, tx_buf, rx_buf, 2 + len, 100);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	7abb      	ldrb	r3, [r7, #10]
 8001158:	b29b      	uxth	r3, r3
 800115a:	3302      	adds	r3, #2
 800115c:	b29b      	uxth	r3, r3
 800115e:	f107 0214 	add.w	r2, r7, #20
 8001162:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001166:	2464      	movs	r4, #100	@ 0x64
 8001168:	9400      	str	r4, [sp, #0]
 800116a:	f008 fa17 	bl	800959c <HAL_SPI_TransmitReceive>
  ADXL362_CS_High(ctx);
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f7ff ffa8 	bl	80010c4 <ADXL362_CS_High>

  /* Copy received data (skip first 2 bytes which are command echo) */
  for (uint8_t i = 0; i < len; i++)
 8001174:	2300      	movs	r3, #0
 8001176:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800117a:	e010      	b.n	800119e <ADXL362_ReadRegs+0x94>
  {
    data[i] = rx_buf[2 + i];
 800117c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001180:	1c9a      	adds	r2, r3, #2
 8001182:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	440b      	add	r3, r1
 800118a:	3258      	adds	r2, #88	@ 0x58
 800118c:	443a      	add	r2, r7
 800118e:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 8001192:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < len; i++)
 8001194:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001198:	3301      	adds	r3, #1
 800119a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800119e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80011a2:	7abb      	ldrb	r3, [r7, #10]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d3e9      	bcc.n	800117c <ADXL362_ReadRegs+0x72>
 80011a8:	e000      	b.n	80011ac <ADXL362_ReadRegs+0xa2>
  if (len > 30) return;  // Safety check: ensure we don't overflow buffer
 80011aa:	bf00      	nop
  }
}
 80011ac:	375c      	adds	r7, #92	@ 0x5c
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd90      	pop	{r4, r7, pc}

080011b2 <ADXL362_ReadData>:
 * @brief  Read acceleration data from ADXL362 (full 12-bit resolution)
 * @param  accel_raw: Array to store X, Y, Z values [3]
 * @note   ADXL362 12-bit data is positioned in upper bits [15:4] of 16-bit registers
 */
void ADXL362_ReadData(adxl362_ctx_t *ctx, int16_t *accel_raw)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b086      	sub	sp, #24
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
  uint8_t data[6];

  /* Read 6 bytes starting from XDATA_L: X_L, X_H, Y_L, Y_H, Z_L, Z_H */
  ADXL362_ReadRegs(ctx, ADXL362_REG_XDATA_L, data, 6);
 80011bc:	f107 020c 	add.w	r2, r7, #12
 80011c0:	2306      	movs	r3, #6
 80011c2:	210e      	movs	r1, #14
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f7ff ffa0 	bl	800110a <ADXL362_ReadRegs>

  /* Combine bytes - note: byte order may be implementation-specific
   * for this particular SPI configuration */
  int16_t x_raw = (int16_t)((data[0] << 8) | data[1]);
 80011ca:	7b3b      	ldrb	r3, [r7, #12]
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	021b      	lsls	r3, r3, #8
 80011d0:	b21a      	sxth	r2, r3
 80011d2:	7b7b      	ldrb	r3, [r7, #13]
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	82fb      	strh	r3, [r7, #22]
  int16_t y_raw = (int16_t)((data[2] << 8) | data[3]);
 80011da:	7bbb      	ldrb	r3, [r7, #14]
 80011dc:	b21b      	sxth	r3, r3
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	4313      	orrs	r3, r2
 80011e8:	82bb      	strh	r3, [r7, #20]
  int16_t z_raw = (int16_t)((data[4] << 8) | data[5]);
 80011ea:	7c3b      	ldrb	r3, [r7, #16]
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	b21a      	sxth	r2, r3
 80011f2:	7c7b      	ldrb	r3, [r7, #17]
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	4313      	orrs	r3, r2
 80011f8:	827b      	strh	r3, [r7, #18]

  /* ADXL362 places 12-bit data in bits [15:4] with LSBs in [3:0]
   * Shift right by 4 to extract the meaningful 12-bit value
   * This aligns the scale with 1 mg/LSB sensitivity */
  accel_raw[0] = x_raw >> 4;
 80011fa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011fe:	111b      	asrs	r3, r3, #4
 8001200:	b21a      	sxth	r2, r3
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	801a      	strh	r2, [r3, #0]
  accel_raw[1] = y_raw >> 4;
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	3302      	adds	r3, #2
 800120a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800120e:	1112      	asrs	r2, r2, #4
 8001210:	b212      	sxth	r2, r2
 8001212:	801a      	strh	r2, [r3, #0]
  accel_raw[2] = z_raw >> 4;
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	3304      	adds	r3, #4
 8001218:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800121c:	1112      	asrs	r2, r2, #4
 800121e:	b212      	sxth	r2, r2
 8001220:	801a      	strh	r2, [r3, #0]
}
 8001222:	bf00      	nop
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <ADXL362_RawToMg>:

/**
 * @brief  Convert raw value to millig (mg)
 */
float ADXL362_RawToMg(int16_t raw_value, uint8_t range)
{
 800122a:	b480      	push	{r7}
 800122c:	b085      	sub	sp, #20
 800122e:	af00      	add	r7, sp, #0
 8001230:	4603      	mov	r3, r0
 8001232:	460a      	mov	r2, r1
 8001234:	80fb      	strh	r3, [r7, #6]
 8001236:	4613      	mov	r3, r2
 8001238:	717b      	strb	r3, [r7, #5]
  float sensitivity;

  switch (range)
 800123a:	797b      	ldrb	r3, [r7, #5]
 800123c:	2b02      	cmp	r3, #2
 800123e:	d00e      	beq.n	800125e <ADXL362_RawToMg+0x34>
 8001240:	2b02      	cmp	r3, #2
 8001242:	dc10      	bgt.n	8001266 <ADXL362_RawToMg+0x3c>
 8001244:	2b00      	cmp	r3, #0
 8001246:	d002      	beq.n	800124e <ADXL362_RawToMg+0x24>
 8001248:	2b01      	cmp	r3, #1
 800124a:	d004      	beq.n	8001256 <ADXL362_RawToMg+0x2c>
 800124c:	e00b      	b.n	8001266 <ADXL362_RawToMg+0x3c>
  {
    case ADXL362_RANGE_2G:
      sensitivity = ADXL362_2G_SENSITIVITY;
 800124e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001252:	60fb      	str	r3, [r7, #12]
      break;
 8001254:	e00b      	b.n	800126e <ADXL362_RawToMg+0x44>
    case ADXL362_RANGE_4G:
      sensitivity = ADXL362_4G_SENSITIVITY;
 8001256:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800125a:	60fb      	str	r3, [r7, #12]
      break;
 800125c:	e007      	b.n	800126e <ADXL362_RawToMg+0x44>
    case ADXL362_RANGE_8G:
      sensitivity = ADXL362_8G_SENSITIVITY;
 800125e:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8001262:	60fb      	str	r3, [r7, #12]
      break;
 8001264:	e003      	b.n	800126e <ADXL362_RawToMg+0x44>
    default:
      sensitivity = ADXL362_2G_SENSITIVITY;
 8001266:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800126a:	60fb      	str	r3, [r7, #12]
      break;
 800126c:	bf00      	nop
  }

  return (float)raw_value * sensitivity;
 800126e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001272:	ee07 3a90 	vmov	s15, r3
 8001276:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800127a:	edd7 7a03 	vldr	s15, [r7, #12]
 800127e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001282:	eeb0 0a67 	vmov.f32	s0, s15
 8001286:	3714      	adds	r7, #20
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <lsm6dsox_read_reg>:
  *
  */
int32_t __weak lsm6dsox_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b087      	sub	sp, #28
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	607a      	str	r2, [r7, #4]
 800129a:	461a      	mov	r2, r3
 800129c:	460b      	mov	r3, r1
 800129e:	72fb      	strb	r3, [r7, #11]
 80012a0:	4613      	mov	r3, r2
 80012a2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d102      	bne.n	80012b0 <lsm6dsox_read_reg+0x20>
  {
    return -1;
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012ae:	e009      	b.n	80012c4 <lsm6dsox_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	685c      	ldr	r4, [r3, #4]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	68d8      	ldr	r0, [r3, #12]
 80012b8:	893b      	ldrh	r3, [r7, #8]
 80012ba:	7af9      	ldrb	r1, [r7, #11]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	47a0      	blx	r4
 80012c0:	6178      	str	r0, [r7, #20]

  return ret;
 80012c2:	697b      	ldr	r3, [r7, #20]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	371c      	adds	r7, #28
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd90      	pop	{r4, r7, pc}

080012cc <lsm6dsox_write_reg>:
  *
  */
int32_t __weak lsm6dsox_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	607a      	str	r2, [r7, #4]
 80012d6:	461a      	mov	r2, r3
 80012d8:	460b      	mov	r3, r1
 80012da:	72fb      	strb	r3, [r7, #11]
 80012dc:	4613      	mov	r3, r2
 80012de:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d102      	bne.n	80012ec <lsm6dsox_write_reg+0x20>
  {
    return -1;
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012ea:	e009      	b.n	8001300 <lsm6dsox_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681c      	ldr	r4, [r3, #0]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	68d8      	ldr	r0, [r3, #12]
 80012f4:	893b      	ldrh	r3, [r7, #8]
 80012f6:	7af9      	ldrb	r1, [r7, #11]
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	47a0      	blx	r4
 80012fc:	6178      	str	r0, [r7, #20]

  return ret;
 80012fe:	697b      	ldr	r3, [r7, #20]
}
 8001300:	4618      	mov	r0, r3
 8001302:	371c      	adds	r7, #28
 8001304:	46bd      	mov	sp, r7
 8001306:	bd90      	pop	{r4, r7, pc}

08001308 <lsm6dsox_from_fs4_to_mg>:
{
  return ((float_t)lsb) * 0.061f;
}

float_t lsm6dsox_from_fs4_to_mg(int16_t lsb)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb) * 0.122f;
 8001312:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001316:	ee07 3a90 	vmov	s15, r3
 800131a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800131e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001334 <lsm6dsox_from_fs4_to_mg+0x2c>
 8001322:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001326:	eeb0 0a67 	vmov.f32	s0, s15
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	3df9db23 	.word	0x3df9db23

08001338 <lsm6dsox_from_fs2000_to_mdps>:
{
  return ((float_t)lsb) * 35.0f;
}

float_t lsm6dsox_from_fs2000_to_mdps(int16_t lsb)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb) * 70.0f;
 8001342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001364 <lsm6dsox_from_fs2000_to_mdps+0x2c>
 8001352:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001356:	eeb0 0a67 	vmov.f32	s0, s15
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	428c0000 	.word	0x428c0000

08001368 <lsm6dsox_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                   lsm6dsox_fs_xl_t val)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	460b      	mov	r3, r1
 8001372:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 8001374:	f107 0208 	add.w	r2, r7, #8
 8001378:	2301      	movs	r3, #1
 800137a:	2110      	movs	r1, #16
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff87 	bl	8001290 <lsm6dsox_read_reg>
 8001382:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d10f      	bne.n	80013aa <lsm6dsox_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 800138a:	78fb      	ldrb	r3, [r7, #3]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	b2da      	uxtb	r2, r3
 8001392:	7a3b      	ldrb	r3, [r7, #8]
 8001394:	f362 0383 	bfi	r3, r2, #2, #2
 8001398:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 800139a:	f107 0208 	add.w	r2, r7, #8
 800139e:	2301      	movs	r3, #1
 80013a0:	2110      	movs	r1, #16
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ff92 	bl	80012cc <lsm6dsox_write_reg>
 80013a8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80013aa:	68fb      	ldr	r3, [r7, #12]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <lsm6dsox_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                  lsm6dsox_odr_xl_t val)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	460b      	mov	r3, r1
 80013be:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_odr_xl_t odr_xl =  val;
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	77fb      	strb	r3, [r7, #31]
  lsm6dsox_mlc_odr_t mlc_odr;
  lsm6dsox_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsox_fsm_enable_get(ctx, &fsm_enable);
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4619      	mov	r1, r3
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f000 fcb1 	bl	8001d32 <lsm6dsox_fsm_enable_get>
 80013d0:	61b8      	str	r0, [r7, #24]

  if (ret == 0)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	f040 80c4 	bne.w	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80013da:	7d3b      	ldrb	r3, [r7, #20]
 80013dc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80013e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80013e2:	7d3b      	ldrb	r3, [r7, #20]
 80013e4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80013e8:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80013ea:	4313      	orrs	r3, r2
 80013ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80013ee:	7d3b      	ldrb	r3, [r7, #20]
 80013f0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80013f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80013fa:	7d3b      	ldrb	r3, [r7, #20]
 80013fc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001400:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8001402:	4313      	orrs	r3, r2
 8001404:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8001406:	7d3b      	ldrb	r3, [r7, #20]
 8001408:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800140c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800140e:	4313      	orrs	r3, r2
 8001410:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8001412:	7d3b      	ldrb	r3, [r7, #20]
 8001414:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001418:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800141a:	4313      	orrs	r3, r2
 800141c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800141e:	7d3b      	ldrb	r3, [r7, #20]
 8001420:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001424:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8001426:	4313      	orrs	r3, r2
 8001428:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800142a:	7d3b      	ldrb	r3, [r7, #20]
 800142c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001430:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8001432:	4313      	orrs	r3, r2
 8001434:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8001436:	7d7b      	ldrb	r3, [r7, #21]
 8001438:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800143c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800143e:	4313      	orrs	r3, r2
 8001440:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8001442:	7d7b      	ldrb	r3, [r7, #21]
 8001444:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001448:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800144a:	4313      	orrs	r3, r2
 800144c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800144e:	7d7b      	ldrb	r3, [r7, #21]
 8001450:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001454:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8001456:	4313      	orrs	r3, r2
 8001458:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800145a:	7d7b      	ldrb	r3, [r7, #21]
 800145c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001460:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8001462:	4313      	orrs	r3, r2
 8001464:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8001466:	7d7b      	ldrb	r3, [r7, #21]
 8001468:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800146c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800146e:	4313      	orrs	r3, r2
 8001470:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8001472:	7d7b      	ldrb	r3, [r7, #21]
 8001474:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001478:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800147a:	4313      	orrs	r3, r2
 800147c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800147e:	7d7b      	ldrb	r3, [r7, #21]
 8001480:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001484:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8001486:	4313      	orrs	r3, r2
 8001488:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800148a:	7d7b      	ldrb	r3, [r7, #21]
 800148c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001490:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8001492:	4313      	orrs	r3, r2
 8001494:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8001496:	2b01      	cmp	r3, #1
 8001498:	d163      	bne.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsox_fsm_data_rate_get(ctx, &fsm_odr);
 800149a:	f107 0313 	add.w	r3, r7, #19
 800149e:	4619      	mov	r1, r3
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f000 fc67 	bl	8001d74 <lsm6dsox_fsm_data_rate_get>
 80014a6:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d159      	bne.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80014ae:	7cfb      	ldrb	r3, [r7, #19]
 80014b0:	2b03      	cmp	r3, #3
 80014b2:	d853      	bhi.n	800155c <lsm6dsox_xl_data_rate_set+0x1a8>
 80014b4:	a201      	add	r2, pc, #4	@ (adr r2, 80014bc <lsm6dsox_xl_data_rate_set+0x108>)
 80014b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ba:	bf00      	nop
 80014bc:	080014cd 	.word	0x080014cd
 80014c0:	080014df 	.word	0x080014df
 80014c4:	080014fd 	.word	0x080014fd
 80014c8:	08001527 	.word	0x08001527
        {
          case LSM6DSOX_ODR_FSM_12Hz5:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80014cc:	78fb      	ldrb	r3, [r7, #3]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d102      	bne.n	80014d8 <lsm6dsox_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSOX_XL_ODR_12Hz5;
 80014d2:	2301      	movs	r3, #1
 80014d4:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80014d6:	e044      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80014d8:	78fb      	ldrb	r3, [r7, #3]
 80014da:	77fb      	strb	r3, [r7, #31]
            break;
 80014dc:	e041      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_26Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80014de:	78fb      	ldrb	r3, [r7, #3]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d102      	bne.n	80014ea <lsm6dsox_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 80014e4:	2302      	movs	r3, #2
 80014e6:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80014e8:	e03b      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80014ea:	78fb      	ldrb	r3, [r7, #3]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d102      	bne.n	80014f6 <lsm6dsox_xl_data_rate_set+0x142>
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 80014f0:	2302      	movs	r3, #2
 80014f2:	77fb      	strb	r3, [r7, #31]
            break;
 80014f4:	e035      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80014f6:	78fb      	ldrb	r3, [r7, #3]
 80014f8:	77fb      	strb	r3, [r7, #31]
            break;
 80014fa:	e032      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_52Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80014fc:	78fb      	ldrb	r3, [r7, #3]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d102      	bne.n	8001508 <lsm6dsox_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 8001502:	2303      	movs	r3, #3
 8001504:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 8001506:	e02c      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d102      	bne.n	8001514 <lsm6dsox_xl_data_rate_set+0x160>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 800150e:	2303      	movs	r3, #3
 8001510:	77fb      	strb	r3, [r7, #31]
            break;
 8001512:	e026      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 8001514:	78fb      	ldrb	r3, [r7, #3]
 8001516:	2b02      	cmp	r3, #2
 8001518:	d102      	bne.n	8001520 <lsm6dsox_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 800151a:	2303      	movs	r3, #3
 800151c:	77fb      	strb	r3, [r7, #31]
            break;
 800151e:	e020      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8001520:	78fb      	ldrb	r3, [r7, #3]
 8001522:	77fb      	strb	r3, [r7, #31]
            break;
 8001524:	e01d      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_104Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 8001526:	78fb      	ldrb	r3, [r7, #3]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <lsm6dsox_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 800152c:	2304      	movs	r3, #4
 800152e:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 8001530:	e017      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d102      	bne.n	800153e <lsm6dsox_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 8001538:	2304      	movs	r3, #4
 800153a:	77fb      	strb	r3, [r7, #31]
            break;
 800153c:	e011      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 800153e:	78fb      	ldrb	r3, [r7, #3]
 8001540:	2b02      	cmp	r3, #2
 8001542:	d102      	bne.n	800154a <lsm6dsox_xl_data_rate_set+0x196>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 8001544:	2304      	movs	r3, #4
 8001546:	77fb      	strb	r3, [r7, #31]
            break;
 8001548:	e00b      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_52Hz)
 800154a:	78fb      	ldrb	r3, [r7, #3]
 800154c:	2b03      	cmp	r3, #3
 800154e:	d102      	bne.n	8001556 <lsm6dsox_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 8001550:	2304      	movs	r3, #4
 8001552:	77fb      	strb	r3, [r7, #31]
            break;
 8001554:	e005      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8001556:	78fb      	ldrb	r3, [r7, #3]
 8001558:	77fb      	strb	r3, [r7, #31]
            break;
 800155a:	e002      	b.n	8001562 <lsm6dsox_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 800155c:	78fb      	ldrb	r3, [r7, #3]
 800155e:	77fb      	strb	r3, [r7, #31]
            break;
 8001560:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  emb_sens.mlc = PROPERTY_DISABLE;
 8001562:	7c3b      	ldrb	r3, [r7, #16]
 8001564:	f023 0308 	bic.w	r3, r3, #8
 8001568:	743b      	strb	r3, [r7, #16]

  if (ret == 0)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d16e      	bne.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
  {
    lsm6dsox_embedded_sens_get(ctx, &emb_sens);
 8001570:	f107 0310 	add.w	r3, r7, #16
 8001574:	4619      	mov	r1, r3
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 fc94 	bl	8001ea4 <lsm6dsox_embedded_sens_get>

    if (emb_sens.mlc == PROPERTY_ENABLE)
 800157c:	7c3b      	ldrb	r3, [r7, #16]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	b2db      	uxtb	r3, r3
 8001584:	2b00      	cmp	r3, #0
 8001586:	d062      	beq.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
    {
      ret =  lsm6dsox_mlc_data_rate_get(ctx, &mlc_odr);
 8001588:	f107 030f 	add.w	r3, r7, #15
 800158c:	4619      	mov	r1, r3
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f000 fc3c 	bl	8001e0c <lsm6dsox_mlc_data_rate_get>
 8001594:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d158      	bne.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
      {
        switch (mlc_odr)
 800159c:	7bfb      	ldrb	r3, [r7, #15]
 800159e:	2b03      	cmp	r3, #3
 80015a0:	d852      	bhi.n	8001648 <lsm6dsox_xl_data_rate_set+0x294>
 80015a2:	a201      	add	r2, pc, #4	@ (adr r2, 80015a8 <lsm6dsox_xl_data_rate_set+0x1f4>)
 80015a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a8:	080015b9 	.word	0x080015b9
 80015ac:	080015cb 	.word	0x080015cb
 80015b0:	080015e9 	.word	0x080015e9
 80015b4:	08001613 	.word	0x08001613
        {
          case LSM6DSOX_ODR_PRGS_12Hz5:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80015b8:	78fb      	ldrb	r3, [r7, #3]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d102      	bne.n	80015c4 <lsm6dsox_xl_data_rate_set+0x210>
            {
              odr_xl = LSM6DSOX_XL_ODR_12Hz5;
 80015be:	2301      	movs	r3, #1
 80015c0:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80015c2:	e044      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 80015c4:	78fb      	ldrb	r3, [r7, #3]
 80015c6:	77fb      	strb	r3, [r7, #31]
            break;
 80015c8:	e041      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>

          case LSM6DSOX_ODR_PRGS_26Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80015ca:	78fb      	ldrb	r3, [r7, #3]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d102      	bne.n	80015d6 <lsm6dsox_xl_data_rate_set+0x222>
            {
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 80015d0:	2302      	movs	r3, #2
 80015d2:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80015d4:	e03b      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80015d6:	78fb      	ldrb	r3, [r7, #3]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d102      	bne.n	80015e2 <lsm6dsox_xl_data_rate_set+0x22e>
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 80015dc:	2302      	movs	r3, #2
 80015de:	77fb      	strb	r3, [r7, #31]
            break;
 80015e0:	e035      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 80015e2:	78fb      	ldrb	r3, [r7, #3]
 80015e4:	77fb      	strb	r3, [r7, #31]
            break;
 80015e6:	e032      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>

          case LSM6DSOX_ODR_PRGS_52Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d102      	bne.n	80015f4 <lsm6dsox_xl_data_rate_set+0x240>
            {
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80015ee:	2303      	movs	r3, #3
 80015f0:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80015f2:	e02c      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80015f4:	78fb      	ldrb	r3, [r7, #3]
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d102      	bne.n	8001600 <lsm6dsox_xl_data_rate_set+0x24c>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80015fa:	2303      	movs	r3, #3
 80015fc:	77fb      	strb	r3, [r7, #31]
            break;
 80015fe:	e026      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 8001600:	78fb      	ldrb	r3, [r7, #3]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d102      	bne.n	800160c <lsm6dsox_xl_data_rate_set+0x258>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 8001606:	2303      	movs	r3, #3
 8001608:	77fb      	strb	r3, [r7, #31]
            break;
 800160a:	e020      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 800160c:	78fb      	ldrb	r3, [r7, #3]
 800160e:	77fb      	strb	r3, [r7, #31]
            break;
 8001610:	e01d      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>

          case LSM6DSOX_ODR_PRGS_104Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 8001612:	78fb      	ldrb	r3, [r7, #3]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d102      	bne.n	800161e <lsm6dsox_xl_data_rate_set+0x26a>
            {
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 8001618:	2304      	movs	r3, #4
 800161a:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 800161c:	e017      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 800161e:	78fb      	ldrb	r3, [r7, #3]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d102      	bne.n	800162a <lsm6dsox_xl_data_rate_set+0x276>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 8001624:	2304      	movs	r3, #4
 8001626:	77fb      	strb	r3, [r7, #31]
            break;
 8001628:	e011      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 800162a:	78fb      	ldrb	r3, [r7, #3]
 800162c:	2b02      	cmp	r3, #2
 800162e:	d102      	bne.n	8001636 <lsm6dsox_xl_data_rate_set+0x282>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 8001630:	2304      	movs	r3, #4
 8001632:	77fb      	strb	r3, [r7, #31]
            break;
 8001634:	e00b      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_52Hz)
 8001636:	78fb      	ldrb	r3, [r7, #3]
 8001638:	2b03      	cmp	r3, #3
 800163a:	d102      	bne.n	8001642 <lsm6dsox_xl_data_rate_set+0x28e>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 800163c:	2304      	movs	r3, #4
 800163e:	77fb      	strb	r3, [r7, #31]
            break;
 8001640:	e005      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 8001642:	78fb      	ldrb	r3, [r7, #3]
 8001644:	77fb      	strb	r3, [r7, #31]
            break;
 8001646:	e002      	b.n	800164e <lsm6dsox_xl_data_rate_set+0x29a>

          default:
            odr_xl = val;
 8001648:	78fb      	ldrb	r3, [r7, #3]
 800164a:	77fb      	strb	r3, [r7, #31]
            break;
 800164c:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d107      	bne.n	8001664 <lsm6dsox_xl_data_rate_set+0x2b0>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 8001654:	f107 020c 	add.w	r2, r7, #12
 8001658:	2301      	movs	r3, #1
 800165a:	2110      	movs	r1, #16
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f7ff fe17 	bl	8001290 <lsm6dsox_read_reg>
 8001662:	61b8      	str	r0, [r7, #24]
  }

  if (ret == 0)
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10f      	bne.n	800168a <lsm6dsox_xl_data_rate_set+0x2d6>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 800166a:	7ffb      	ldrb	r3, [r7, #31]
 800166c:	f003 030f 	and.w	r3, r3, #15
 8001670:	b2da      	uxtb	r2, r3
 8001672:	7b3b      	ldrb	r3, [r7, #12]
 8001674:	f362 1307 	bfi	r3, r2, #4, #4
 8001678:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 800167a:	f107 020c 	add.w	r2, r7, #12
 800167e:	2301      	movs	r3, #1
 8001680:	2110      	movs	r1, #16
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff fe22 	bl	80012cc <lsm6dsox_write_reg>
 8001688:	61b8      	str	r0, [r7, #24]
  }

  return ret;
 800168a:	69bb      	ldr	r3, [r7, #24]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3720      	adds	r7, #32
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <lsm6dsox_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                   lsm6dsox_fs_g_t val)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	460b      	mov	r3, r1
 800169e:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 80016a0:	f107 0208 	add.w	r2, r7, #8
 80016a4:	2301      	movs	r3, #1
 80016a6:	2111      	movs	r1, #17
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff fdf1 	bl	8001290 <lsm6dsox_read_reg>
 80016ae:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10f      	bne.n	80016d6 <lsm6dsox_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 80016b6:	78fb      	ldrb	r3, [r7, #3]
 80016b8:	f003 0307 	and.w	r3, r3, #7
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	7a3b      	ldrb	r3, [r7, #8]
 80016c0:	f362 0343 	bfi	r3, r2, #1, #3
 80016c4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 80016c6:	f107 0208 	add.w	r2, r7, #8
 80016ca:	2301      	movs	r3, #1
 80016cc:	2111      	movs	r1, #17
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f7ff fdfc 	bl	80012cc <lsm6dsox_write_reg>
 80016d4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80016d6:	68fb      	ldr	r3, [r7, #12]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <lsm6dsox_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                  lsm6dsox_odr_g_t val)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b088      	sub	sp, #32
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_odr_g_t odr_gy =  val;
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	77fb      	strb	r3, [r7, #31]
  lsm6dsox_mlc_odr_t mlc_odr;
  lsm6dsox_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsox_fsm_enable_get(ctx, &fsm_enable);
 80016f0:	f107 0314 	add.w	r3, r7, #20
 80016f4:	4619      	mov	r1, r3
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 fb1b 	bl	8001d32 <lsm6dsox_fsm_enable_get>
 80016fc:	61b8      	str	r0, [r7, #24]

  if (ret == 0)
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	2b00      	cmp	r3, #0
 8001702:	f040 80c4 	bne.w	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8001706:	7d3b      	ldrb	r3, [r7, #20]
 8001708:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800170c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800170e:	7d3b      	ldrb	r3, [r7, #20]
 8001710:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001714:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8001716:	4313      	orrs	r3, r2
 8001718:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800171a:	7d3b      	ldrb	r3, [r7, #20]
 800171c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001720:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8001722:	4313      	orrs	r3, r2
 8001724:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8001726:	7d3b      	ldrb	r3, [r7, #20]
 8001728:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800172c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800172e:	4313      	orrs	r3, r2
 8001730:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8001732:	7d3b      	ldrb	r3, [r7, #20]
 8001734:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001738:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800173a:	4313      	orrs	r3, r2
 800173c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800173e:	7d3b      	ldrb	r3, [r7, #20]
 8001740:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001744:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8001746:	4313      	orrs	r3, r2
 8001748:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800174a:	7d3b      	ldrb	r3, [r7, #20]
 800174c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001750:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8001752:	4313      	orrs	r3, r2
 8001754:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8001756:	7d3b      	ldrb	r3, [r7, #20]
 8001758:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800175c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800175e:	4313      	orrs	r3, r2
 8001760:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8001762:	7d7b      	ldrb	r3, [r7, #21]
 8001764:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001768:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800176a:	4313      	orrs	r3, r2
 800176c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800176e:	7d7b      	ldrb	r3, [r7, #21]
 8001770:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001774:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8001776:	4313      	orrs	r3, r2
 8001778:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800177a:	7d7b      	ldrb	r3, [r7, #21]
 800177c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001780:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8001782:	4313      	orrs	r3, r2
 8001784:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8001786:	7d7b      	ldrb	r3, [r7, #21]
 8001788:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800178c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800178e:	4313      	orrs	r3, r2
 8001790:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8001792:	7d7b      	ldrb	r3, [r7, #21]
 8001794:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001798:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800179a:	4313      	orrs	r3, r2
 800179c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800179e:	7d7b      	ldrb	r3, [r7, #21]
 80017a0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80017a4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80017a6:	4313      	orrs	r3, r2
 80017a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80017aa:	7d7b      	ldrb	r3, [r7, #21]
 80017ac:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80017b0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80017b2:	4313      	orrs	r3, r2
 80017b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80017b6:	7d7b      	ldrb	r3, [r7, #21]
 80017b8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80017bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80017be:	4313      	orrs	r3, r2
 80017c0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d163      	bne.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsox_fsm_data_rate_get(ctx, &fsm_odr);
 80017c6:	f107 0313 	add.w	r3, r7, #19
 80017ca:	4619      	mov	r1, r3
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f000 fad1 	bl	8001d74 <lsm6dsox_fsm_data_rate_get>
 80017d2:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d159      	bne.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80017da:	7cfb      	ldrb	r3, [r7, #19]
 80017dc:	2b03      	cmp	r3, #3
 80017de:	d853      	bhi.n	8001888 <lsm6dsox_gy_data_rate_set+0x1a8>
 80017e0:	a201      	add	r2, pc, #4	@ (adr r2, 80017e8 <lsm6dsox_gy_data_rate_set+0x108>)
 80017e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e6:	bf00      	nop
 80017e8:	080017f9 	.word	0x080017f9
 80017ec:	0800180b 	.word	0x0800180b
 80017f0:	08001829 	.word	0x08001829
 80017f4:	08001853 	.word	0x08001853
        {
          case LSM6DSOX_ODR_FSM_12Hz5:
            if (val == LSM6DSOX_GY_ODR_OFF)
 80017f8:	78fb      	ldrb	r3, [r7, #3]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d102      	bne.n	8001804 <lsm6dsox_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSOX_GY_ODR_12Hz5;
 80017fe:	2301      	movs	r3, #1
 8001800:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8001802:	e044      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8001804:	78fb      	ldrb	r3, [r7, #3]
 8001806:	77fb      	strb	r3, [r7, #31]
            break;
 8001808:	e041      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_26Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 800180a:	78fb      	ldrb	r3, [r7, #3]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d102      	bne.n	8001816 <lsm6dsox_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 8001810:	2302      	movs	r3, #2
 8001812:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8001814:	e03b      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d102      	bne.n	8001822 <lsm6dsox_gy_data_rate_set+0x142>
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 800181c:	2302      	movs	r3, #2
 800181e:	77fb      	strb	r3, [r7, #31]
            break;
 8001820:	e035      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8001822:	78fb      	ldrb	r3, [r7, #3]
 8001824:	77fb      	strb	r3, [r7, #31]
            break;
 8001826:	e032      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_52Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d102      	bne.n	8001834 <lsm6dsox_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 800182e:	2303      	movs	r3, #3
 8001830:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8001832:	e02c      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8001834:	78fb      	ldrb	r3, [r7, #3]
 8001836:	2b01      	cmp	r3, #1
 8001838:	d102      	bne.n	8001840 <lsm6dsox_gy_data_rate_set+0x160>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 800183a:	2303      	movs	r3, #3
 800183c:	77fb      	strb	r3, [r7, #31]
            break;
 800183e:	e026      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 8001840:	78fb      	ldrb	r3, [r7, #3]
 8001842:	2b02      	cmp	r3, #2
 8001844:	d102      	bne.n	800184c <lsm6dsox_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8001846:	2303      	movs	r3, #3
 8001848:	77fb      	strb	r3, [r7, #31]
            break;
 800184a:	e020      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800184c:	78fb      	ldrb	r3, [r7, #3]
 800184e:	77fb      	strb	r3, [r7, #31]
            break;
 8001850:	e01d      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_104Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8001852:	78fb      	ldrb	r3, [r7, #3]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <lsm6dsox_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8001858:	2304      	movs	r3, #4
 800185a:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 800185c:	e017      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 800185e:	78fb      	ldrb	r3, [r7, #3]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d102      	bne.n	800186a <lsm6dsox_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8001864:	2304      	movs	r3, #4
 8001866:	77fb      	strb	r3, [r7, #31]
            break;
 8001868:	e011      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 800186a:	78fb      	ldrb	r3, [r7, #3]
 800186c:	2b02      	cmp	r3, #2
 800186e:	d102      	bne.n	8001876 <lsm6dsox_gy_data_rate_set+0x196>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8001870:	2304      	movs	r3, #4
 8001872:	77fb      	strb	r3, [r7, #31]
            break;
 8001874:	e00b      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_52Hz)
 8001876:	78fb      	ldrb	r3, [r7, #3]
 8001878:	2b03      	cmp	r3, #3
 800187a:	d102      	bne.n	8001882 <lsm6dsox_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 800187c:	2304      	movs	r3, #4
 800187e:	77fb      	strb	r3, [r7, #31]
            break;
 8001880:	e005      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8001882:	78fb      	ldrb	r3, [r7, #3]
 8001884:	77fb      	strb	r3, [r7, #31]
            break;
 8001886:	e002      	b.n	800188e <lsm6dsox_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 8001888:	78fb      	ldrb	r3, [r7, #3]
 800188a:	77fb      	strb	r3, [r7, #31]
            break;
 800188c:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  emb_sens.mlc = PROPERTY_DISABLE;
 800188e:	7c3b      	ldrb	r3, [r7, #16]
 8001890:	f023 0308 	bic.w	r3, r3, #8
 8001894:	743b      	strb	r3, [r7, #16]

  if (ret == 0)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d170      	bne.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
  {
    ret =  lsm6dsox_embedded_sens_get(ctx, &emb_sens);
 800189c:	f107 0310 	add.w	r3, r7, #16
 80018a0:	4619      	mov	r1, r3
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 fafe 	bl	8001ea4 <lsm6dsox_embedded_sens_get>
 80018a8:	61b8      	str	r0, [r7, #24]

    if (emb_sens.mlc == PROPERTY_ENABLE)
 80018aa:	7c3b      	ldrb	r3, [r7, #16]
 80018ac:	f003 0308 	and.w	r3, r3, #8
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d063      	beq.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
    {
      ret =  lsm6dsox_mlc_data_rate_get(ctx, &mlc_odr);
 80018b6:	f107 030f 	add.w	r3, r7, #15
 80018ba:	4619      	mov	r1, r3
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f000 faa5 	bl	8001e0c <lsm6dsox_mlc_data_rate_get>
 80018c2:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d159      	bne.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
      {
        switch (mlc_odr)
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
 80018cc:	2b03      	cmp	r3, #3
 80018ce:	d853      	bhi.n	8001978 <lsm6dsox_gy_data_rate_set+0x298>
 80018d0:	a201      	add	r2, pc, #4	@ (adr r2, 80018d8 <lsm6dsox_gy_data_rate_set+0x1f8>)
 80018d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d6:	bf00      	nop
 80018d8:	080018e9 	.word	0x080018e9
 80018dc:	080018fb 	.word	0x080018fb
 80018e0:	08001919 	.word	0x08001919
 80018e4:	08001943 	.word	0x08001943
        {
          case LSM6DSOX_ODR_PRGS_12Hz5:
            if (val == LSM6DSOX_GY_ODR_OFF)
 80018e8:	78fb      	ldrb	r3, [r7, #3]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d102      	bne.n	80018f4 <lsm6dsox_gy_data_rate_set+0x214>
            {
              odr_gy = LSM6DSOX_GY_ODR_12Hz5;
 80018ee:	2301      	movs	r3, #1
 80018f0:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 80018f2:	e044      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 80018f4:	78fb      	ldrb	r3, [r7, #3]
 80018f6:	77fb      	strb	r3, [r7, #31]
            break;
 80018f8:	e041      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>

          case LSM6DSOX_ODR_PRGS_26Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 80018fa:	78fb      	ldrb	r3, [r7, #3]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d102      	bne.n	8001906 <lsm6dsox_gy_data_rate_set+0x226>
            {
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 8001900:	2302      	movs	r3, #2
 8001902:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8001904:	e03b      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8001906:	78fb      	ldrb	r3, [r7, #3]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d102      	bne.n	8001912 <lsm6dsox_gy_data_rate_set+0x232>
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 800190c:	2302      	movs	r3, #2
 800190e:	77fb      	strb	r3, [r7, #31]
            break;
 8001910:	e035      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 8001912:	78fb      	ldrb	r3, [r7, #3]
 8001914:	77fb      	strb	r3, [r7, #31]
            break;
 8001916:	e032      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>

          case LSM6DSOX_ODR_PRGS_52Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8001918:	78fb      	ldrb	r3, [r7, #3]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d102      	bne.n	8001924 <lsm6dsox_gy_data_rate_set+0x244>
            {
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 800191e:	2303      	movs	r3, #3
 8001920:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8001922:	e02c      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8001924:	78fb      	ldrb	r3, [r7, #3]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d102      	bne.n	8001930 <lsm6dsox_gy_data_rate_set+0x250>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 800192a:	2303      	movs	r3, #3
 800192c:	77fb      	strb	r3, [r7, #31]
            break;
 800192e:	e026      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 8001930:	78fb      	ldrb	r3, [r7, #3]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d102      	bne.n	800193c <lsm6dsox_gy_data_rate_set+0x25c>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8001936:	2303      	movs	r3, #3
 8001938:	77fb      	strb	r3, [r7, #31]
            break;
 800193a:	e020      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 800193c:	78fb      	ldrb	r3, [r7, #3]
 800193e:	77fb      	strb	r3, [r7, #31]
            break;
 8001940:	e01d      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>

          case LSM6DSOX_ODR_PRGS_104Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8001942:	78fb      	ldrb	r3, [r7, #3]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d102      	bne.n	800194e <lsm6dsox_gy_data_rate_set+0x26e>
            {
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8001948:	2304      	movs	r3, #4
 800194a:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 800194c:	e017      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 800194e:	78fb      	ldrb	r3, [r7, #3]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d102      	bne.n	800195a <lsm6dsox_gy_data_rate_set+0x27a>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8001954:	2304      	movs	r3, #4
 8001956:	77fb      	strb	r3, [r7, #31]
            break;
 8001958:	e011      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	2b02      	cmp	r3, #2
 800195e:	d102      	bne.n	8001966 <lsm6dsox_gy_data_rate_set+0x286>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8001960:	2304      	movs	r3, #4
 8001962:	77fb      	strb	r3, [r7, #31]
            break;
 8001964:	e00b      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_52Hz)
 8001966:	78fb      	ldrb	r3, [r7, #3]
 8001968:	2b03      	cmp	r3, #3
 800196a:	d102      	bne.n	8001972 <lsm6dsox_gy_data_rate_set+0x292>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 800196c:	2304      	movs	r3, #4
 800196e:	77fb      	strb	r3, [r7, #31]
            break;
 8001970:	e005      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 8001972:	78fb      	ldrb	r3, [r7, #3]
 8001974:	77fb      	strb	r3, [r7, #31]
            break;
 8001976:	e002      	b.n	800197e <lsm6dsox_gy_data_rate_set+0x29e>

          default:
            odr_gy = val;
 8001978:	78fb      	ldrb	r3, [r7, #3]
 800197a:	77fb      	strb	r3, [r7, #31]
            break;
 800197c:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d107      	bne.n	8001994 <lsm6dsox_gy_data_rate_set+0x2b4>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 8001984:	f107 020c 	add.w	r2, r7, #12
 8001988:	2301      	movs	r3, #1
 800198a:	2111      	movs	r1, #17
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff fc7f 	bl	8001290 <lsm6dsox_read_reg>
 8001992:	61b8      	str	r0, [r7, #24]
  }

  if (ret == 0)
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d10f      	bne.n	80019ba <lsm6dsox_gy_data_rate_set+0x2da>
  {
    reg.odr_g = (uint8_t) odr_gy;
 800199a:	7ffb      	ldrb	r3, [r7, #31]
 800199c:	f003 030f 	and.w	r3, r3, #15
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	7b3b      	ldrb	r3, [r7, #12]
 80019a4:	f362 1307 	bfi	r3, r2, #4, #4
 80019a8:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 80019aa:	f107 020c 	add.w	r2, r7, #12
 80019ae:	2301      	movs	r3, #1
 80019b0:	2111      	movs	r1, #17
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff fc8a 	bl	80012cc <lsm6dsox_write_reg>
 80019b8:	61b8      	str	r0, [r7, #24]
  }

  return ret;
 80019ba:	69bb      	ldr	r3, [r7, #24]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3720      	adds	r7, #32
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <lsm6dsox_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 80019d0:	f107 0208 	add.w	r2, r7, #8
 80019d4:	2301      	movs	r3, #1
 80019d6:	2112      	movs	r1, #18
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f7ff fc59 	bl	8001290 <lsm6dsox_read_reg>
 80019de:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10f      	bne.n	8001a06 <lsm6dsox_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80019e6:	78fb      	ldrb	r3, [r7, #3]
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	7a3b      	ldrb	r3, [r7, #8]
 80019f0:	f362 1386 	bfi	r3, r2, #6, #1
 80019f4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 80019f6:	f107 0208 	add.w	r2, r7, #8
 80019fa:	2301      	movs	r3, #1
 80019fc:	2112      	movs	r1, #18
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff fc64 	bl	80012cc <lsm6dsox_write_reg>
 8001a04:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001a06:	68fb      	ldr	r3, [r7, #12]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <lsm6dsox_xl_power_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_xl_power_mode_set(const stmdev_ctx_t *ctx,
                                   lsm6dsox_xl_hm_mode_t val)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl5_c_t ctrl5_c;
  lsm6dsox_ctrl6_c_t ctrl6_c;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL5_C, (uint8_t *) &ctrl5_c, 1);
 8001a1c:	f107 0210 	add.w	r2, r7, #16
 8001a20:	2301      	movs	r3, #1
 8001a22:	2114      	movs	r1, #20
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff fc33 	bl	8001290 <lsm6dsox_read_reg>
 8001a2a:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d110      	bne.n	8001a54 <lsm6dsox_xl_power_mode_set+0x44>
  {
    ctrl5_c.xl_ulp_en = ((uint8_t)val & 0x02U) >> 1;
 8001a32:	78fb      	ldrb	r3, [r7, #3]
 8001a34:	085b      	lsrs	r3, r3, #1
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	b2da      	uxtb	r2, r3
 8001a3c:	7c3b      	ldrb	r3, [r7, #16]
 8001a3e:	f362 13c7 	bfi	r3, r2, #7, #1
 8001a42:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL5_C, (uint8_t *) &ctrl5_c, 1);
 8001a44:	f107 0210 	add.w	r2, r7, #16
 8001a48:	2301      	movs	r3, #1
 8001a4a:	2114      	movs	r1, #20
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff fc3d 	bl	80012cc <lsm6dsox_write_reg>
 8001a52:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d107      	bne.n	8001a6a <lsm6dsox_xl_power_mode_set+0x5a>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL6_C, (uint8_t *) &ctrl6_c, 1);
 8001a5a:	f107 020c 	add.w	r2, r7, #12
 8001a5e:	2301      	movs	r3, #1
 8001a60:	2115      	movs	r1, #21
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff fc14 	bl	8001290 <lsm6dsox_read_reg>
 8001a68:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d10f      	bne.n	8001a90 <lsm6dsox_xl_power_mode_set+0x80>
  {
    ctrl6_c.xl_hm_mode = (uint8_t)val & 0x01U;
 8001a70:	78fb      	ldrb	r3, [r7, #3]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	7b3b      	ldrb	r3, [r7, #12]
 8001a7a:	f362 1304 	bfi	r3, r2, #4, #1
 8001a7e:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL6_C, (uint8_t *) &ctrl6_c, 1);
 8001a80:	f107 020c 	add.w	r2, r7, #12
 8001a84:	2301      	movs	r3, #1
 8001a86:	2115      	movs	r1, #21
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff fc1f 	bl	80012cc <lsm6dsox_write_reg>
 8001a8e:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8001a90:	697b      	ldr	r3, [r7, #20]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <lsm6dsox_gy_power_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_gy_power_mode_set(const stmdev_ctx_t *ctx,
                                   lsm6dsox_g_hm_mode_t val)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b084      	sub	sp, #16
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl7_g_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL7_G, (uint8_t *)&reg, 1);
 8001aa6:	f107 0208 	add.w	r2, r7, #8
 8001aaa:	2301      	movs	r3, #1
 8001aac:	2116      	movs	r1, #22
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff fbee 	bl	8001290 <lsm6dsox_read_reg>
 8001ab4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d10f      	bne.n	8001adc <lsm6dsox_gy_power_mode_set+0x42>
  {
    reg.g_hm_mode = (uint8_t)val;
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	7a3b      	ldrb	r3, [r7, #8]
 8001ac6:	f362 13c7 	bfi	r3, r2, #7, #1
 8001aca:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL7_G, (uint8_t *)&reg, 1);
 8001acc:	f107 0208 	add.w	r2, r7, #8
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	2116      	movs	r1, #22
 8001ad4:	6878      	ldr	r0, [r7, #4]
 8001ad6:	f7ff fbf9 	bl	80012cc <lsm6dsox_write_reg>
 8001ada:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001adc:	68fb      	ldr	r3, [r7, #12]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <lsm6dsox_status_reg_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_status_reg_get(const stmdev_ctx_t *ctx,
                                lsm6dsox_status_reg_t *val)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b084      	sub	sp, #16
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_STATUS_REG, (uint8_t *) val, 1);
 8001af0:	2301      	movs	r3, #1
 8001af2:	683a      	ldr	r2, [r7, #0]
 8001af4:	211e      	movs	r1, #30
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff fbca 	bl	8001290 <lsm6dsox_read_reg>
 8001afc:	60f8      	str	r0, [r7, #12]

  return ret;
 8001afe:	68fb      	ldr	r3, [r7, #12]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3710      	adds	r7, #16
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <lsm6dsox_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_OUTX_L_G, buff, 6);
 8001b12:	f107 020c 	add.w	r2, r7, #12
 8001b16:	2306      	movs	r3, #6
 8001b18:	2122      	movs	r1, #34	@ 0x22
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff fbb8 	bl	8001290 <lsm6dsox_read_reg>
 8001b20:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <lsm6dsox_angular_rate_raw_get+0x24>
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	e036      	b.n	8001b9a <lsm6dsox_angular_rate_raw_get+0x92>

  val[0] = (int16_t)buff[1];
 8001b2c:	7b7b      	ldrb	r3, [r7, #13]
 8001b2e:	b21a      	sxth	r2, r3
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	7b3a      	ldrb	r2, [r7, #12]
 8001b42:	4413      	add	r3, r2
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	b21a      	sxth	r2, r3
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001b4c:	7bfa      	ldrb	r2, [r7, #15]
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	3302      	adds	r3, #2
 8001b52:	b212      	sxth	r2, r2
 8001b54:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	3302      	adds	r3, #2
 8001b5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	021b      	lsls	r3, r3, #8
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	7bba      	ldrb	r2, [r7, #14]
 8001b66:	4413      	add	r3, r2
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	3302      	adds	r3, #2
 8001b6e:	b212      	sxth	r2, r2
 8001b70:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001b72:	7c7a      	ldrb	r2, [r7, #17]
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	3304      	adds	r3, #4
 8001b78:	b212      	sxth	r2, r2
 8001b7a:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	3304      	adds	r3, #4
 8001b80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	021b      	lsls	r3, r3, #8
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	7c3a      	ldrb	r2, [r7, #16]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	3304      	adds	r3, #4
 8001b94:	b212      	sxth	r2, r2
 8001b96:	801a      	strh	r2, [r3, #0]

  return ret;
 8001b98:	697b      	ldr	r3, [r7, #20]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3718      	adds	r7, #24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <lsm6dsox_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b086      	sub	sp, #24
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
 8001baa:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_OUTX_L_A, buff, 6);
 8001bac:	f107 020c 	add.w	r2, r7, #12
 8001bb0:	2306      	movs	r3, #6
 8001bb2:	2128      	movs	r1, #40	@ 0x28
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff fb6b 	bl	8001290 <lsm6dsox_read_reg>
 8001bba:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <lsm6dsox_acceleration_raw_get+0x24>
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	e036      	b.n	8001c34 <lsm6dsox_acceleration_raw_get+0x92>

  val[0] = (int16_t)buff[1];
 8001bc6:	7b7b      	ldrb	r3, [r7, #13]
 8001bc8:	b21a      	sxth	r2, r3
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	021b      	lsls	r3, r3, #8
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	7b3a      	ldrb	r2, [r7, #12]
 8001bdc:	4413      	add	r3, r2
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	b21a      	sxth	r2, r3
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001be6:	7bfa      	ldrb	r2, [r7, #15]
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	3302      	adds	r3, #2
 8001bec:	b212      	sxth	r2, r2
 8001bee:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	3302      	adds	r3, #2
 8001bf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	021b      	lsls	r3, r3, #8
 8001bfc:	b29b      	uxth	r3, r3
 8001bfe:	7bba      	ldrb	r2, [r7, #14]
 8001c00:	4413      	add	r3, r2
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	3302      	adds	r3, #2
 8001c08:	b212      	sxth	r2, r2
 8001c0a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001c0c:	7c7a      	ldrb	r2, [r7, #17]
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	3304      	adds	r3, #4
 8001c12:	b212      	sxth	r2, r2
 8001c14:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	3304      	adds	r3, #4
 8001c1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	021b      	lsls	r3, r3, #8
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	7c3a      	ldrb	r2, [r7, #16]
 8001c26:	4413      	add	r3, r2
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	b212      	sxth	r2, r2
 8001c30:	801a      	strh	r2, [r3, #0]

  return ret;
 8001c32:	697b      	ldr	r3, [r7, #20]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <lsm6dsox_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_mem_bank_set(const stmdev_ctx_t *ctx,
                              lsm6dsox_reg_access_t val)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_FUNC_CFG_ACCESS,
 8001c48:	f107 0208 	add.w	r2, r7, #8
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	2101      	movs	r1, #1
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff fb1d 	bl	8001290 <lsm6dsox_read_reg>
 8001c56:	60f8      	str	r0, [r7, #12]
                          (uint8_t *)&reg, 1);

  if (ret == 0)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d10f      	bne.n	8001c7e <lsm6dsox_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 8001c5e:	78fb      	ldrb	r3, [r7, #3]
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	7a3b      	ldrb	r3, [r7, #8]
 8001c68:	f362 1387 	bfi	r3, r2, #6, #2
 8001c6c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_FUNC_CFG_ACCESS,
 8001c6e:	f107 0208 	add.w	r2, r7, #8
 8001c72:	2301      	movs	r3, #1
 8001c74:	2101      	movs	r1, #1
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff fb28 	bl	80012cc <lsm6dsox_write_reg>
 8001c7c:	60f8      	str	r0, [r7, #12]
                             (uint8_t *)&reg, 1);
  }

  return ret;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3710      	adds	r7, #16
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <lsm6dsox_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_WHO_AM_I, buff, 1);
 8001c92:	2301      	movs	r3, #1
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	210f      	movs	r1, #15
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7ff faf9 	bl	8001290 <lsm6dsox_read_reg>
 8001c9e:	60f8      	str	r0, [r7, #12]

  return ret;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <lsm6dsox_reset_set>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b084      	sub	sp, #16
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 8001cb6:	f107 0208 	add.w	r2, r7, #8
 8001cba:	2301      	movs	r3, #1
 8001cbc:	2112      	movs	r1, #18
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7ff fae6 	bl	8001290 <lsm6dsox_read_reg>
 8001cc4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10f      	bne.n	8001cec <lsm6dsox_reset_set+0x42>
  {
    reg.sw_reset = val;
 8001ccc:	78fb      	ldrb	r3, [r7, #3]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	7a3b      	ldrb	r3, [r7, #8]
 8001cd6:	f362 0300 	bfi	r3, r2, #0, #1
 8001cda:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 8001cdc:	f107 0208 	add.w	r2, r7, #8
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	2112      	movs	r1, #18
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff faf1 	bl	80012cc <lsm6dsox_write_reg>
 8001cea:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001cec:	68fb      	ldr	r3, [r7, #12]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <lsm6dsox_reset_get>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	6039      	str	r1, [r7, #0]
  lsm6dsox_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 8001d00:	f107 0208 	add.w	r2, r7, #8
 8001d04:	2301      	movs	r3, #1
 8001d06:	2112      	movs	r1, #18
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f7ff fac1 	bl	8001290 <lsm6dsox_read_reg>
 8001d0e:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <lsm6dsox_reset_get+0x24>
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	e007      	b.n	8001d2a <lsm6dsox_reset_get+0x34>

  *val = reg.sw_reset;
 8001d1a:	7a3b      	ldrb	r3, [r7, #8]
 8001d1c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	461a      	mov	r2, r3
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	701a      	strb	r2, [r3, #0]

  return ret;
 8001d28:	68fb      	ldr	r3, [r7, #12]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <lsm6dsox_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_fsm_enable_get(const stmdev_ctx_t *ctx,
                                lsm6dsox_emb_fsm_enable_t *val)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b084      	sub	sp, #16
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
 8001d3a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 8001d3c:	2102      	movs	r1, #2
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff ff7c 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001d44:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d106      	bne.n	8001d5a <lsm6dsox_fsm_enable_get+0x28>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_FSM_ENABLE_A, (uint8_t *) val,
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	2146      	movs	r1, #70	@ 0x46
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff fa9c 	bl	8001290 <lsm6dsox_read_reg>
 8001d58:	60f8      	str	r0, [r7, #12]
                            2);
  }

  ret += lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f7ff ff6d 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001d62:	4602      	mov	r2, r0
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	4413      	add	r3, r2
 8001d68:	60fb      	str	r3, [r7, #12]

  return ret;
 8001d6a:	68fb      	ldr	r3, [r7, #12]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <lsm6dsox_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_fsm_data_rate_get(const stmdev_ctx_t *ctx,
                                   lsm6dsox_fsm_odr_t *val)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  lsm6dsox_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 8001d7e:	2102      	movs	r1, #2
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ff5b 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001d86:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d107      	bne.n	8001d9e <lsm6dsox_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_ODR_CFG_B,
 8001d8e:	f107 0208 	add.w	r2, r7, #8
 8001d92:	2301      	movs	r3, #1
 8001d94:	215f      	movs	r1, #95	@ 0x5f
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff fa7a 	bl	8001290 <lsm6dsox_read_reg>
 8001d9c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d125      	bne.n	8001df0 <lsm6dsox_fsm_data_rate_get+0x7c>
  {
    switch (reg.fsm_odr)
 8001da4:	7a3b      	ldrb	r3, [r7, #8]
 8001da6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d81b      	bhi.n	8001de8 <lsm6dsox_fsm_data_rate_get+0x74>
 8001db0:	a201      	add	r2, pc, #4	@ (adr r2, 8001db8 <lsm6dsox_fsm_data_rate_get+0x44>)
 8001db2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001db6:	bf00      	nop
 8001db8:	08001dc9 	.word	0x08001dc9
 8001dbc:	08001dd1 	.word	0x08001dd1
 8001dc0:	08001dd9 	.word	0x08001dd9
 8001dc4:	08001de1 	.word	0x08001de1
    {
      case LSM6DSOX_ODR_FSM_12Hz5:
        *val = LSM6DSOX_ODR_FSM_12Hz5;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
        break;
 8001dce:	e00f      	b.n	8001df0 <lsm6dsox_fsm_data_rate_get+0x7c>

      case LSM6DSOX_ODR_FSM_26Hz:
        *val = LSM6DSOX_ODR_FSM_26Hz;
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	701a      	strb	r2, [r3, #0]
        break;
 8001dd6:	e00b      	b.n	8001df0 <lsm6dsox_fsm_data_rate_get+0x7c>

      case LSM6DSOX_ODR_FSM_52Hz:
        *val = LSM6DSOX_ODR_FSM_52Hz;
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	2202      	movs	r2, #2
 8001ddc:	701a      	strb	r2, [r3, #0]
        break;
 8001dde:	e007      	b.n	8001df0 <lsm6dsox_fsm_data_rate_get+0x7c>

      case LSM6DSOX_ODR_FSM_104Hz:
        *val = LSM6DSOX_ODR_FSM_104Hz;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	2203      	movs	r2, #3
 8001de4:	701a      	strb	r2, [r3, #0]
        break;
 8001de6:	e003      	b.n	8001df0 <lsm6dsox_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSOX_ODR_FSM_12Hz5;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
        break;
 8001dee:	bf00      	nop
    }
  }

  ret += lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 8001df0:	2100      	movs	r1, #0
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f7ff ff22 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	60fb      	str	r3, [r7, #12]

  return ret;
 8001e00:	68fb      	ldr	r3, [r7, #12]
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3710      	adds	r7, #16
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop

08001e0c <lsm6dsox_mlc_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_mlc_data_rate_get(const stmdev_ctx_t *ctx,
                                   lsm6dsox_mlc_odr_t *val)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  lsm6dsox_emb_func_odr_cfg_c_t reg;
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 8001e16:	2102      	movs	r1, #2
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff ff0f 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001e1e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d107      	bne.n	8001e36 <lsm6dsox_mlc_data_rate_get+0x2a>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_ODR_CFG_C,
 8001e26:	f107 0208 	add.w	r2, r7, #8
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	2160      	movs	r1, #96	@ 0x60
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7ff fa2e 	bl	8001290 <lsm6dsox_read_reg>
 8001e34:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d125      	bne.n	8001e88 <lsm6dsox_mlc_data_rate_get+0x7c>
  {
    switch (reg.mlc_odr)
 8001e3c:	7a3b      	ldrb	r3, [r7, #8]
 8001e3e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b03      	cmp	r3, #3
 8001e46:	d81b      	bhi.n	8001e80 <lsm6dsox_mlc_data_rate_get+0x74>
 8001e48:	a201      	add	r2, pc, #4	@ (adr r2, 8001e50 <lsm6dsox_mlc_data_rate_get+0x44>)
 8001e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4e:	bf00      	nop
 8001e50:	08001e61 	.word	0x08001e61
 8001e54:	08001e69 	.word	0x08001e69
 8001e58:	08001e71 	.word	0x08001e71
 8001e5c:	08001e79 	.word	0x08001e79
    {
      case LSM6DSOX_ODR_PRGS_12Hz5:
        *val = LSM6DSOX_ODR_PRGS_12Hz5;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	2200      	movs	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]
        break;
 8001e66:	e00f      	b.n	8001e88 <lsm6dsox_mlc_data_rate_get+0x7c>

      case LSM6DSOX_ODR_PRGS_26Hz:
        *val = LSM6DSOX_ODR_PRGS_26Hz;
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	701a      	strb	r2, [r3, #0]
        break;
 8001e6e:	e00b      	b.n	8001e88 <lsm6dsox_mlc_data_rate_get+0x7c>

      case LSM6DSOX_ODR_PRGS_52Hz:
        *val = LSM6DSOX_ODR_PRGS_52Hz;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	2202      	movs	r2, #2
 8001e74:	701a      	strb	r2, [r3, #0]
        break;
 8001e76:	e007      	b.n	8001e88 <lsm6dsox_mlc_data_rate_get+0x7c>

      case LSM6DSOX_ODR_PRGS_104Hz:
        *val = LSM6DSOX_ODR_PRGS_104Hz;
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	2203      	movs	r2, #3
 8001e7c:	701a      	strb	r2, [r3, #0]
        break;
 8001e7e:	e003      	b.n	8001e88 <lsm6dsox_mlc_data_rate_get+0x7c>

      default:
        *val = LSM6DSOX_ODR_PRGS_12Hz5;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]
        break;
 8001e86:	bf00      	nop
    }
  }

  ret += lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 8001e88:	2100      	movs	r1, #0
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7ff fed6 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001e90:	4602      	mov	r2, r0
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4413      	add	r3, r2
 8001e96:	60fb      	str	r3, [r7, #12]

  return ret;
 8001e98:	68fb      	ldr	r3, [r7, #12]
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop

08001ea4 <lsm6dsox_embedded_sens_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_embedded_sens_get(const stmdev_ctx_t *ctx,
                                   lsm6dsox_emb_sens_t *emb_sens)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
  lsm6dsox_emb_func_en_a_t emb_func_en_a;
  lsm6dsox_emb_func_en_b_t emb_func_en_b;
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 8001eae:	2102      	movs	r1, #2
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff fec3 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001eb6:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d107      	bne.n	8001ece <lsm6dsox_embedded_sens_get+0x2a>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_EN_A,
 8001ebe:	f107 0210 	add.w	r2, r7, #16
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	2104      	movs	r1, #4
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7ff f9e2 	bl	8001290 <lsm6dsox_read_reg>
 8001ecc:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&emb_func_en_a, 1);
  }

  if (ret == 0)
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d107      	bne.n	8001ee4 <lsm6dsox_embedded_sens_get+0x40>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_EN_B,
 8001ed4:	f107 020c 	add.w	r2, r7, #12
 8001ed8:	2301      	movs	r3, #1
 8001eda:	2105      	movs	r1, #5
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff f9d7 	bl	8001290 <lsm6dsox_read_reg>
 8001ee2:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&emb_func_en_b, 1);
  }

  if (ret == 0)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d135      	bne.n	8001f56 <lsm6dsox_embedded_sens_get+0xb2>
  {
    emb_sens->mlc = emb_func_en_b.mlc_en;
 8001eea:	7b3b      	ldrb	r3, [r7, #12]
 8001eec:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001ef0:	b2d9      	uxtb	r1, r3
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	7813      	ldrb	r3, [r2, #0]
 8001ef6:	f361 03c3 	bfi	r3, r1, #3, #1
 8001efa:	7013      	strb	r3, [r2, #0]
    emb_sens->fsm = emb_func_en_b.fsm_en;
 8001efc:	7b3b      	ldrb	r3, [r7, #12]
 8001efe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001f02:	b2d9      	uxtb	r1, r3
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	7813      	ldrb	r3, [r2, #0]
 8001f08:	f361 1304 	bfi	r3, r1, #4, #1
 8001f0c:	7013      	strb	r3, [r2, #0]
    emb_sens->tilt = emb_func_en_a.tilt_en;
 8001f0e:	7c3b      	ldrb	r3, [r7, #16]
 8001f10:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001f14:	b2d9      	uxtb	r1, r3
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	7813      	ldrb	r3, [r2, #0]
 8001f1a:	f361 0341 	bfi	r3, r1, #1, #1
 8001f1e:	7013      	strb	r3, [r2, #0]
    emb_sens->step = emb_func_en_a.pedo_en;
 8001f20:	7c3b      	ldrb	r3, [r7, #16]
 8001f22:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001f26:	b2d9      	uxtb	r1, r3
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	7813      	ldrb	r3, [r2, #0]
 8001f2c:	f361 0382 	bfi	r3, r1, #2, #1
 8001f30:	7013      	strb	r3, [r2, #0]
    emb_sens->sig_mot = emb_func_en_a.sign_motion_en;
 8001f32:	7c3b      	ldrb	r3, [r7, #16]
 8001f34:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001f38:	b2d9      	uxtb	r1, r3
 8001f3a:	683a      	ldr	r2, [r7, #0]
 8001f3c:	7813      	ldrb	r3, [r2, #0]
 8001f3e:	f361 0300 	bfi	r3, r1, #0, #1
 8001f42:	7013      	strb	r3, [r2, #0]
    emb_sens->fifo_compr = emb_func_en_b.fifo_compr_en;
 8001f44:	7b3b      	ldrb	r3, [r7, #12]
 8001f46:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001f4a:	b2d9      	uxtb	r1, r3
 8001f4c:	683a      	ldr	r2, [r7, #0]
 8001f4e:	7813      	ldrb	r3, [r2, #0]
 8001f50:	f361 1345 	bfi	r3, r1, #5, #1
 8001f54:	7013      	strb	r3, [r2, #0]
  }

  ret += lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 8001f56:	2100      	movs	r1, #0
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff fe6f 	bl	8001c3c <lsm6dsox_mem_bank_set>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	4413      	add	r3, r2
 8001f64:	617b      	str	r3, [r7, #20]

  return ret;
 8001f66:	697b      	ldr	r3, [r7, #20]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <platform_write>:
 * @param  bufp: Pointer to data buffer
 * @param  len: Number of bytes to write
 * @retval 0 on success, -1 on error
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08a      	sub	sp, #40	@ 0x28
 8001f74:	af04      	add	r7, sp, #16
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	607a      	str	r2, [r7, #4]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	72fb      	strb	r3, [r7, #11]
 8001f80:	4613      	mov	r3, r2
 8001f82:	813b      	strh	r3, [r7, #8]
  uint8_t device_addr = (uint8_t)(uintptr_t)handle;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	75fb      	strb	r3, [r7, #23]

  if (HAL_I2C_Mem_Write(&hi2c2, device_addr, reg, I2C_MEMADD_SIZE_8BIT,
 8001f88:	7dfb      	ldrb	r3, [r7, #23]
 8001f8a:	b299      	uxth	r1, r3
 8001f8c:	7afb      	ldrb	r3, [r7, #11]
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f94:	9302      	str	r3, [sp, #8]
 8001f96:	893b      	ldrh	r3, [r7, #8]
 8001f98:	9301      	str	r3, [sp, #4]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	9300      	str	r3, [sp, #0]
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	4806      	ldr	r0, [pc, #24]	@ (8001fbc <platform_write+0x4c>)
 8001fa2:	f002 f819 	bl	8003fd8 <HAL_I2C_Mem_Write>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d002      	beq.n	8001fb2 <platform_write+0x42>
                        (uint8_t*)bufp, len, 1000) != HAL_OK)
  {
    return -1;
 8001fac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001fb0:	e000      	b.n	8001fb4 <platform_write+0x44>
  }
  return 0;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000208 	.word	0x20000208

08001fc0 <platform_read>:
 * @param  bufp: Pointer to data buffer
 * @param  len: Number of bytes to read
 * @retval 0 on success, -1 on error
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af04      	add	r7, sp, #16
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	607a      	str	r2, [r7, #4]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	460b      	mov	r3, r1
 8001fce:	72fb      	strb	r3, [r7, #11]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	813b      	strh	r3, [r7, #8]
  uint8_t device_addr = (uint8_t)(uintptr_t)handle;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	75fb      	strb	r3, [r7, #23]

  if (HAL_I2C_Mem_Read(&hi2c2, device_addr, reg, I2C_MEMADD_SIZE_8BIT,
 8001fd8:	7dfb      	ldrb	r3, [r7, #23]
 8001fda:	b299      	uxth	r1, r3
 8001fdc:	7afb      	ldrb	r3, [r7, #11]
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fe4:	9302      	str	r3, [sp, #8]
 8001fe6:	893b      	ldrh	r3, [r7, #8]
 8001fe8:	9301      	str	r3, [sp, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	2301      	movs	r3, #1
 8001ff0:	4806      	ldr	r0, [pc, #24]	@ (800200c <platform_read+0x4c>)
 8001ff2:	f002 f905 	bl	8004200 <HAL_I2C_Mem_Read>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d002      	beq.n	8002002 <platform_read+0x42>
                       bufp, len, 1000) != HAL_OK)
  {
    return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002000:	e000      	b.n	8002004 <platform_read+0x44>
  }
  return 0;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000208 	.word	0x20000208

08002010 <LSM6DSOX_Init>:
/**
 * @brief  Initialize LSM6DSOX 6-axis IMU (Accelerometer + Gyroscope)
 * @retval 1 if initialization successful, 0 if device not found or error
 */
static uint8_t LSM6DSOX_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
  uint8_t whoamI = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	71fb      	strb	r3, [r7, #7]

  /* Initialize sensor context */
  lsm6dsox_ctx.write_reg = platform_write;
 800201a:	4b24      	ldr	r3, [pc, #144]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 800201c:	4a24      	ldr	r2, [pc, #144]	@ (80020b0 <LSM6DSOX_Init+0xa0>)
 800201e:	601a      	str	r2, [r3, #0]
  lsm6dsox_ctx.read_reg = platform_read;
 8002020:	4b22      	ldr	r3, [pc, #136]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 8002022:	4a24      	ldr	r2, [pc, #144]	@ (80020b4 <LSM6DSOX_Init+0xa4>)
 8002024:	605a      	str	r2, [r3, #4]
  lsm6dsox_ctx.mdelay = HAL_Delay;
 8002026:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 8002028:	4a23      	ldr	r2, [pc, #140]	@ (80020b8 <LSM6DSOX_Init+0xa8>)
 800202a:	609a      	str	r2, [r3, #8]
  lsm6dsox_ctx.handle = (void*)(uintptr_t)LSM6DSOX_I2C_ADDR;
 800202c:	4b1f      	ldr	r3, [pc, #124]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 800202e:	22d4      	movs	r2, #212	@ 0xd4
 8002030:	60da      	str	r2, [r3, #12]

  /* Check device ID */
  if (lsm6dsox_device_id_get(&lsm6dsox_ctx, &whoamI) != 0)
 8002032:	1dfb      	adds	r3, r7, #7
 8002034:	4619      	mov	r1, r3
 8002036:	481d      	ldr	r0, [pc, #116]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 8002038:	f7ff fe26 	bl	8001c88 <lsm6dsox_device_id_get>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <LSM6DSOX_Init+0x36>
  {
    return 0;  // Communication error
 8002042:	2300      	movs	r3, #0
 8002044:	e02d      	b.n	80020a2 <LSM6DSOX_Init+0x92>
  }

  if (whoamI != LSM6DSOX_ID)
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	2b6c      	cmp	r3, #108	@ 0x6c
 800204a:	d001      	beq.n	8002050 <LSM6DSOX_Init+0x40>
  {
    return 0;  // Device not found
 800204c:	2300      	movs	r3, #0
 800204e:	e028      	b.n	80020a2 <LSM6DSOX_Init+0x92>
  }

  /* Reset device */
  lsm6dsox_reset_set(&lsm6dsox_ctx, PROPERTY_ENABLE);
 8002050:	2101      	movs	r1, #1
 8002052:	4816      	ldr	r0, [pc, #88]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 8002054:	f7ff fe29 	bl	8001caa <lsm6dsox_reset_set>
  uint8_t rst;
  do {
    lsm6dsox_reset_get(&lsm6dsox_ctx, &rst);
 8002058:	1dbb      	adds	r3, r7, #6
 800205a:	4619      	mov	r1, r3
 800205c:	4813      	ldr	r0, [pc, #76]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 800205e:	f7ff fe4a 	bl	8001cf6 <lsm6dsox_reset_get>
  } while (rst);
 8002062:	79bb      	ldrb	r3, [r7, #6]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d1f7      	bne.n	8002058 <LSM6DSOX_Init+0x48>

  /* Enable Block Data Update */
  lsm6dsox_block_data_update_set(&lsm6dsox_ctx, PROPERTY_ENABLE);
 8002068:	2101      	movs	r1, #1
 800206a:	4810      	ldr	r0, [pc, #64]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 800206c:	f7ff fcaa 	bl	80019c4 <lsm6dsox_block_data_update_set>
  lsm6dsox_gy_data_rate_set(&lsm6dsox_ctx, LSM6DSOX_GY_ODR_52Hz);
  lsm6dsox_xl_power_mode_set(&lsm6dsox_ctx, LSM6DSOX_LOW_NORMAL_POWER_MD);
  lsm6dsox_gy_power_mode_set(&lsm6dsox_ctx, LSM6DSOX_GY_NORMAL);
#elif (IMU_PERFORMANCE_MODE == 2)
  /* Mode 2: High Performance - 1.667 kHz ODR, high performance mode */
  lsm6dsox_xl_data_rate_set(&lsm6dsox_ctx, LSM6DSOX_XL_ODR_1667Hz);
 8002070:	2108      	movs	r1, #8
 8002072:	480e      	ldr	r0, [pc, #56]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 8002074:	f7ff f99e 	bl	80013b4 <lsm6dsox_xl_data_rate_set>
  lsm6dsox_gy_data_rate_set(&lsm6dsox_ctx, LSM6DSOX_GY_ODR_1667Hz);
 8002078:	2108      	movs	r1, #8
 800207a:	480c      	ldr	r0, [pc, #48]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 800207c:	f7ff fb30 	bl	80016e0 <lsm6dsox_gy_data_rate_set>
  lsm6dsox_xl_power_mode_set(&lsm6dsox_ctx, LSM6DSOX_HIGH_PERFORMANCE_MD);
 8002080:	2100      	movs	r1, #0
 8002082:	480a      	ldr	r0, [pc, #40]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 8002084:	f7ff fcc4 	bl	8001a10 <lsm6dsox_xl_power_mode_set>
  lsm6dsox_gy_power_mode_set(&lsm6dsox_ctx, LSM6DSOX_GY_HIGH_PERFORMANCE);
 8002088:	2100      	movs	r1, #0
 800208a:	4808      	ldr	r0, [pc, #32]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 800208c:	f7ff fd05 	bl	8001a9a <lsm6dsox_gy_power_mode_set>
#endif

  /* Set full-scale ranges */
  lsm6dsox_xl_full_scale_set(&lsm6dsox_ctx, LSM6DSOX_4g);
 8002090:	2102      	movs	r1, #2
 8002092:	4806      	ldr	r0, [pc, #24]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 8002094:	f7ff f968 	bl	8001368 <lsm6dsox_xl_full_scale_set>
  lsm6dsox_gy_full_scale_set(&lsm6dsox_ctx, LSM6DSOX_2000dps);
 8002098:	2106      	movs	r1, #6
 800209a:	4804      	ldr	r0, [pc, #16]	@ (80020ac <LSM6DSOX_Init+0x9c>)
 800209c:	f7ff fafa 	bl	8001694 <lsm6dsox_gy_full_scale_set>

  return 1;  // Initialization successful
 80020a0:	2301      	movs	r3, #1
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	200003d0 	.word	0x200003d0
 80020b0:	08001f71 	.word	0x08001f71
 80020b4:	08001fc1 	.word	0x08001fc1
 80020b8:	08003631 	.word	0x08003631

080020bc <LSM6DSOX_ReadData>:
#if ENABLE_LSM6DSOX
/**
 * @brief  Read data from LSM6DSOX (Accelerometer + Gyroscope)
 */
static void LSM6DSOX_ReadData(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
  lsm6dsox_status_reg_t status;

  /* Check if new data is available */
  lsm6dsox_status_reg_get(&lsm6dsox_ctx, &status);
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	4619      	mov	r1, r3
 80020c6:	480d      	ldr	r0, [pc, #52]	@ (80020fc <LSM6DSOX_ReadData+0x40>)
 80020c8:	f7ff fd0d 	bl	8001ae6 <lsm6dsox_status_reg_get>

  if (status.xlda || status.gda)
 80020cc:	793b      	ldrb	r3, [r7, #4]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <LSM6DSOX_ReadData+0x28>
 80020d8:	793b      	ldrb	r3, [r7, #4]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d007      	beq.n	80020f4 <LSM6DSOX_ReadData+0x38>
  {
    /* Read accelerometer and gyroscope data (6 bytes each) */
    lsm6dsox_acceleration_raw_get(&lsm6dsox_ctx, lsm6dsox_accel_raw);
 80020e4:	4906      	ldr	r1, [pc, #24]	@ (8002100 <LSM6DSOX_ReadData+0x44>)
 80020e6:	4805      	ldr	r0, [pc, #20]	@ (80020fc <LSM6DSOX_ReadData+0x40>)
 80020e8:	f7ff fd5b 	bl	8001ba2 <lsm6dsox_acceleration_raw_get>
    lsm6dsox_angular_rate_raw_get(&lsm6dsox_ctx, lsm6dsox_gyro_raw);
 80020ec:	4905      	ldr	r1, [pc, #20]	@ (8002104 <LSM6DSOX_ReadData+0x48>)
 80020ee:	4803      	ldr	r0, [pc, #12]	@ (80020fc <LSM6DSOX_ReadData+0x40>)
 80020f0:	f7ff fd0a 	bl	8001b08 <lsm6dsox_angular_rate_raw_get>
  }
}
 80020f4:	bf00      	nop
 80020f6:	3708      	adds	r7, #8
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	200003d0 	.word	0x200003d0
 8002100:	200003f0 	.word	0x200003f0
 8002104:	200003f8 	.word	0x200003f8

08002108 <ADXL362_ReadDataWrapper>:

/**
 * @brief  Read data from ADXL362 (Accelerometer via SPI)
 */
static void ADXL362_ReadDataWrapper(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* ADXL362 sampling rate depends on IMU_PERFORMANCE_MODE:
   * Mode 0: Wakeup mode (6 Hz, ultralow noise)
   * Mode 1: Measurement mode (100 Hz, normal noise) */
  /* Using full 12-bit resolution from 16-bit registers */
  ADXL362_ReadData(&adxl362_ctx, adxl362_accel_raw);
 800210c:	4902      	ldr	r1, [pc, #8]	@ (8002118 <ADXL362_ReadDataWrapper+0x10>)
 800210e:	4803      	ldr	r0, [pc, #12]	@ (800211c <ADXL362_ReadDataWrapper+0x14>)
 8002110:	f7ff f84f 	bl	80011b2 <ADXL362_ReadData>
}
 8002114:	bf00      	nop
 8002116:	bd80      	pop	{r7, pc}
 8002118:	20000400 	.word	0x20000400
 800211c:	200003e4 	.word	0x200003e4

08002120 <Get_Microseconds>:
/**
 * @brief  Get microsecond timestamp from TIM2
 * @retval Current timestamp in microseconds
 */
static uint32_t Get_Microseconds(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  return __HAL_TIM_GET_COUNTER(&htim2);
 8002124:	4b03      	ldr	r3, [pc, #12]	@ (8002134 <Get_Microseconds+0x14>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800212a:	4618      	mov	r0, r3
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	200002ec 	.word	0x200002ec

08002138 <tx_com>:
 * @brief  Transmit data via UART (USART1 at 1Mbit)
 * @param  tx_buffer: Pointer to data buffer
 * @param  len: Number of bytes to transmit
 */
static void tx_com(uint8_t *tx_buffer, uint16_t len)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	807b      	strh	r3, [r7, #2]
  HAL_UART_Transmit(&huart1, tx_buffer, len, HAL_MAX_DELAY);
 8002144:	887a      	ldrh	r2, [r7, #2]
 8002146:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4803      	ldr	r0, [pc, #12]	@ (800215c <tx_com+0x24>)
 800214e:	f008 fbb1 	bl	800a8b4 <HAL_UART_Transmit>
}
 8002152:	bf00      	nop
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000338 	.word	0x20000338

08002160 <I2C_Scan>:

/**
 * @brief  Scan I2C bus for devices and print results
 */
static void I2C_Scan(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b0a2      	sub	sp, #136	@ 0x88
 8002164:	af00      	add	r7, sp, #0
  char buffer[128];
  uint8_t devices_found = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

  snprintf(buffer, sizeof(buffer), "\r\n=== I2C Bus Scan ===\r\n");
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	4a68      	ldr	r2, [pc, #416]	@ (8002310 <I2C_Scan+0x1b0>)
 8002170:	2180      	movs	r1, #128	@ 0x80
 8002172:	4618      	mov	r0, r3
 8002174:	f009 ff62 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 8002178:	1d3b      	adds	r3, r7, #4
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f888 	bl	8000290 <strlen>
 8002180:	4603      	mov	r3, r0
 8002182:	b29a      	uxth	r2, r3
 8002184:	1d3b      	adds	r3, r7, #4
 8002186:	4611      	mov	r1, r2
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ffd5 	bl	8002138 <tx_com>

  snprintf(buffer, sizeof(buffer), "Scanning I2C2 (0x08 to 0x77)...\r\n");
 800218e:	1d3b      	adds	r3, r7, #4
 8002190:	4a60      	ldr	r2, [pc, #384]	@ (8002314 <I2C_Scan+0x1b4>)
 8002192:	2180      	movs	r1, #128	@ 0x80
 8002194:	4618      	mov	r0, r3
 8002196:	f009 ff51 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 800219a:	1d3b      	adds	r3, r7, #4
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f877 	bl	8000290 <strlen>
 80021a2:	4603      	mov	r3, r0
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	1d3b      	adds	r3, r7, #4
 80021a8:	4611      	mov	r1, r2
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ffc4 	bl	8002138 <tx_com>

  for (uint8_t addr = 0x08; addr <= 0x77; addr++)
 80021b0:	2308      	movs	r3, #8
 80021b2:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80021b6:	e069      	b.n	800228c <I2C_Scan+0x12c>
  {
    /* Try to communicate with device at this address */
    if (HAL_I2C_IsDeviceReady(&hi2c2, addr << 1, 1, 10) == HAL_OK)
 80021b8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80021bc:	b29b      	uxth	r3, r3
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	b299      	uxth	r1, r3
 80021c2:	230a      	movs	r3, #10
 80021c4:	2201      	movs	r2, #1
 80021c6:	4854      	ldr	r0, [pc, #336]	@ (8002318 <I2C_Scan+0x1b8>)
 80021c8:	f002 f934 	bl	8004434 <HAL_I2C_IsDeviceReady>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d157      	bne.n	8002282 <I2C_Scan+0x122>
    {
      snprintf(buffer, sizeof(buffer), "  Found device at 0x%02X", addr);
 80021d2:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80021d6:	1d38      	adds	r0, r7, #4
 80021d8:	4a50      	ldr	r2, [pc, #320]	@ (800231c <I2C_Scan+0x1bc>)
 80021da:	2180      	movs	r1, #128	@ 0x80
 80021dc:	f009 ff2e 	bl	800c03c <sniprintf>
      tx_com((uint8_t*)buffer, strlen(buffer));
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f854 	bl	8000290 <strlen>
 80021e8:	4603      	mov	r3, r0
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	1d3b      	adds	r3, r7, #4
 80021ee:	4611      	mov	r1, r2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff ffa1 	bl	8002138 <tx_com>

      /* Identify known devices */
      if (addr == 0x6B)
 80021f6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80021fa:	2b6b      	cmp	r3, #107	@ 0x6b
 80021fc:	d106      	bne.n	800220c <I2C_Scan+0xac>
      {
        snprintf(buffer, sizeof(buffer), " (LSM6DSV - 6-axis IMU)\r\n");
 80021fe:	1d3b      	adds	r3, r7, #4
 8002200:	4a47      	ldr	r2, [pc, #284]	@ (8002320 <I2C_Scan+0x1c0>)
 8002202:	2180      	movs	r1, #128	@ 0x80
 8002204:	4618      	mov	r0, r3
 8002206:	f009 ff19 	bl	800c03c <sniprintf>
 800220a:	e02a      	b.n	8002262 <I2C_Scan+0x102>
      }
      else if (addr == 0x19)
 800220c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002210:	2b19      	cmp	r3, #25
 8002212:	d106      	bne.n	8002222 <I2C_Scan+0xc2>
      {
        snprintf(buffer, sizeof(buffer), " (LIS2DW12 - 3-axis Accel)\r\n");
 8002214:	1d3b      	adds	r3, r7, #4
 8002216:	4a43      	ldr	r2, [pc, #268]	@ (8002324 <I2C_Scan+0x1c4>)
 8002218:	2180      	movs	r1, #128	@ 0x80
 800221a:	4618      	mov	r0, r3
 800221c:	f009 ff0e 	bl	800c03c <sniprintf>
 8002220:	e01f      	b.n	8002262 <I2C_Scan+0x102>
      }
      else if (addr == 0x6A || addr == 0x6C)
 8002222:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002226:	2b6a      	cmp	r3, #106	@ 0x6a
 8002228:	d003      	beq.n	8002232 <I2C_Scan+0xd2>
 800222a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800222e:	2b6c      	cmp	r3, #108	@ 0x6c
 8002230:	d106      	bne.n	8002240 <I2C_Scan+0xe0>
      {
        snprintf(buffer, sizeof(buffer), " (LSM6DSV/LSM6DSOX - 6-axis IMU)\r\n");
 8002232:	1d3b      	adds	r3, r7, #4
 8002234:	4a3c      	ldr	r2, [pc, #240]	@ (8002328 <I2C_Scan+0x1c8>)
 8002236:	2180      	movs	r1, #128	@ 0x80
 8002238:	4618      	mov	r0, r3
 800223a:	f009 feff 	bl	800c03c <sniprintf>
 800223e:	e010      	b.n	8002262 <I2C_Scan+0x102>
      }
      else if (addr == 0x18)
 8002240:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002244:	2b18      	cmp	r3, #24
 8002246:	d106      	bne.n	8002256 <I2C_Scan+0xf6>
      {
        snprintf(buffer, sizeof(buffer), " (Possible LIS2DW12 alternate)\r\n");
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	4a38      	ldr	r2, [pc, #224]	@ (800232c <I2C_Scan+0x1cc>)
 800224c:	2180      	movs	r1, #128	@ 0x80
 800224e:	4618      	mov	r0, r3
 8002250:	f009 fef4 	bl	800c03c <sniprintf>
 8002254:	e005      	b.n	8002262 <I2C_Scan+0x102>
      }
      else
      {
        snprintf(buffer, sizeof(buffer), " (Unknown device)\r\n");
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	4a35      	ldr	r2, [pc, #212]	@ (8002330 <I2C_Scan+0x1d0>)
 800225a:	2180      	movs	r1, #128	@ 0x80
 800225c:	4618      	mov	r0, r3
 800225e:	f009 feed 	bl	800c03c <sniprintf>
      }
      tx_com((uint8_t*)buffer, strlen(buffer));
 8002262:	1d3b      	adds	r3, r7, #4
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe f813 	bl	8000290 <strlen>
 800226a:	4603      	mov	r3, r0
 800226c:	b29a      	uxth	r2, r3
 800226e:	1d3b      	adds	r3, r7, #4
 8002270:	4611      	mov	r1, r2
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff ff60 	bl	8002138 <tx_com>
      devices_found++;
 8002278:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800227c:	3301      	adds	r3, #1
 800227e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t addr = 0x08; addr <= 0x77; addr++)
 8002282:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002286:	3301      	adds	r3, #1
 8002288:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800228c:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8002290:	2b77      	cmp	r3, #119	@ 0x77
 8002292:	d991      	bls.n	80021b8 <I2C_Scan+0x58>
    }
  }

  if (devices_found == 0)
 8002294:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002298:	2b00      	cmp	r3, #0
 800229a:	d111      	bne.n	80022c0 <I2C_Scan+0x160>
  {
    snprintf(buffer, sizeof(buffer), "  No I2C devices found!\r\n");
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	4a25      	ldr	r2, [pc, #148]	@ (8002334 <I2C_Scan+0x1d4>)
 80022a0:	2180      	movs	r1, #128	@ 0x80
 80022a2:	4618      	mov	r0, r3
 80022a4:	f009 feca 	bl	800c03c <sniprintf>
    tx_com((uint8_t*)buffer, strlen(buffer));
 80022a8:	1d3b      	adds	r3, r7, #4
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fd fff0 	bl	8000290 <strlen>
 80022b0:	4603      	mov	r3, r0
 80022b2:	b29a      	uxth	r2, r3
 80022b4:	1d3b      	adds	r3, r7, #4
 80022b6:	4611      	mov	r1, r2
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff ff3d 	bl	8002138 <tx_com>
 80022be:	e011      	b.n	80022e4 <I2C_Scan+0x184>
  }
  else
  {
    snprintf(buffer, sizeof(buffer), "\r\nTotal devices found: %d\r\n", devices_found);
 80022c0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80022c4:	1d38      	adds	r0, r7, #4
 80022c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002338 <I2C_Scan+0x1d8>)
 80022c8:	2180      	movs	r1, #128	@ 0x80
 80022ca:	f009 feb7 	bl	800c03c <sniprintf>
    tx_com((uint8_t*)buffer, strlen(buffer));
 80022ce:	1d3b      	adds	r3, r7, #4
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fd ffdd 	bl	8000290 <strlen>
 80022d6:	4603      	mov	r3, r0
 80022d8:	b29a      	uxth	r2, r3
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	4611      	mov	r1, r2
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff ff2a 	bl	8002138 <tx_com>
  }

  snprintf(buffer, sizeof(buffer), "===================\r\n\r\n");
 80022e4:	1d3b      	adds	r3, r7, #4
 80022e6:	4a15      	ldr	r2, [pc, #84]	@ (800233c <I2C_Scan+0x1dc>)
 80022e8:	2180      	movs	r1, #128	@ 0x80
 80022ea:	4618      	mov	r0, r3
 80022ec:	f009 fea6 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fd ffcc 	bl	8000290 <strlen>
 80022f8:	4603      	mov	r3, r0
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	1d3b      	adds	r3, r7, #4
 80022fe:	4611      	mov	r1, r2
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff ff19 	bl	8002138 <tx_com>
}
 8002306:	bf00      	nop
 8002308:	3788      	adds	r7, #136	@ 0x88
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	0800faf8 	.word	0x0800faf8
 8002314:	0800fb14 	.word	0x0800fb14
 8002318:	20000208 	.word	0x20000208
 800231c:	0800fb38 	.word	0x0800fb38
 8002320:	0800fb54 	.word	0x0800fb54
 8002324:	0800fb70 	.word	0x0800fb70
 8002328:	0800fb90 	.word	0x0800fb90
 800232c:	0800fbb4 	.word	0x0800fbb4
 8002330:	0800fbd8 	.word	0x0800fbd8
 8002334:	0800fbec 	.word	0x0800fbec
 8002338:	0800fc08 	.word	0x0800fc08
 800233c:	0800fc24 	.word	0x0800fc24

08002340 <Print_IMU_Data>:
/**
 * @brief  Print IMU data with timestamp in selected format
 * @note   Each IMU outputs its own line with format: IMU_ID,timestamp,data...
 */
static void Print_IMU_Data(void)
{
 8002340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002344:	b0da      	sub	sp, #360	@ 0x168
 8002346:	af0c      	add	r7, sp, #48	@ 0x30
  char buffer[256];
  uint32_t timestamp = Get_Microseconds();
 8002348:	f7ff feea 	bl	8002120 <Get_Microseconds>
 800234c:	f8c7 0134 	str.w	r0, [r7, #308]	@ 0x134
  }
#endif

#if ENABLE_LSM6DSOX
  /* LSM6DSOX output: LSM6DSOX,timestamp,ax,ay,az,gx,gy,gz */
  if (imu_status.lsm6dsox_present)
 8002350:	4b68      	ldr	r3, [pc, #416]	@ (80024f4 <Print_IMU_Data+0x1b4>)
 8002352:	785b      	ldrb	r3, [r3, #1]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d079      	beq.n	800244c <Print_IMU_Data+0x10c>
  {
    float lsmox_ax = lsm6dsox_from_fs4_to_mg(lsm6dsox_accel_raw[0]);
 8002358:	4b67      	ldr	r3, [pc, #412]	@ (80024f8 <Print_IMU_Data+0x1b8>)
 800235a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe ffd2 	bl	8001308 <lsm6dsox_from_fs4_to_mg>
 8002364:	ed87 0a4c 	vstr	s0, [r7, #304]	@ 0x130
    float lsmox_ay = lsm6dsox_from_fs4_to_mg(lsm6dsox_accel_raw[1]);
 8002368:	4b63      	ldr	r3, [pc, #396]	@ (80024f8 <Print_IMU_Data+0x1b8>)
 800236a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe ffca 	bl	8001308 <lsm6dsox_from_fs4_to_mg>
 8002374:	ed87 0a4b 	vstr	s0, [r7, #300]	@ 0x12c
    float lsmox_az = lsm6dsox_from_fs4_to_mg(lsm6dsox_accel_raw[2]);
 8002378:	4b5f      	ldr	r3, [pc, #380]	@ (80024f8 <Print_IMU_Data+0x1b8>)
 800237a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800237e:	4618      	mov	r0, r3
 8002380:	f7fe ffc2 	bl	8001308 <lsm6dsox_from_fs4_to_mg>
 8002384:	ed87 0a4a 	vstr	s0, [r7, #296]	@ 0x128
    float lsmox_gx = lsm6dsox_from_fs2000_to_mdps(lsm6dsox_gyro_raw[0]);
 8002388:	4b5c      	ldr	r3, [pc, #368]	@ (80024fc <Print_IMU_Data+0x1bc>)
 800238a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe ffd2 	bl	8001338 <lsm6dsox_from_fs2000_to_mdps>
 8002394:	ed87 0a49 	vstr	s0, [r7, #292]	@ 0x124
    float lsmox_gy = lsm6dsox_from_fs2000_to_mdps(lsm6dsox_gyro_raw[1]);
 8002398:	4b58      	ldr	r3, [pc, #352]	@ (80024fc <Print_IMU_Data+0x1bc>)
 800239a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe ffca 	bl	8001338 <lsm6dsox_from_fs2000_to_mdps>
 80023a4:	ed87 0a48 	vstr	s0, [r7, #288]	@ 0x120
    float lsmox_gz = lsm6dsox_from_fs2000_to_mdps(lsm6dsox_gyro_raw[2]);
 80023a8:	4b54      	ldr	r3, [pc, #336]	@ (80024fc <Print_IMU_Data+0x1bc>)
 80023aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe ffc2 	bl	8001338 <lsm6dsox_from_fs2000_to_mdps>
 80023b4:	ed87 0a47 	vstr	s0, [r7, #284]	@ 0x11c

    snprintf(buffer, sizeof(buffer),
 80023b8:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 80023bc:	f7fe f8d4 	bl	8000568 <__aeabi_f2d>
 80023c0:	4604      	mov	r4, r0
 80023c2:	460d      	mov	r5, r1
 80023c4:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80023c8:	f7fe f8ce 	bl	8000568 <__aeabi_f2d>
 80023cc:	4680      	mov	r8, r0
 80023ce:	4689      	mov	r9, r1
 80023d0:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80023d4:	f7fe f8c8 	bl	8000568 <__aeabi_f2d>
 80023d8:	4682      	mov	sl, r0
 80023da:	468b      	mov	fp, r1
 80023dc:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 80023e0:	f7fe f8c2 	bl	8000568 <__aeabi_f2d>
 80023e4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80023e8:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80023ec:	f7fe f8bc 	bl	8000568 <__aeabi_f2d>
 80023f0:	e9c7 0100 	strd	r0, r1, [r7]
 80023f4:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 80023f8:	f7fe f8b6 	bl	8000568 <__aeabi_f2d>
 80023fc:	4602      	mov	r2, r0
 80023fe:	460b      	mov	r3, r1
 8002400:	f107 0010 	add.w	r0, r7, #16
 8002404:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8002408:	ed97 7b00 	vldr	d7, [r7]
 800240c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002410:	ed97 7b02 	vldr	d7, [r7, #8]
 8002414:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002418:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800241c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002420:	e9cd 4500 	strd	r4, r5, [sp]
 8002424:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002428:	4a35      	ldr	r2, [pc, #212]	@ (8002500 <Print_IMU_Data+0x1c0>)
 800242a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800242e:	f009 fe05 	bl	800c03c <sniprintf>
             "LSM6DSOX,%lu,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\r\n",
             timestamp, lsmox_ax, lsmox_ay, lsmox_az, lsmox_gx, lsmox_gy, lsmox_gz);
    tx_com((uint8_t*)buffer, strlen(buffer));
 8002432:	f107 0310 	add.w	r3, r7, #16
 8002436:	4618      	mov	r0, r3
 8002438:	f7fd ff2a 	bl	8000290 <strlen>
 800243c:	4603      	mov	r3, r0
 800243e:	b29a      	uxth	r2, r3
 8002440:	f107 0310 	add.w	r3, r7, #16
 8002444:	4611      	mov	r1, r2
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff fe76 	bl	8002138 <tx_com>
    tx_com((uint8_t*)buffer, strlen(buffer));
  }
#endif

  /* ADXL362 output: ADXL362,timestamp,ax,ay,az */
  if (imu_status.adxl362_present)
 800244c:	4b29      	ldr	r3, [pc, #164]	@ (80024f4 <Print_IMU_Data+0x1b4>)
 800244e:	78db      	ldrb	r3, [r3, #3]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d048      	beq.n	80024e6 <Print_IMU_Data+0x1a6>
  {
    float adxl_ax = ADXL362_RawToMg(adxl362_accel_raw[0], ADXL362_RANGE_2G);
 8002454:	4b2b      	ldr	r3, [pc, #172]	@ (8002504 <Print_IMU_Data+0x1c4>)
 8002456:	f9b3 3000 	ldrsh.w	r3, [r3]
 800245a:	2100      	movs	r1, #0
 800245c:	4618      	mov	r0, r3
 800245e:	f7fe fee4 	bl	800122a <ADXL362_RawToMg>
 8002462:	ed87 0a46 	vstr	s0, [r7, #280]	@ 0x118
    float adxl_ay = ADXL362_RawToMg(adxl362_accel_raw[1], ADXL362_RANGE_2G);
 8002466:	4b27      	ldr	r3, [pc, #156]	@ (8002504 <Print_IMU_Data+0x1c4>)
 8002468:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800246c:	2100      	movs	r1, #0
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe fedb 	bl	800122a <ADXL362_RawToMg>
 8002474:	ed87 0a45 	vstr	s0, [r7, #276]	@ 0x114
    float adxl_az = ADXL362_RawToMg(adxl362_accel_raw[2], ADXL362_RANGE_2G);
 8002478:	4b22      	ldr	r3, [pc, #136]	@ (8002504 <Print_IMU_Data+0x1c4>)
 800247a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fed2 	bl	800122a <ADXL362_RawToMg>
 8002486:	ed87 0a44 	vstr	s0, [r7, #272]	@ 0x110

    snprintf(buffer, sizeof(buffer),
 800248a:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 800248e:	f7fe f86b 	bl	8000568 <__aeabi_f2d>
 8002492:	4604      	mov	r4, r0
 8002494:	460d      	mov	r5, r1
 8002496:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 800249a:	f7fe f865 	bl	8000568 <__aeabi_f2d>
 800249e:	4680      	mov	r8, r0
 80024a0:	4689      	mov	r9, r1
 80024a2:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80024a6:	f7fe f85f 	bl	8000568 <__aeabi_f2d>
 80024aa:	4602      	mov	r2, r0
 80024ac:	460b      	mov	r3, r1
 80024ae:	f107 0010 	add.w	r0, r7, #16
 80024b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80024b6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024ba:	e9cd 4500 	strd	r4, r5, [sp]
 80024be:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80024c2:	4a11      	ldr	r2, [pc, #68]	@ (8002508 <Print_IMU_Data+0x1c8>)
 80024c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024c8:	f009 fdb8 	bl	800c03c <sniprintf>
             "ADXL362,%lu,%.2f,%.2f,%.2f\r\n",
             timestamp, adxl_ax, adxl_ay, adxl_az);
    tx_com((uint8_t*)buffer, strlen(buffer));
 80024cc:	f107 0310 	add.w	r3, r7, #16
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fd fedd 	bl	8000290 <strlen>
 80024d6:	4603      	mov	r3, r0
 80024d8:	b29a      	uxth	r2, r3
 80024da:	f107 0310 	add.w	r3, r7, #16
 80024de:	4611      	mov	r1, r2
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fe29 	bl	8002138 <tx_com>
             timestamp, adxl_ax, adxl_ay, adxl_az);
    tx_com((uint8_t*)buffer, strlen(buffer));
  }

#endif
}
 80024e6:	bf00      	nop
 80024e8:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80024ec:	46bd      	mov	sp, r7
 80024ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024f2:	bf00      	nop
 80024f4:	200003cc 	.word	0x200003cc
 80024f8:	200003f0 	.word	0x200003f0
 80024fc:	200003f8 	.word	0x200003f8
 8002500:	0800fc3c 	.word	0x0800fc3c
 8002504:	20000400 	.word	0x20000400
 8002508:	0800fc6c 	.word	0x0800fc6c

0800250c <__io_putchar>:
 * @note   This enables printf() to work via USART1 at 1Mbit
 */
#ifdef __GNUC__
/* For GCC/G++ compiler */
int __io_putchar(int ch)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002514:	1d39      	adds	r1, r7, #4
 8002516:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800251a:	2201      	movs	r2, #1
 800251c:	4803      	ldr	r0, [pc, #12]	@ (800252c <__io_putchar+0x20>)
 800251e:	f008 f9c9 	bl	800a8b4 <HAL_UART_Transmit>
  return ch;
 8002522:	687b      	ldr	r3, [r7, #4]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000338 	.word	0x20000338

08002530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b0c0      	sub	sp, #256	@ 0x100
 8002534:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002536:	f000 ffb5 	bl	80034a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 800253a:	f000 f976 	bl	800282a <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 800253e:	f000 f92d 	bl	800279c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002542:	f000 fae1 	bl	8002b08 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8002546:	f000 f9bf 	bl	80028c8 <MX_ICACHE_Init>
  MX_I2C2_Init();
 800254a:	f000 f97d 	bl	8002848 <MX_I2C2_Init>
  MX_TIM2_Init();
 800254e:	f000 fa3f 	bl	80029d0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8002552:	f000 f9cd 	bl	80028f0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002556:	f000 fa89 	bl	8002a6c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Set ADXL362 CS pin HIGH (idle state) - must be done after GPIO init */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_SET);
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002560:	4881      	ldr	r0, [pc, #516]	@ (8002768 <main+0x238>)
 8002562:	f001 fc85 	bl	8003e70 <HAL_GPIO_WritePin>

  /* Wait for ADXL362 to power up (datasheet: max 6ms settling time) */
  HAL_Delay(50);
 8002566:	2032      	movs	r0, #50	@ 0x32
 8002568:	f001 f862 	bl	8003630 <HAL_Delay>

  /* Start the microsecond timer */
  HAL_TIM_Base_Start(&htim2);
 800256c:	487f      	ldr	r0, [pc, #508]	@ (800276c <main+0x23c>)
 800256e:	f007 fcf7 	bl	8009f60 <HAL_TIM_Base_Start>

  /* USART1 already initialized at 1Mbit via MX_USART1_UART_Init() */

  /* Wait for peripherals to stabilize */
  HAL_Delay(100);
 8002572:	2064      	movs	r0, #100	@ 0x64
 8002574:	f001 f85c 	bl	8003630 <HAL_Delay>

  /* Scan I2C bus for connected devices */
  I2C_Scan();
 8002578:	f7ff fdf2 	bl	8002160 <I2C_Scan>
  char buffer[256];

#if ENABLE_LSM6DSV
  imu_status.lsm6dsv_present = LSM6DSV_Init();
#else
  imu_status.lsm6dsv_present = 0;
 800257c:	4b7c      	ldr	r3, [pc, #496]	@ (8002770 <main+0x240>)
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
#endif

#if ENABLE_LSM6DSOX
  imu_status.lsm6dsox_present = LSM6DSOX_Init();
 8002582:	f7ff fd45 	bl	8002010 <LSM6DSOX_Init>
 8002586:	4603      	mov	r3, r0
 8002588:	461a      	mov	r2, r3
 800258a:	4b79      	ldr	r3, [pc, #484]	@ (8002770 <main+0x240>)
 800258c:	705a      	strb	r2, [r3, #1]
#endif

#if ENABLE_LIS2DW12
  imu_status.lis2dw12_present = LIS2DW12_Init();
#else
  imu_status.lis2dw12_present = 0;
 800258e:	4b78      	ldr	r3, [pc, #480]	@ (8002770 <main+0x240>)
 8002590:	2200      	movs	r2, #0
 8002592:	709a      	strb	r2, [r3, #2]
    snprintf(buffer, sizeof(buffer), "ADXL362 device ID check FAILED - no communication\r\n");
    tx_com((uint8_t*)buffer, strlen(buffer));
    imu_status.adxl362_present = 0;
  }
#else
  imu_status.adxl362_present = 0;
 8002594:	4b76      	ldr	r3, [pc, #472]	@ (8002770 <main+0x240>)
 8002596:	2200      	movs	r2, #0
 8002598:	70da      	strb	r2, [r3, #3]
#endif

  /* Print detected IMU status */
  snprintf(buffer, sizeof(buffer), "\r\n=== IMU Detection Results ===\r\n");
 800259a:	463b      	mov	r3, r7
 800259c:	4a75      	ldr	r2, [pc, #468]	@ (8002774 <main+0x244>)
 800259e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025a2:	4618      	mov	r0, r3
 80025a4:	f009 fd4a 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 80025a8:	463b      	mov	r3, r7
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7fd fe70 	bl	8000290 <strlen>
 80025b0:	4603      	mov	r3, r0
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	463b      	mov	r3, r7
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fdbd 	bl	8002138 <tx_com>

  snprintf(buffer, sizeof(buffer), "LSM6DSV (6-axis I2C):    %s\r\n",
           imu_status.lsm6dsv_present ? "DETECTED" : "NOT FOUND");
 80025be:	4b6c      	ldr	r3, [pc, #432]	@ (8002770 <main+0x240>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
  snprintf(buffer, sizeof(buffer), "LSM6DSV (6-axis I2C):    %s\r\n",
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <main+0x9a>
 80025c6:	4b6c      	ldr	r3, [pc, #432]	@ (8002778 <main+0x248>)
 80025c8:	e000      	b.n	80025cc <main+0x9c>
 80025ca:	4b6c      	ldr	r3, [pc, #432]	@ (800277c <main+0x24c>)
 80025cc:	4638      	mov	r0, r7
 80025ce:	4a6c      	ldr	r2, [pc, #432]	@ (8002780 <main+0x250>)
 80025d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025d4:	f009 fd32 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 80025d8:	463b      	mov	r3, r7
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fd fe58 	bl	8000290 <strlen>
 80025e0:	4603      	mov	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	463b      	mov	r3, r7
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff fda5 	bl	8002138 <tx_com>

  snprintf(buffer, sizeof(buffer), "LSM6DSOX (6-axis I2C):   %s\r\n",
           imu_status.lsm6dsox_present ? "DETECTED" : "NOT FOUND");
 80025ee:	4b60      	ldr	r3, [pc, #384]	@ (8002770 <main+0x240>)
 80025f0:	785b      	ldrb	r3, [r3, #1]
  snprintf(buffer, sizeof(buffer), "LSM6DSOX (6-axis I2C):   %s\r\n",
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <main+0xca>
 80025f6:	4b60      	ldr	r3, [pc, #384]	@ (8002778 <main+0x248>)
 80025f8:	e000      	b.n	80025fc <main+0xcc>
 80025fa:	4b60      	ldr	r3, [pc, #384]	@ (800277c <main+0x24c>)
 80025fc:	4638      	mov	r0, r7
 80025fe:	4a61      	ldr	r2, [pc, #388]	@ (8002784 <main+0x254>)
 8002600:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002604:	f009 fd1a 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 8002608:	463b      	mov	r3, r7
 800260a:	4618      	mov	r0, r3
 800260c:	f7fd fe40 	bl	8000290 <strlen>
 8002610:	4603      	mov	r3, r0
 8002612:	b29a      	uxth	r2, r3
 8002614:	463b      	mov	r3, r7
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff fd8d 	bl	8002138 <tx_com>

  snprintf(buffer, sizeof(buffer), "LIS2DW12 (3-axis I2C):   %s\r\n",
           imu_status.lis2dw12_present ? "DETECTED" : "NOT FOUND");
 800261e:	4b54      	ldr	r3, [pc, #336]	@ (8002770 <main+0x240>)
 8002620:	789b      	ldrb	r3, [r3, #2]
  snprintf(buffer, sizeof(buffer), "LIS2DW12 (3-axis I2C):   %s\r\n",
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <main+0xfa>
 8002626:	4b54      	ldr	r3, [pc, #336]	@ (8002778 <main+0x248>)
 8002628:	e000      	b.n	800262c <main+0xfc>
 800262a:	4b54      	ldr	r3, [pc, #336]	@ (800277c <main+0x24c>)
 800262c:	4638      	mov	r0, r7
 800262e:	4a56      	ldr	r2, [pc, #344]	@ (8002788 <main+0x258>)
 8002630:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002634:	f009 fd02 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 8002638:	463b      	mov	r3, r7
 800263a:	4618      	mov	r0, r3
 800263c:	f7fd fe28 	bl	8000290 <strlen>
 8002640:	4603      	mov	r3, r0
 8002642:	b29a      	uxth	r2, r3
 8002644:	463b      	mov	r3, r7
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff fd75 	bl	8002138 <tx_com>

  snprintf(buffer, sizeof(buffer), "ADXL362 (3-axis SPI):    %s\r\n",
           imu_status.adxl362_present ? "DETECTED" : "NOT FOUND");
 800264e:	4b48      	ldr	r3, [pc, #288]	@ (8002770 <main+0x240>)
 8002650:	78db      	ldrb	r3, [r3, #3]
  snprintf(buffer, sizeof(buffer), "ADXL362 (3-axis SPI):    %s\r\n",
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <main+0x12a>
 8002656:	4b48      	ldr	r3, [pc, #288]	@ (8002778 <main+0x248>)
 8002658:	e000      	b.n	800265c <main+0x12c>
 800265a:	4b48      	ldr	r3, [pc, #288]	@ (800277c <main+0x24c>)
 800265c:	4638      	mov	r0, r7
 800265e:	4a4b      	ldr	r2, [pc, #300]	@ (800278c <main+0x25c>)
 8002660:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002664:	f009 fcea 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 8002668:	463b      	mov	r3, r7
 800266a:	4618      	mov	r0, r3
 800266c:	f7fd fe10 	bl	8000290 <strlen>
 8002670:	4603      	mov	r3, r0
 8002672:	b29a      	uxth	r2, r3
 8002674:	463b      	mov	r3, r7
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fd5d 	bl	8002138 <tx_com>

  snprintf(buffer, sizeof(buffer), "==============================\r\n\r\n");
 800267e:	463b      	mov	r3, r7
 8002680:	4a43      	ldr	r2, [pc, #268]	@ (8002790 <main+0x260>)
 8002682:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002686:	4618      	mov	r0, r3
 8002688:	f009 fcd8 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 800268c:	463b      	mov	r3, r7
 800268e:	4618      	mov	r0, r3
 8002690:	f7fd fdfe 	bl	8000290 <strlen>
 8002694:	4603      	mov	r3, r0
 8002696:	b29a      	uxth	r2, r3
 8002698:	463b      	mov	r3, r7
 800269a:	4611      	mov	r1, r2
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff fd4b 	bl	8002138 <tx_com>

  /* Check if at least one IMU is present */
  if (!imu_status.lsm6dsv_present && !imu_status.lsm6dsox_present && !imu_status.lis2dw12_present && !imu_status.adxl362_present)
 80026a2:	4b33      	ldr	r3, [pc, #204]	@ (8002770 <main+0x240>)
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d11d      	bne.n	80026e6 <main+0x1b6>
 80026aa:	4b31      	ldr	r3, [pc, #196]	@ (8002770 <main+0x240>)
 80026ac:	785b      	ldrb	r3, [r3, #1]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d119      	bne.n	80026e6 <main+0x1b6>
 80026b2:	4b2f      	ldr	r3, [pc, #188]	@ (8002770 <main+0x240>)
 80026b4:	789b      	ldrb	r3, [r3, #2]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d115      	bne.n	80026e6 <main+0x1b6>
 80026ba:	4b2d      	ldr	r3, [pc, #180]	@ (8002770 <main+0x240>)
 80026bc:	78db      	ldrb	r3, [r3, #3]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d111      	bne.n	80026e6 <main+0x1b6>
  {
    snprintf(buffer, sizeof(buffer), "ERROR: No IMUs detected! Check connections.\r\n");
 80026c2:	463b      	mov	r3, r7
 80026c4:	4a33      	ldr	r2, [pc, #204]	@ (8002794 <main+0x264>)
 80026c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026ca:	4618      	mov	r0, r3
 80026cc:	f009 fcb6 	bl	800c03c <sniprintf>
    tx_com((uint8_t*)buffer, strlen(buffer));
 80026d0:	463b      	mov	r3, r7
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fd fddc 	bl	8000290 <strlen>
 80026d8:	4603      	mov	r3, r0
 80026da:	b29a      	uxth	r2, r3
 80026dc:	463b      	mov	r3, r7
 80026de:	4611      	mov	r1, r2
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff fd29 	bl	8002138 <tx_com>
  }

  /* Print CSV header or startup message */
#if (OUTPUT_FORMAT == 0)
  snprintf(buffer, sizeof(buffer), "Starting data acquisition (CSV format)...\r\n\r\n");
 80026e6:	463b      	mov	r3, r7
 80026e8:	4a2b      	ldr	r2, [pc, #172]	@ (8002798 <main+0x268>)
 80026ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80026ee:	4618      	mov	r0, r3
 80026f0:	f009 fca4 	bl	800c03c <sniprintf>
  tx_com((uint8_t*)buffer, strlen(buffer));
 80026f4:	463b      	mov	r3, r7
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fd fdca 	bl	8000290 <strlen>
 80026fc:	4603      	mov	r3, r0
 80026fe:	b29a      	uxth	r2, r3
 8002700:	463b      	mov	r3, r7
 8002702:	4611      	mov	r1, r2
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fd17 	bl	8002138 <tx_com>
#endif

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800270a:	2000      	movs	r0, #0
 800270c:	f000 fd9a 	bl	8003244 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8002710:	2001      	movs	r0, #1
 8002712:	f000 fd97 	bl	8003244 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8002716:	2002      	movs	r0, #2
 8002718:	f000 fd94 	bl	8003244 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800271c:	2101      	movs	r1, #1
 800271e:	2000      	movs	r0, #0
 8002720:	f000 fe20 	bl	8003364 <BSP_PB_Init>
#endif
    }
#endif

#if ENABLE_LSM6DSOX
    if (imu_status.lsm6dsox_present)
 8002724:	4b12      	ldr	r3, [pc, #72]	@ (8002770 <main+0x240>)
 8002726:	785b      	ldrb	r3, [r3, #1]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <main+0x200>
    {
      LSM6DSOX_ReadData();
 800272c:	f7ff fcc6 	bl	80020bc <LSM6DSOX_ReadData>
    {
      LIS2DW12_ReadData();
    }
#endif

    if (imu_status.adxl362_present)
 8002730:	4b0f      	ldr	r3, [pc, #60]	@ (8002770 <main+0x240>)
 8002732:	78db      	ldrb	r3, [r3, #3]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <main+0x20c>
    {
      ADXL362_ReadDataWrapper();
 8002738:	f7ff fce6 	bl	8002108 <ADXL362_ReadDataWrapper>
    }

    /* Print the timestamped data (only outputs data from detected IMUs) */
    if (imu_status.lsm6dsv_present || imu_status.lsm6dsox_present || imu_status.lis2dw12_present || imu_status.adxl362_present)
 800273c:	4b0c      	ldr	r3, [pc, #48]	@ (8002770 <main+0x240>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d10b      	bne.n	800275c <main+0x22c>
 8002744:	4b0a      	ldr	r3, [pc, #40]	@ (8002770 <main+0x240>)
 8002746:	785b      	ldrb	r3, [r3, #1]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d107      	bne.n	800275c <main+0x22c>
 800274c:	4b08      	ldr	r3, [pc, #32]	@ (8002770 <main+0x240>)
 800274e:	789b      	ldrb	r3, [r3, #2]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d103      	bne.n	800275c <main+0x22c>
 8002754:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <main+0x240>)
 8002756:	78db      	ldrb	r3, [r3, #3]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <main+0x230>
    {
      Print_IMU_Data();
 800275c:	f7ff fdf0 	bl	8002340 <Print_IMU_Data>
    }

    /* Small delay to prevent overwhelming the system */
    /* Note: In low power mode, ADXL362 samples at 6 Hz (~167ms period) */
    HAL_Delay(10);  // 10ms delay -> ~100 Hz loop rate
 8002760:	200a      	movs	r0, #10
 8002762:	f000 ff65 	bl	8003630 <HAL_Delay>
    if (imu_status.lsm6dsox_present)
 8002766:	e7dd      	b.n	8002724 <main+0x1f4>
 8002768:	42021000 	.word	0x42021000
 800276c:	200002ec 	.word	0x200002ec
 8002770:	200003cc 	.word	0x200003cc
 8002774:	0800fc8c 	.word	0x0800fc8c
 8002778:	0800fcb0 	.word	0x0800fcb0
 800277c:	0800fcbc 	.word	0x0800fcbc
 8002780:	0800fcc8 	.word	0x0800fcc8
 8002784:	0800fce8 	.word	0x0800fce8
 8002788:	0800fd08 	.word	0x0800fd08
 800278c:	0800fd28 	.word	0x0800fd28
 8002790:	0800fd48 	.word	0x0800fd48
 8002794:	0800fd6c 	.word	0x0800fd6c
 8002798:	0800fd9c 	.word	0x0800fd9c

0800279c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b09e      	sub	sp, #120	@ 0x78
 80027a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027a2:	f107 0318 	add.w	r3, r7, #24
 80027a6:	2260      	movs	r2, #96	@ 0x60
 80027a8:	2100      	movs	r1, #0
 80027aa:	4618      	mov	r0, r3
 80027ac:	f00a fbe4 	bl	800cf78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027b0:	463b      	mov	r3, r7
 80027b2:	2200      	movs	r2, #0
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	605a      	str	r2, [r3, #4]
 80027b8:	609a      	str	r2, [r3, #8]
 80027ba:	60da      	str	r2, [r3, #12]
 80027bc:	611a      	str	r2, [r3, #16]
 80027be:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80027c0:	2000      	movs	r0, #0
 80027c2:	f002 fac7 	bl	8004d54 <HAL_PWREx_ControlVoltageScaling>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80027cc:	f000 fa5c 	bl	8002c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80027d0:	2302      	movs	r3, #2
 80027d2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80027da:	2310      	movs	r3, #16
 80027dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80027de:	2300      	movs	r3, #0
 80027e0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027e2:	f107 0318 	add.w	r3, r7, #24
 80027e6:	4618      	mov	r0, r3
 80027e8:	f002 fbb0 	bl	8004f4c <HAL_RCC_OscConfig>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80027f2:	f000 fa49 	bl	8002c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027f6:	231f      	movs	r3, #31
 80027f8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80027fa:	2301      	movs	r3, #1
 80027fc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027fe:	2300      	movs	r3, #0
 8002800:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002806:	2300      	movs	r3, #0
 8002808:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800280e:	463b      	mov	r3, r7
 8002810:	2101      	movs	r1, #1
 8002812:	4618      	mov	r0, r3
 8002814:	f003 fa76 	bl	8005d04 <HAL_RCC_ClockConfig>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800281e:	f000 fa33 	bl	8002c88 <Error_Handler>
  }
}
 8002822:	bf00      	nop
 8002824:	3778      	adds	r7, #120	@ 0x78
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	af00      	add	r7, sp, #0

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800282e:	f002 fb7d 	bl	8004f2c <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8002832:	2002      	movs	r0, #2
 8002834:	f002 fb1a 	bl	8004e6c <HAL_PWREx_ConfigSupply>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <SystemPower_Config+0x18>
  {
    Error_Handler();
 800283e:	f000 fa23 	bl	8002c88 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800284c:	4b1b      	ldr	r3, [pc, #108]	@ (80028bc <MX_I2C2_Init+0x74>)
 800284e:	4a1c      	ldr	r2, [pc, #112]	@ (80028c0 <MX_I2C2_Init+0x78>)
 8002850:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x0010061A;
 8002852:	4b1a      	ldr	r3, [pc, #104]	@ (80028bc <MX_I2C2_Init+0x74>)
 8002854:	4a1b      	ldr	r2, [pc, #108]	@ (80028c4 <MX_I2C2_Init+0x7c>)
 8002856:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002858:	4b18      	ldr	r3, [pc, #96]	@ (80028bc <MX_I2C2_Init+0x74>)
 800285a:	2200      	movs	r2, #0
 800285c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800285e:	4b17      	ldr	r3, [pc, #92]	@ (80028bc <MX_I2C2_Init+0x74>)
 8002860:	2201      	movs	r2, #1
 8002862:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002864:	4b15      	ldr	r3, [pc, #84]	@ (80028bc <MX_I2C2_Init+0x74>)
 8002866:	2200      	movs	r2, #0
 8002868:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800286a:	4b14      	ldr	r3, [pc, #80]	@ (80028bc <MX_I2C2_Init+0x74>)
 800286c:	2200      	movs	r2, #0
 800286e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002870:	4b12      	ldr	r3, [pc, #72]	@ (80028bc <MX_I2C2_Init+0x74>)
 8002872:	2200      	movs	r2, #0
 8002874:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002876:	4b11      	ldr	r3, [pc, #68]	@ (80028bc <MX_I2C2_Init+0x74>)
 8002878:	2200      	movs	r2, #0
 800287a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800287c:	4b0f      	ldr	r3, [pc, #60]	@ (80028bc <MX_I2C2_Init+0x74>)
 800287e:	2200      	movs	r2, #0
 8002880:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002882:	480e      	ldr	r0, [pc, #56]	@ (80028bc <MX_I2C2_Init+0x74>)
 8002884:	f001 fb0c 	bl	8003ea0 <HAL_I2C_Init>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800288e:	f000 f9fb 	bl	8002c88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002892:	2100      	movs	r1, #0
 8002894:	4809      	ldr	r0, [pc, #36]	@ (80028bc <MX_I2C2_Init+0x74>)
 8002896:	f002 f995 	bl	8004bc4 <HAL_I2CEx_ConfigAnalogFilter>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80028a0:	f000 f9f2 	bl	8002c88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80028a4:	2100      	movs	r1, #0
 80028a6:	4805      	ldr	r0, [pc, #20]	@ (80028bc <MX_I2C2_Init+0x74>)
 80028a8:	f002 f9d7 	bl	8004c5a <HAL_I2CEx_ConfigDigitalFilter>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80028b2:	f000 f9e9 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000208 	.word	0x20000208
 80028c0:	40005800 	.word	0x40005800
 80028c4:	0010061a 	.word	0x0010061a

080028c8 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80028cc:	2000      	movs	r0, #0
 80028ce:	f002 fa11 	bl	8004cf4 <HAL_ICACHE_ConfigAssociativityMode>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80028d8:	f000 f9d6 	bl	8002c88 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80028dc:	f002 fa2a 	bl	8004d34 <HAL_ICACHE_Enable>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80028e6:	f000 f9cf 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	605a      	str	r2, [r3, #4]
 80028fe:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002900:	4b31      	ldr	r3, [pc, #196]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002902:	4a32      	ldr	r2, [pc, #200]	@ (80029cc <MX_SPI1_Init+0xdc>)
 8002904:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002906:	4b30      	ldr	r3, [pc, #192]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002908:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800290c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800290e:	4b2e      	ldr	r3, [pc, #184]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002910:	2200      	movs	r2, #0
 8002912:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002914:	4b2c      	ldr	r3, [pc, #176]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002916:	2207      	movs	r2, #7
 8002918:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800291a:	4b2b      	ldr	r3, [pc, #172]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 800291c:	2200      	movs	r2, #0
 800291e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002920:	4b29      	ldr	r3, [pc, #164]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002922:	2200      	movs	r2, #0
 8002924:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002926:	4b28      	ldr	r3, [pc, #160]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002928:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800292c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800292e:	4b26      	ldr	r3, [pc, #152]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002930:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002934:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002936:	4b24      	ldr	r3, [pc, #144]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002938:	2200      	movs	r2, #0
 800293a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800293c:	4b22      	ldr	r3, [pc, #136]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 800293e:	2200      	movs	r2, #0
 8002940:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002942:	4b21      	ldr	r3, [pc, #132]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002944:	2200      	movs	r2, #0
 8002946:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 8002948:	4b1f      	ldr	r3, [pc, #124]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 800294a:	2207      	movs	r2, #7
 800294c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800294e:	4b1e      	ldr	r3, [pc, #120]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002950:	2200      	movs	r2, #0
 8002952:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_HIGH;
 8002954:	4b1c      	ldr	r3, [pc, #112]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800295a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800295c:	4b1a      	ldr	r3, [pc, #104]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 800295e:	2200      	movs	r2, #0
 8002960:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002962:	4b19      	ldr	r3, [pc, #100]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002964:	2200      	movs	r2, #0
 8002966:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002968:	4b17      	ldr	r3, [pc, #92]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 800296a:	2200      	movs	r2, #0
 800296c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800296e:	4b16      	ldr	r3, [pc, #88]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002970:	2200      	movs	r2, #0
 8002972:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002974:	4b14      	ldr	r3, [pc, #80]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002976:	2200      	movs	r2, #0
 8002978:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800297a:	4b13      	ldr	r3, [pc, #76]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 800297c:	2200      	movs	r2, #0
 800297e:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8002980:	4b11      	ldr	r3, [pc, #68]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002982:	2200      	movs	r2, #0
 8002984:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8002986:	4b10      	ldr	r3, [pc, #64]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 8002988:	2200      	movs	r2, #0
 800298a:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800298c:	480e      	ldr	r0, [pc, #56]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 800298e:	f006 fcef 	bl	8009370 <HAL_SPI_Init>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 8002998:	f000 f976 	bl	8002c88 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800299c:	2300      	movs	r3, #0
 800299e:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80029a0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80029a4:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80029aa:	1d3b      	adds	r3, r7, #4
 80029ac:	4619      	mov	r1, r3
 80029ae:	4806      	ldr	r0, [pc, #24]	@ (80029c8 <MX_SPI1_Init+0xd8>)
 80029b0:	f007 fa3d 	bl	8009e2e <HAL_SPIEx_SetConfigAutonomousMode>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 80029ba:	f000 f965 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80029be:	bf00      	nop
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2000025c 	.word	0x2000025c
 80029cc:	40013000 	.word	0x40013000

080029d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b088      	sub	sp, #32
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029d6:	f107 0310 	add.w	r3, r7, #16
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	605a      	str	r2, [r3, #4]
 80029e0:	609a      	str	r2, [r3, #8]
 80029e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029e4:	1d3b      	adds	r3, r7, #4
 80029e6:	2200      	movs	r2, #0
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	605a      	str	r2, [r3, #4]
 80029ec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80029ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002a68 <MX_TIM2_Init+0x98>)
 80029f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80029f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 80029f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <MX_TIM2_Init+0x98>)
 80029f8:	220f      	movs	r2, #15
 80029fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002a68 <MX_TIM2_Init+0x98>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002a02:	4b19      	ldr	r3, [pc, #100]	@ (8002a68 <MX_TIM2_Init+0x98>)
 8002a04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a0a:	4b17      	ldr	r3, [pc, #92]	@ (8002a68 <MX_TIM2_Init+0x98>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a10:	4b15      	ldr	r3, [pc, #84]	@ (8002a68 <MX_TIM2_Init+0x98>)
 8002a12:	2280      	movs	r2, #128	@ 0x80
 8002a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002a16:	4814      	ldr	r0, [pc, #80]	@ (8002a68 <MX_TIM2_Init+0x98>)
 8002a18:	f007 fa4a 	bl	8009eb0 <HAL_TIM_Base_Init>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002a22:	f000 f931 	bl	8002c88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002a2c:	f107 0310 	add.w	r3, r7, #16
 8002a30:	4619      	mov	r1, r3
 8002a32:	480d      	ldr	r0, [pc, #52]	@ (8002a68 <MX_TIM2_Init+0x98>)
 8002a34:	f007 fb2c 	bl	800a090 <HAL_TIM_ConfigClockSource>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002a3e:	f000 f923 	bl	8002c88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a42:	2300      	movs	r3, #0
 8002a44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a4a:	1d3b      	adds	r3, r7, #4
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4806      	ldr	r0, [pc, #24]	@ (8002a68 <MX_TIM2_Init+0x98>)
 8002a50:	f007 fe1e 	bl	800a690 <HAL_TIMEx_MasterConfigSynchronization>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002a5a:	f000 f915 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a5e:	bf00      	nop
 8002a60:	3720      	adds	r7, #32
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	200002ec 	.word	0x200002ec

08002a6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a70:	4b22      	ldr	r3, [pc, #136]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a72:	4a23      	ldr	r2, [pc, #140]	@ (8002b00 <MX_USART1_UART_Init+0x94>)
 8002a74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8002a76:	4b21      	ldr	r3, [pc, #132]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a78:	4a22      	ldr	r2, [pc, #136]	@ (8002b04 <MX_USART1_UART_Init+0x98>)
 8002a7a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a82:	4b1e      	ldr	r3, [pc, #120]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a90:	220c      	movs	r2, #12
 8002a92:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a9a:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aa0:	4b16      	ldr	r3, [pc, #88]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002aa6:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002aac:	4b13      	ldr	r3, [pc, #76]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ab2:	4812      	ldr	r0, [pc, #72]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002ab4:	f007 feae 	bl	800a814 <HAL_UART_Init>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 8002abe:	f000 f8e3 	bl	8002c88 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	480d      	ldr	r0, [pc, #52]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002ac6:	f008 fb89 	bl	800b1dc <HAL_UARTEx_SetTxFifoThreshold>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <MX_USART1_UART_Init+0x68>
  {
    Error_Handler();
 8002ad0:	f000 f8da 	bl	8002c88 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4809      	ldr	r0, [pc, #36]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002ad8:	f008 fbbe 	bl	800b258 <HAL_UARTEx_SetRxFifoThreshold>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_USART1_UART_Init+0x7a>
  {
    Error_Handler();
 8002ae2:	f000 f8d1 	bl	8002c88 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002ae6:	4805      	ldr	r0, [pc, #20]	@ (8002afc <MX_USART1_UART_Init+0x90>)
 8002ae8:	f008 fb3f 	bl	800b16a <HAL_UARTEx_DisableFifoMode>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_USART1_UART_Init+0x8a>
  {
    Error_Handler();
 8002af2:	f000 f8c9 	bl	8002c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	20000338 	.word	0x20000338
 8002b00:	40013800 	.word	0x40013800
 8002b04:	000f4240 	.word	0x000f4240

08002b08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	@ 0x28
 8002b0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0e:	f107 0314 	add.w	r3, r7, #20
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	605a      	str	r2, [r3, #4]
 8002b18:	609a      	str	r2, [r3, #8]
 8002b1a:	60da      	str	r2, [r3, #12]
 8002b1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b1e:	4b55      	ldr	r3, [pc, #340]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b24:	4a53      	ldr	r2, [pc, #332]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b26:	f043 0304 	orr.w	r3, r3, #4
 8002b2a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b2e:	4b51      	ldr	r3, [pc, #324]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b3c:	4b4d      	ldr	r3, [pc, #308]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b42:	4a4c      	ldr	r2, [pc, #304]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b44:	f043 0310 	orr.w	r3, r3, #16
 8002b48:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b4c:	4b49      	ldr	r3, [pc, #292]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b52:	f003 0310 	and.w	r3, r3, #16
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5a:	4b46      	ldr	r3, [pc, #280]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b60:	4a44      	ldr	r2, [pc, #272]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b62:	f043 0302 	orr.w	r3, r3, #2
 8002b66:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b6a:	4b42      	ldr	r3, [pc, #264]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b78:	4b3e      	ldr	r3, [pc, #248]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b7e:	4a3d      	ldr	r2, [pc, #244]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b80:	f043 0301 	orr.w	r3, r3, #1
 8002b84:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b88:	4b3a      	ldr	r3, [pc, #232]	@ (8002c74 <MX_GPIO_Init+0x16c>)
 8002b8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	607b      	str	r3, [r7, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_NSS_GPIO_Port, SPI1_NSS_Pin, GPIO_PIN_RESET);
 8002b96:	2200      	movs	r2, #0
 8002b98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002b9c:	4836      	ldr	r0, [pc, #216]	@ (8002c78 <MX_GPIO_Init+0x170>)
 8002b9e:	f001 f967 	bl	8003e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_DBn_GPIO_Port, UCPD_DBn_Pin, GPIO_PIN_RESET);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2120      	movs	r1, #32
 8002ba6:	4835      	ldr	r0, [pc, #212]	@ (8002c7c <MX_GPIO_Init+0x174>)
 8002ba8:	f001 f962 	bl	8003e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = VBUS_SENSE_Pin;
 8002bac:	2304      	movs	r3, #4
 8002bae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8002bb8:	f107 0314 	add.w	r3, r7, #20
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4830      	ldr	r0, [pc, #192]	@ (8002c80 <MX_GPIO_Init+0x178>)
 8002bc0:	f000 ff76 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_NSS_Pin */
  GPIO_InitStruct.Pin = SPI1_NSS_Pin;
 8002bc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_NSS_GPIO_Port, &GPIO_InitStruct);
 8002bd6:	f107 0314 	add.w	r3, r7, #20
 8002bda:	4619      	mov	r1, r3
 8002bdc:	4826      	ldr	r0, [pc, #152]	@ (8002c78 <MX_GPIO_Init+0x170>)
 8002bde:	f000 ff67 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_FLT_Pin */
  GPIO_InitStruct.Pin = UCPD_FLT_Pin;
 8002be2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UCPD_FLT_GPIO_Port, &GPIO_InitStruct);
 8002bf0:	f107 0314 	add.w	r3, r7, #20
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4821      	ldr	r0, [pc, #132]	@ (8002c7c <MX_GPIO_Init+0x174>)
 8002bf8:	f000 ff5a 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002bfc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c02:	2303      	movs	r3, #3
 8002c04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c0a:	f107 0314 	add.w	r3, r7, #20
 8002c0e:	4619      	mov	r1, r3
 8002c10:	481a      	ldr	r0, [pc, #104]	@ (8002c7c <MX_GPIO_Init+0x174>)
 8002c12:	f000 ff4d 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002c16:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002c1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c20:	2300      	movs	r3, #0
 8002c22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c24:	2300      	movs	r3, #0
 8002c26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c28:	f107 0314 	add.w	r3, r7, #20
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4815      	ldr	r0, [pc, #84]	@ (8002c84 <MX_GPIO_Init+0x17c>)
 8002c30:	f000 ff3e 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c42:	f107 0314 	add.w	r3, r7, #20
 8002c46:	4619      	mov	r1, r3
 8002c48:	480e      	ldr	r0, [pc, #56]	@ (8002c84 <MX_GPIO_Init+0x17c>)
 8002c4a:	f000 ff31 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_DBn_Pin */
  GPIO_InitStruct.Pin = UCPD_DBn_Pin;
 8002c4e:	2320      	movs	r3, #32
 8002c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c52:	2301      	movs	r3, #1
 8002c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UCPD_DBn_GPIO_Port, &GPIO_InitStruct);
 8002c5e:	f107 0314 	add.w	r3, r7, #20
 8002c62:	4619      	mov	r1, r3
 8002c64:	4805      	ldr	r0, [pc, #20]	@ (8002c7c <MX_GPIO_Init+0x174>)
 8002c66:	f000 ff23 	bl	8003ab0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002c6a:	bf00      	nop
 8002c6c:	3728      	adds	r7, #40	@ 0x28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	46020c00 	.word	0x46020c00
 8002c78:	42021000 	.word	0x42021000
 8002c7c:	42020400 	.word	0x42020400
 8002c80:	42020800 	.word	0x42020800
 8002c84:	42020000 	.word	0x42020000

08002c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c8c:	b672      	cpsid	i
}
 8002c8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c90:	bf00      	nop
 8002c92:	e7fd      	b.n	8002c90 <Error_Handler+0x8>

08002c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc4 <HAL_MspInit+0x30>)
 8002c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ca0:	4a08      	ldr	r2, [pc, #32]	@ (8002cc4 <HAL_MspInit+0x30>)
 8002ca2:	f043 0304 	orr.w	r3, r3, #4
 8002ca6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002caa:	4b06      	ldr	r3, [pc, #24]	@ (8002cc4 <HAL_MspInit+0x30>)
 8002cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cb0:	f003 0304 	and.w	r3, r3, #4
 8002cb4:	607b      	str	r3, [r7, #4]
 8002cb6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	46020c00 	.word	0x46020c00

08002cc8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b0c0      	sub	sp, #256	@ 0x100
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd0:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
 8002cde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ce0:	f107 0310 	add.w	r3, r7, #16
 8002ce4:	22d8      	movs	r2, #216	@ 0xd8
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f00a f945 	bl	800cf78 <memset>
  if(hi2c->Instance==I2C2)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a27      	ldr	r2, [pc, #156]	@ (8002d90 <HAL_I2C_MspInit+0xc8>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d146      	bne.n	8002d86 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002cf8:	f04f 0280 	mov.w	r2, #128	@ 0x80
 8002cfc:	f04f 0300 	mov.w	r3, #0
 8002d00:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002d04:	2300      	movs	r3, #0
 8002d06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d0a:	f107 0310 	add.w	r3, r7, #16
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f003 fbcc 	bl	80064ac <HAL_RCCEx_PeriphCLKConfig>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002d1a:	f7ff ffb5 	bl	8002c88 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002d94 <HAL_I2C_MspInit+0xcc>)
 8002d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d24:	4a1b      	ldr	r2, [pc, #108]	@ (8002d94 <HAL_I2C_MspInit+0xcc>)
 8002d26:	f043 0302 	orr.w	r3, r3, #2
 8002d2a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d2e:	4b19      	ldr	r3, [pc, #100]	@ (8002d94 <HAL_I2C_MspInit+0xcc>)
 8002d30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d34:	f003 0302 	and.w	r3, r3, #2
 8002d38:	60fb      	str	r3, [r7, #12]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002d3c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002d40:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d44:	2312      	movs	r3, #18
 8002d46:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d50:	2300      	movs	r3, #0
 8002d52:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002d56:	2304      	movs	r3, #4
 8002d58:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d5c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002d60:	4619      	mov	r1, r3
 8002d62:	480d      	ldr	r0, [pc, #52]	@ (8002d98 <HAL_I2C_MspInit+0xd0>)
 8002d64:	f000 fea4 	bl	8003ab0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d68:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <HAL_I2C_MspInit+0xcc>)
 8002d6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d6e:	4a09      	ldr	r2, [pc, #36]	@ (8002d94 <HAL_I2C_MspInit+0xcc>)
 8002d70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d74:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002d78:	4b06      	ldr	r3, [pc, #24]	@ (8002d94 <HAL_I2C_MspInit+0xcc>)
 8002d7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d82:	60bb      	str	r3, [r7, #8]
 8002d84:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002d86:	bf00      	nop
 8002d88:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	40005800 	.word	0x40005800
 8002d94:	46020c00 	.word	0x46020c00
 8002d98:	42020400 	.word	0x42020400

08002d9c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b0c0      	sub	sp, #256	@ 0x100
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]
 8002db2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002db4:	f107 0310 	add.w	r3, r7, #16
 8002db8:	22d8      	movs	r2, #216	@ 0xd8
 8002dba:	2100      	movs	r1, #0
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f00a f8db 	bl	800cf78 <memset>
  if(hspi->Instance==SPI1)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a28      	ldr	r2, [pc, #160]	@ (8002e68 <HAL_SPI_MspInit+0xcc>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d147      	bne.n	8002e5c <HAL_SPI_MspInit+0xc0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002dcc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002dd0:	f04f 0300 	mov.w	r3, #0
 8002dd4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 8002dd8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002ddc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002de0:	f107 0310 	add.w	r3, r7, #16
 8002de4:	4618      	mov	r0, r3
 8002de6:	f003 fb61 	bl	80064ac <HAL_RCCEx_PeriphCLKConfig>
 8002dea:	4603      	mov	r3, r0
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d001      	beq.n	8002df4 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8002df0:	f7ff ff4a 	bl	8002c88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002df4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e6c <HAL_SPI_MspInit+0xd0>)
 8002df6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002dfa:	4a1c      	ldr	r2, [pc, #112]	@ (8002e6c <HAL_SPI_MspInit+0xd0>)
 8002dfc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e00:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002e04:	4b19      	ldr	r3, [pc, #100]	@ (8002e6c <HAL_SPI_MspInit+0xd0>)
 8002e06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002e0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e12:	4b16      	ldr	r3, [pc, #88]	@ (8002e6c <HAL_SPI_MspInit+0xd0>)
 8002e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e18:	4a14      	ldr	r2, [pc, #80]	@ (8002e6c <HAL_SPI_MspInit+0xd0>)
 8002e1a:	f043 0310 	orr.w	r3, r3, #16
 8002e1e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e22:	4b12      	ldr	r3, [pc, #72]	@ (8002e6c <HAL_SPI_MspInit+0xd0>)
 8002e24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e28:	f003 0310 	and.w	r3, r3, #16
 8002e2c:	60bb      	str	r3, [r7, #8]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002e30:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002e34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e44:	2300      	movs	r3, #0
 8002e46:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e4a:	2305      	movs	r3, #5
 8002e4c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e50:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002e54:	4619      	mov	r1, r3
 8002e56:	4806      	ldr	r0, [pc, #24]	@ (8002e70 <HAL_SPI_MspInit+0xd4>)
 8002e58:	f000 fe2a 	bl	8003ab0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002e5c:	bf00      	nop
 8002e5e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40013000 	.word	0x40013000
 8002e6c:	46020c00 	.word	0x46020c00
 8002e70:	42021000 	.word	0x42021000

08002e74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b085      	sub	sp, #20
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e84:	d10e      	bne.n	8002ea4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e86:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb0 <HAL_TIM_Base_MspInit+0x3c>)
 8002e88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e8c:	4a08      	ldr	r2, [pc, #32]	@ (8002eb0 <HAL_TIM_Base_MspInit+0x3c>)
 8002e8e:	f043 0301 	orr.w	r3, r3, #1
 8002e92:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002e96:	4b06      	ldr	r3, [pc, #24]	@ (8002eb0 <HAL_TIM_Base_MspInit+0x3c>)
 8002e98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002ea4:	bf00      	nop
 8002ea6:	3714      	adds	r7, #20
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	46020c00 	.word	0x46020c00

08002eb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b0c0      	sub	sp, #256	@ 0x100
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ebc:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ecc:	f107 0310 	add.w	r3, r7, #16
 8002ed0:	22d8      	movs	r2, #216	@ 0xd8
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f00a f84f 	bl	800cf78 <memset>
  if(huart->Instance==USART1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a27      	ldr	r2, [pc, #156]	@ (8002f7c <HAL_UART_MspInit+0xc8>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d145      	bne.n	8002f70 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002ee4:	f04f 0201 	mov.w	r2, #1
 8002ee8:	f04f 0300 	mov.w	r3, #0
 8002eec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ef4:	f107 0310 	add.w	r3, r7, #16
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f003 fad7 	bl	80064ac <HAL_RCCEx_PeriphCLKConfig>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8002f04:	f7ff fec0 	bl	8002c88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f08:	4b1d      	ldr	r3, [pc, #116]	@ (8002f80 <HAL_UART_MspInit+0xcc>)
 8002f0a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f80 <HAL_UART_MspInit+0xcc>)
 8002f10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f14:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002f18:	4b19      	ldr	r3, [pc, #100]	@ (8002f80 <HAL_UART_MspInit+0xcc>)
 8002f1a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002f1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f26:	4b16      	ldr	r3, [pc, #88]	@ (8002f80 <HAL_UART_MspInit+0xcc>)
 8002f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f2c:	4a14      	ldr	r2, [pc, #80]	@ (8002f80 <HAL_UART_MspInit+0xcc>)
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002f36:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <HAL_UART_MspInit+0xcc>)
 8002f38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f44:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002f48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f5e:	2307      	movs	r3, #7
 8002f60:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f64:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002f68:	4619      	mov	r1, r3
 8002f6a:	4806      	ldr	r0, [pc, #24]	@ (8002f84 <HAL_UART_MspInit+0xd0>)
 8002f6c:	f000 fda0 	bl	8003ab0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002f70:	bf00      	nop
 8002f72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40013800 	.word	0x40013800
 8002f80:	46020c00 	.word	0x46020c00
 8002f84:	42020000 	.word	0x42020000

08002f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f8c:	bf00      	nop
 8002f8e:	e7fd      	b.n	8002f8c <NMI_Handler+0x4>

08002f90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f94:	bf00      	nop
 8002f96:	e7fd      	b.n	8002f94 <HardFault_Handler+0x4>

08002f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f9c:	bf00      	nop
 8002f9e:	e7fd      	b.n	8002f9c <MemManage_Handler+0x4>

08002fa0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fa4:	bf00      	nop
 8002fa6:	e7fd      	b.n	8002fa4 <BusFault_Handler+0x4>

08002fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fac:	bf00      	nop
 8002fae:	e7fd      	b.n	8002fac <UsageFault_Handler+0x4>

08002fb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fb4:	bf00      	nop
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fd0:	bf00      	nop
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr

08002fda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fde:	f000 fb07 	bl	80035f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8002fea:	2000      	movs	r0, #0
 8002fec:	f000 fa32 	bl	8003454 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8002ff0:	bf00      	nop
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return 1;
 8002ff8:	2301      	movs	r3, #1
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <_kill>:

int _kill(int pid, int sig)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800300e:	f009 ffcd 	bl	800cfac <__errno>
 8003012:	4603      	mov	r3, r0
 8003014:	2216      	movs	r2, #22
 8003016:	601a      	str	r2, [r3, #0]
  return -1;
 8003018:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800301c:	4618      	mov	r0, r3
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <_exit>:

void _exit (int status)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800302c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ffe7 	bl	8003004 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003036:	bf00      	nop
 8003038:	e7fd      	b.n	8003036 <_exit+0x12>

0800303a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b086      	sub	sp, #24
 800303e:	af00      	add	r7, sp, #0
 8003040:	60f8      	str	r0, [r7, #12]
 8003042:	60b9      	str	r1, [r7, #8]
 8003044:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003046:	2300      	movs	r3, #0
 8003048:	617b      	str	r3, [r7, #20]
 800304a:	e00a      	b.n	8003062 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800304c:	f3af 8000 	nop.w
 8003050:	4601      	mov	r1, r0
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	60ba      	str	r2, [r7, #8]
 8003058:	b2ca      	uxtb	r2, r1
 800305a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	3301      	adds	r3, #1
 8003060:	617b      	str	r3, [r7, #20]
 8003062:	697a      	ldr	r2, [r7, #20]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	429a      	cmp	r2, r3
 8003068:	dbf0      	blt.n	800304c <_read+0x12>
  }

  return len;
 800306a:	687b      	ldr	r3, [r7, #4]
}
 800306c:	4618      	mov	r0, r3
 800306e:	3718      	adds	r7, #24
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	e009      	b.n	800309a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	1c5a      	adds	r2, r3, #1
 800308a:	60ba      	str	r2, [r7, #8]
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff fa3c 	bl	800250c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	3301      	adds	r3, #1
 8003098:	617b      	str	r3, [r7, #20]
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	429a      	cmp	r2, r3
 80030a0:	dbf1      	blt.n	8003086 <_write+0x12>
  }
  return len;
 80030a2:	687b      	ldr	r3, [r7, #4]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3718      	adds	r7, #24
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <_close>:

int _close(int file)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80030d4:	605a      	str	r2, [r3, #4]
  return 0;
 80030d6:	2300      	movs	r3, #0
}
 80030d8:	4618      	mov	r0, r3
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <_isatty>:

int _isatty(int file)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80030ec:	2301      	movs	r3, #1
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b085      	sub	sp, #20
 80030fe:	af00      	add	r7, sp, #0
 8003100:	60f8      	str	r0, [r7, #12]
 8003102:	60b9      	str	r1, [r7, #8]
 8003104:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800311c:	4a14      	ldr	r2, [pc, #80]	@ (8003170 <_sbrk+0x5c>)
 800311e:	4b15      	ldr	r3, [pc, #84]	@ (8003174 <_sbrk+0x60>)
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003128:	4b13      	ldr	r3, [pc, #76]	@ (8003178 <_sbrk+0x64>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d102      	bne.n	8003136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003130:	4b11      	ldr	r3, [pc, #68]	@ (8003178 <_sbrk+0x64>)
 8003132:	4a12      	ldr	r2, [pc, #72]	@ (800317c <_sbrk+0x68>)
 8003134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003136:	4b10      	ldr	r3, [pc, #64]	@ (8003178 <_sbrk+0x64>)
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4413      	add	r3, r2
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	429a      	cmp	r2, r3
 8003142:	d207      	bcs.n	8003154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003144:	f009 ff32 	bl	800cfac <__errno>
 8003148:	4603      	mov	r3, r0
 800314a:	220c      	movs	r2, #12
 800314c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800314e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003152:	e009      	b.n	8003168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003154:	4b08      	ldr	r3, [pc, #32]	@ (8003178 <_sbrk+0x64>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800315a:	4b07      	ldr	r3, [pc, #28]	@ (8003178 <_sbrk+0x64>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	4a05      	ldr	r2, [pc, #20]	@ (8003178 <_sbrk+0x64>)
 8003164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003166:	68fb      	ldr	r3, [r7, #12]
}
 8003168:	4618      	mov	r0, r3
 800316a:	3718      	adds	r7, #24
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20270000 	.word	0x20270000
 8003174:	00000400 	.word	0x00000400
 8003178:	20000408 	.word	0x20000408
 800317c:	20000568 	.word	0x20000568

08003180 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003184:	4b18      	ldr	r3, [pc, #96]	@ (80031e8 <SystemInit+0x68>)
 8003186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318a:	4a17      	ldr	r2, [pc, #92]	@ (80031e8 <SystemInit+0x68>)
 800318c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003190:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8003194:	4b15      	ldr	r3, [pc, #84]	@ (80031ec <SystemInit+0x6c>)
 8003196:	2201      	movs	r2, #1
 8003198:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800319a:	4b14      	ldr	r3, [pc, #80]	@ (80031ec <SystemInit+0x6c>)
 800319c:	2200      	movs	r2, #0
 800319e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80031a0:	4b12      	ldr	r3, [pc, #72]	@ (80031ec <SystemInit+0x6c>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80031a6:	4b11      	ldr	r3, [pc, #68]	@ (80031ec <SystemInit+0x6c>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80031ac:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <SystemInit+0x6c>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a0e      	ldr	r2, [pc, #56]	@ (80031ec <SystemInit+0x6c>)
 80031b2:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80031b6:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80031ba:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80031bc:	4b0b      	ldr	r3, [pc, #44]	@ (80031ec <SystemInit+0x6c>)
 80031be:	2200      	movs	r2, #0
 80031c0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80031c2:	4b0a      	ldr	r3, [pc, #40]	@ (80031ec <SystemInit+0x6c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a09      	ldr	r2, [pc, #36]	@ (80031ec <SystemInit+0x6c>)
 80031c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80031ce:	4b07      	ldr	r3, [pc, #28]	@ (80031ec <SystemInit+0x6c>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80031d4:	4b04      	ldr	r3, [pc, #16]	@ (80031e8 <SystemInit+0x68>)
 80031d6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80031da:	609a      	str	r2, [r3, #8]
  #endif
}
 80031dc:	bf00      	nop
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	e000ed00 	.word	0xe000ed00
 80031ec:	46020c00 	.word	0x46020c00

080031f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80031f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003228 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80031f4:	f7ff ffc4 	bl	8003180 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80031f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80031fa:	e003      	b.n	8003204 <LoopCopyDataInit>

080031fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80031fc:	4b0b      	ldr	r3, [pc, #44]	@ (800322c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80031fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003200:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003202:	3104      	adds	r1, #4

08003204 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003204:	480a      	ldr	r0, [pc, #40]	@ (8003230 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003206:	4b0b      	ldr	r3, [pc, #44]	@ (8003234 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003208:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800320a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800320c:	d3f6      	bcc.n	80031fc <CopyDataInit>
	ldr	r2, =_sbss
 800320e:	4a0a      	ldr	r2, [pc, #40]	@ (8003238 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003210:	e002      	b.n	8003218 <LoopFillZerobss>

08003212 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003212:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003214:	f842 3b04 	str.w	r3, [r2], #4

08003218 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003218:	4b08      	ldr	r3, [pc, #32]	@ (800323c <LoopForever+0x16>)
	cmp	r2, r3
 800321a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800321c:	d3f9      	bcc.n	8003212 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800321e:	f009 fecb 	bl	800cfb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003222:	f7ff f985 	bl	8002530 <main>

08003226 <LoopForever>:

LoopForever:
    b LoopForever
 8003226:	e7fe      	b.n	8003226 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8003228:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 800322c:	08010310 	.word	0x08010310
	ldr	r0, =_sdata
 8003230:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003234:	200001ec 	.word	0x200001ec
	ldr	r2, =_sbss
 8003238:	200001ec 	.word	0x200001ec
	ldr	r3, = _ebss
 800323c:	20000568 	.word	0x20000568

08003240 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003240:	e7fe      	b.n	8003240 <ADC1_2_IRQHandler>
	...

08003244 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b08e      	sub	sp, #56	@ 0x38
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800324e:	2300      	movs	r3, #0
 8003250:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 8003252:	2300      	movs	r3, #0
 8003254:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d009      	beq.n	8003270 <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d006      	beq.n	8003270 <BSP_LED_Init+0x2c>
 8003262:	79fb      	ldrb	r3, [r7, #7]
 8003264:	2b02      	cmp	r3, #2
 8003266:	d003      	beq.n	8003270 <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003268:	f06f 0301 	mvn.w	r3, #1
 800326c:	637b      	str	r3, [r7, #52]	@ 0x34
 800326e:	e06e      	b.n	800334e <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8003270:	79fb      	ldrb	r3, [r7, #7]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d10f      	bne.n	8003296 <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 8003276:	4b38      	ldr	r3, [pc, #224]	@ (8003358 <BSP_LED_Init+0x114>)
 8003278:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800327c:	4a36      	ldr	r2, [pc, #216]	@ (8003358 <BSP_LED_Init+0x114>)
 800327e:	f043 0302 	orr.w	r3, r3, #2
 8003282:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003286:	4b34      	ldr	r3, [pc, #208]	@ (8003358 <BSP_LED_Init+0x114>)
 8003288:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	61bb      	str	r3, [r7, #24]
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	e046      	b.n	8003324 <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 8003296:	79fb      	ldrb	r3, [r7, #7]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10f      	bne.n	80032bc <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 800329c:	4b2e      	ldr	r3, [pc, #184]	@ (8003358 <BSP_LED_Init+0x114>)
 800329e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032a2:	4a2d      	ldr	r2, [pc, #180]	@ (8003358 <BSP_LED_Init+0x114>)
 80032a4:	f043 0304 	orr.w	r3, r3, #4
 80032a8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80032ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003358 <BSP_LED_Init+0x114>)
 80032ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032b2:	f003 0304 	and.w	r3, r3, #4
 80032b6:	617b      	str	r3, [r7, #20]
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	e033      	b.n	8003324 <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032bc:	4b26      	ldr	r3, [pc, #152]	@ (8003358 <BSP_LED_Init+0x114>)
 80032be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032c2:	f003 0304 	and.w	r3, r3, #4
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d110      	bne.n	80032ec <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80032ca:	4b23      	ldr	r3, [pc, #140]	@ (8003358 <BSP_LED_Init+0x114>)
 80032cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032d0:	4a21      	ldr	r2, [pc, #132]	@ (8003358 <BSP_LED_Init+0x114>)
 80032d2:	f043 0304 	orr.w	r3, r3, #4
 80032d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80032da:	4b1f      	ldr	r3, [pc, #124]	@ (8003358 <BSP_LED_Init+0x114>)
 80032dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032e0:	f003 0304 	and.w	r3, r3, #4
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 80032e8:	2301      	movs	r3, #1
 80032ea:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 80032ec:	f001 fe0e 	bl	8004f0c <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 80032f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d107      	bne.n	8003306 <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80032f6:	4b18      	ldr	r3, [pc, #96]	@ (8003358 <BSP_LED_Init+0x114>)
 80032f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032fc:	4a16      	ldr	r2, [pc, #88]	@ (8003358 <BSP_LED_Init+0x114>)
 80032fe:	f023 0304 	bic.w	r3, r3, #4
 8003302:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 8003306:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <BSP_LED_Init+0x114>)
 8003308:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800330c:	4a12      	ldr	r2, [pc, #72]	@ (8003358 <BSP_LED_Init+0x114>)
 800330e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003312:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003316:	4b10      	ldr	r3, [pc, #64]	@ (8003358 <BSP_LED_Init+0x114>)
 8003318:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800331c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	4a0d      	ldr	r2, [pc, #52]	@ (800335c <BSP_LED_Init+0x118>)
 8003328:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800332c:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800332e:	2301      	movs	r3, #1
 8003330:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8003332:	2300      	movs	r3, #0
 8003334:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003336:	2303      	movs	r3, #3
 8003338:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	4a08      	ldr	r2, [pc, #32]	@ (8003360 <BSP_LED_Init+0x11c>)
 800333e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003342:	f107 021c 	add.w	r2, r7, #28
 8003346:	4611      	mov	r1, r2
 8003348:	4618      	mov	r0, r3
 800334a:	f000 fbb1 	bl	8003ab0 <HAL_GPIO_Init>
  }

  return ret;
 800334e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003350:	4618      	mov	r0, r3
 8003352:	3738      	adds	r7, #56	@ 0x38
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	46020c00 	.word	0x46020c00
 800335c:	0800fe24 	.word	0x0800fe24
 8003360:	20000004 	.word	0x20000004

08003364 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b088      	sub	sp, #32
 8003368:	af00      	add	r7, sp, #0
 800336a:	4603      	mov	r3, r0
 800336c:	460a      	mov	r2, r1
 800336e:	71fb      	strb	r3, [r7, #7]
 8003370:	4613      	mov	r3, r2
 8003372:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8003374:	4b30      	ldr	r3, [pc, #192]	@ (8003438 <BSP_PB_Init+0xd4>)
 8003376:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800337a:	4a2f      	ldr	r2, [pc, #188]	@ (8003438 <BSP_PB_Init+0xd4>)
 800337c:	f043 0304 	orr.w	r3, r3, #4
 8003380:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003384:	4b2c      	ldr	r3, [pc, #176]	@ (8003438 <BSP_PB_Init+0xd4>)
 8003386:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800338a:	f003 0304 	and.w	r3, r3, #4
 800338e:	60bb      	str	r3, [r7, #8]
 8003390:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8003392:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003396:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8003398:	2302      	movs	r3, #2
 800339a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800339c:	2302      	movs	r3, #2
 800339e:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80033a0:	79bb      	ldrb	r3, [r7, #6]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10c      	bne.n	80033c0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80033a6:	2300      	movs	r3, #0
 80033a8:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80033aa:	79fb      	ldrb	r3, [r7, #7]
 80033ac:	4a23      	ldr	r2, [pc, #140]	@ (800343c <BSP_PB_Init+0xd8>)
 80033ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b2:	f107 020c 	add.w	r2, r7, #12
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 fb79 	bl	8003ab0 <HAL_GPIO_Init>
 80033be:	e036      	b.n	800342e <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80033c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003440 <BSP_PB_Init+0xdc>)
 80033c2:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80033c4:	79fb      	ldrb	r3, [r7, #7]
 80033c6:	4a1d      	ldr	r2, [pc, #116]	@ (800343c <BSP_PB_Init+0xd8>)
 80033c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033cc:	f107 020c 	add.w	r2, r7, #12
 80033d0:	4611      	mov	r1, r2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f000 fb6c 	bl	8003ab0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80033d8:	79fa      	ldrb	r2, [r7, #7]
 80033da:	4613      	mov	r3, r2
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	4413      	add	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4a18      	ldr	r2, [pc, #96]	@ (8003444 <BSP_PB_Init+0xe0>)
 80033e4:	441a      	add	r2, r3
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	4917      	ldr	r1, [pc, #92]	@ (8003448 <BSP_PB_Init+0xe4>)
 80033ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80033ee:	4619      	mov	r1, r3
 80033f0:	4610      	mov	r0, r2
 80033f2:	f000 fb01 	bl	80039f8 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80033f6:	79fa      	ldrb	r2, [r7, #7]
 80033f8:	4613      	mov	r3, r2
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4413      	add	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	4a10      	ldr	r2, [pc, #64]	@ (8003444 <BSP_PB_Init+0xe0>)
 8003402:	1898      	adds	r0, r3, r2
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	4a11      	ldr	r2, [pc, #68]	@ (800344c <BSP_PB_Init+0xe8>)
 8003408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800340c:	461a      	mov	r2, r3
 800340e:	2100      	movs	r1, #0
 8003410:	f000 fac6 	bl	80039a0 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8003414:	2018      	movs	r0, #24
 8003416:	79fb      	ldrb	r3, [r7, #7]
 8003418:	4a0d      	ldr	r2, [pc, #52]	@ (8003450 <BSP_PB_Init+0xec>)
 800341a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800341e:	2200      	movs	r2, #0
 8003420:	4619      	mov	r1, r3
 8003422:	f000 f9e1 	bl	80037e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8003426:	2318      	movs	r3, #24
 8003428:	4618      	mov	r0, r3
 800342a:	f000 f9f7 	bl	800381c <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3720      	adds	r7, #32
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	46020c00 	.word	0x46020c00
 800343c:	20000010 	.word	0x20000010
 8003440:	10110000 	.word	0x10110000
 8003444:	2000040c 	.word	0x2000040c
 8003448:	0800fe2c 	.word	0x0800fe2c
 800344c:	20000014 	.word	0x20000014
 8003450:	20000018 	.word	0x20000018

08003454 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	4603      	mov	r3, r0
 800345c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800345e:	79fa      	ldrb	r2, [r7, #7]
 8003460:	4613      	mov	r3, r2
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	4413      	add	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4a04      	ldr	r2, [pc, #16]	@ (800347c <BSP_PB_IRQHandler+0x28>)
 800346a:	4413      	add	r3, r2
 800346c:	4618      	mov	r0, r3
 800346e:	f000 fad7 	bl	8003a20 <HAL_EXTI_IRQHandler>
}
 8003472:	bf00      	nop
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	2000040c 	.word	0x2000040c

08003480 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800349a:	2000      	movs	r0, #0
 800349c:	f7ff fff0 	bl	8003480 <BSP_PB_Callback>
}
 80034a0:	bf00      	nop
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034a8:	4b12      	ldr	r3, [pc, #72]	@ (80034f4 <HAL_Init+0x50>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a11      	ldr	r2, [pc, #68]	@ (80034f4 <HAL_Init+0x50>)
 80034ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034b4:	2003      	movs	r0, #3
 80034b6:	f000 f98c 	bl	80037d2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80034ba:	f002 fe15 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80034be:	4602      	mov	r2, r0
 80034c0:	4b0d      	ldr	r3, [pc, #52]	@ (80034f8 <HAL_Init+0x54>)
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	f003 030f 	and.w	r3, r3, #15
 80034c8:	490c      	ldr	r1, [pc, #48]	@ (80034fc <HAL_Init+0x58>)
 80034ca:	5ccb      	ldrb	r3, [r1, r3]
 80034cc:	fa22 f303 	lsr.w	r3, r2, r3
 80034d0:	4a0b      	ldr	r2, [pc, #44]	@ (8003500 <HAL_Init+0x5c>)
 80034d2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80034d4:	2004      	movs	r0, #4
 80034d6:	f000 f9d1 	bl	800387c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034da:	200f      	movs	r0, #15
 80034dc:	f000 f812 	bl	8003504 <HAL_InitTick>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e002      	b.n	80034f0 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80034ea:	f7ff fbd3 	bl	8002c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	40022000 	.word	0x40022000
 80034f8:	46020c00 	.word	0x46020c00
 80034fc:	0800fdcc 	.word	0x0800fdcc
 8003500:	20000000 	.word	0x20000000

08003504 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8003510:	4b33      	ldr	r3, [pc, #204]	@ (80035e0 <HAL_InitTick+0xdc>)
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e05c      	b.n	80035d6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800351c:	4b31      	ldr	r3, [pc, #196]	@ (80035e4 <HAL_InitTick+0xe0>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b04      	cmp	r3, #4
 8003526:	d10c      	bne.n	8003542 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003528:	4b2f      	ldr	r3, [pc, #188]	@ (80035e8 <HAL_InitTick+0xe4>)
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b2c      	ldr	r3, [pc, #176]	@ (80035e0 <HAL_InitTick+0xdc>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	4619      	mov	r1, r3
 8003532:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003536:	fbb3 f3f1 	udiv	r3, r3, r1
 800353a:	fbb2 f3f3 	udiv	r3, r2, r3
 800353e:	60fb      	str	r3, [r7, #12]
 8003540:	e037      	b.n	80035b2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8003542:	f000 f9f3 	bl	800392c <HAL_SYSTICK_GetCLKSourceConfig>
 8003546:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	2b02      	cmp	r3, #2
 800354c:	d023      	beq.n	8003596 <HAL_InitTick+0x92>
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2b02      	cmp	r3, #2
 8003552:	d82d      	bhi.n	80035b0 <HAL_InitTick+0xac>
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_InitTick+0x5e>
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b01      	cmp	r3, #1
 800355e:	d00d      	beq.n	800357c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003560:	e026      	b.n	80035b0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8003562:	4b21      	ldr	r3, [pc, #132]	@ (80035e8 <HAL_InitTick+0xe4>)
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	4b1e      	ldr	r3, [pc, #120]	@ (80035e0 <HAL_InitTick+0xdc>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	4619      	mov	r1, r3
 800356c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003570:	fbb3 f3f1 	udiv	r3, r3, r1
 8003574:	fbb2 f3f3 	udiv	r3, r2, r3
 8003578:	60fb      	str	r3, [r7, #12]
        break;
 800357a:	e01a      	b.n	80035b2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800357c:	4b18      	ldr	r3, [pc, #96]	@ (80035e0 <HAL_InitTick+0xdc>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	461a      	mov	r2, r3
 8003582:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003586:	fbb3 f3f2 	udiv	r3, r3, r2
 800358a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800358e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003592:	60fb      	str	r3, [r7, #12]
        break;
 8003594:	e00d      	b.n	80035b2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003596:	4b12      	ldr	r3, [pc, #72]	@ (80035e0 <HAL_InitTick+0xdc>)
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80035a4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80035a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ac:	60fb      	str	r3, [r7, #12]
        break;
 80035ae:	e000      	b.n	80035b2 <HAL_InitTick+0xae>
        break;
 80035b0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f000 f940 	bl	8003838 <HAL_SYSTICK_Config>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e009      	b.n	80035d6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035c2:	2200      	movs	r2, #0
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80035ca:	f000 f90d 	bl	80037e8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80035ce:	4a07      	ldr	r2, [pc, #28]	@ (80035ec <HAL_InitTick+0xe8>)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	20000020 	.word	0x20000020
 80035e4:	e000e010 	.word	0xe000e010
 80035e8:	20000000 	.word	0x20000000
 80035ec:	2000001c 	.word	0x2000001c

080035f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035f4:	4b06      	ldr	r3, [pc, #24]	@ (8003610 <HAL_IncTick+0x20>)
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	461a      	mov	r2, r3
 80035fa:	4b06      	ldr	r3, [pc, #24]	@ (8003614 <HAL_IncTick+0x24>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4413      	add	r3, r2
 8003600:	4a04      	ldr	r2, [pc, #16]	@ (8003614 <HAL_IncTick+0x24>)
 8003602:	6013      	str	r3, [r2, #0]
}
 8003604:	bf00      	nop
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
 800360e:	bf00      	nop
 8003610:	20000020 	.word	0x20000020
 8003614:	20000418 	.word	0x20000418

08003618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  return uwTick;
 800361c:	4b03      	ldr	r3, [pc, #12]	@ (800362c <HAL_GetTick+0x14>)
 800361e:	681b      	ldr	r3, [r3, #0]
}
 8003620:	4618      	mov	r0, r3
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	20000418 	.word	0x20000418

08003630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003638:	f7ff ffee 	bl	8003618 <HAL_GetTick>
 800363c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003648:	d005      	beq.n	8003656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800364a:	4b0a      	ldr	r3, [pc, #40]	@ (8003674 <HAL_Delay+0x44>)
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4413      	add	r3, r2
 8003654:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003656:	bf00      	nop
 8003658:	f7ff ffde 	bl	8003618 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	429a      	cmp	r2, r3
 8003666:	d8f7      	bhi.n	8003658 <HAL_Delay+0x28>
  {
  }
}
 8003668:	bf00      	nop
 800366a:	bf00      	nop
 800366c:	3710      	adds	r7, #16
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20000020 	.word	0x20000020

08003678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003678:	b480      	push	{r7}
 800367a:	b085      	sub	sp, #20
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003688:	4b0c      	ldr	r3, [pc, #48]	@ (80036bc <__NVIC_SetPriorityGrouping+0x44>)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003694:	4013      	ands	r3, r2
 8003696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80036a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036aa:	4a04      	ldr	r2, [pc, #16]	@ (80036bc <__NVIC_SetPriorityGrouping+0x44>)
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	60d3      	str	r3, [r2, #12]
}
 80036b0:	bf00      	nop
 80036b2:	3714      	adds	r7, #20
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036c4:	4b04      	ldr	r3, [pc, #16]	@ (80036d8 <__NVIC_GetPriorityGrouping+0x18>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	0a1b      	lsrs	r3, r3, #8
 80036ca:	f003 0307 	and.w	r3, r3, #7
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	e000ed00 	.word	0xe000ed00

080036dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	4603      	mov	r3, r0
 80036e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80036e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	db0b      	blt.n	8003706 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ee:	88fb      	ldrh	r3, [r7, #6]
 80036f0:	f003 021f 	and.w	r2, r3, #31
 80036f4:	4907      	ldr	r1, [pc, #28]	@ (8003714 <__NVIC_EnableIRQ+0x38>)
 80036f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036fa:	095b      	lsrs	r3, r3, #5
 80036fc:	2001      	movs	r0, #1
 80036fe:	fa00 f202 	lsl.w	r2, r0, r2
 8003702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003706:	bf00      	nop
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	e000e100 	.word	0xe000e100

08003718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	4603      	mov	r3, r0
 8003720:	6039      	str	r1, [r7, #0]
 8003722:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003724:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003728:	2b00      	cmp	r3, #0
 800372a:	db0a      	blt.n	8003742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	b2da      	uxtb	r2, r3
 8003730:	490c      	ldr	r1, [pc, #48]	@ (8003764 <__NVIC_SetPriority+0x4c>)
 8003732:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003736:	0112      	lsls	r2, r2, #4
 8003738:	b2d2      	uxtb	r2, r2
 800373a:	440b      	add	r3, r1
 800373c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003740:	e00a      	b.n	8003758 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	b2da      	uxtb	r2, r3
 8003746:	4908      	ldr	r1, [pc, #32]	@ (8003768 <__NVIC_SetPriority+0x50>)
 8003748:	88fb      	ldrh	r3, [r7, #6]
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	3b04      	subs	r3, #4
 8003750:	0112      	lsls	r2, r2, #4
 8003752:	b2d2      	uxtb	r2, r2
 8003754:	440b      	add	r3, r1
 8003756:	761a      	strb	r2, [r3, #24]
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr
 8003764:	e000e100 	.word	0xe000e100
 8003768:	e000ed00 	.word	0xe000ed00

0800376c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800376c:	b480      	push	{r7}
 800376e:	b089      	sub	sp, #36	@ 0x24
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f003 0307 	and.w	r3, r3, #7
 800377e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f1c3 0307 	rsb	r3, r3, #7
 8003786:	2b04      	cmp	r3, #4
 8003788:	bf28      	it	cs
 800378a:	2304      	movcs	r3, #4
 800378c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	3304      	adds	r3, #4
 8003792:	2b06      	cmp	r3, #6
 8003794:	d902      	bls.n	800379c <NVIC_EncodePriority+0x30>
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	3b03      	subs	r3, #3
 800379a:	e000      	b.n	800379e <NVIC_EncodePriority+0x32>
 800379c:	2300      	movs	r3, #0
 800379e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	fa02 f303 	lsl.w	r3, r2, r3
 80037aa:	43da      	mvns	r2, r3
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	401a      	ands	r2, r3
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	fa01 f303 	lsl.w	r3, r1, r3
 80037be:	43d9      	mvns	r1, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037c4:	4313      	orrs	r3, r2
         );
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3724      	adds	r7, #36	@ 0x24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff ff4c 	bl	8003678 <__NVIC_SetPriorityGrouping>
}
 80037e0:	bf00      	nop
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037f6:	f7ff ff63 	bl	80036c0 <__NVIC_GetPriorityGrouping>
 80037fa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	68b9      	ldr	r1, [r7, #8]
 8003800:	6978      	ldr	r0, [r7, #20]
 8003802:	f7ff ffb3 	bl	800376c <NVIC_EncodePriority>
 8003806:	4602      	mov	r2, r0
 8003808:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800380c:	4611      	mov	r1, r2
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff ff82 	bl	8003718 <__NVIC_SetPriority>
}
 8003814:	bf00      	nop
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003826:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff ff56 	bl	80036dc <__NVIC_EnableIRQ>
}
 8003830:	bf00      	nop
 8003832:	3708      	adds	r7, #8
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3b01      	subs	r3, #1
 8003844:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003848:	d301      	bcc.n	800384e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800384a:	2301      	movs	r3, #1
 800384c:	e00d      	b.n	800386a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 800384e:	4a0a      	ldr	r2, [pc, #40]	@ (8003878 <HAL_SYSTICK_Config+0x40>)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3b01      	subs	r3, #1
 8003854:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003856:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <HAL_SYSTICK_Config+0x40>)
 8003858:	2200      	movs	r2, #0
 800385a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 800385c:	4b06      	ldr	r3, [pc, #24]	@ (8003878 <HAL_SYSTICK_Config+0x40>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a05      	ldr	r2, [pc, #20]	@ (8003878 <HAL_SYSTICK_Config+0x40>)
 8003862:	f043 0303 	orr.w	r3, r3, #3
 8003866:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	e000e010 	.word	0xe000e010

0800387c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b04      	cmp	r3, #4
 8003888:	d844      	bhi.n	8003914 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800388a:	a201      	add	r2, pc, #4	@ (adr r2, 8003890 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 800388c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003890:	080038b3 	.word	0x080038b3
 8003894:	080038d1 	.word	0x080038d1
 8003898:	080038f3 	.word	0x080038f3
 800389c:	08003915 	.word	0x08003915
 80038a0:	080038a5 	.word	0x080038a5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80038a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038aa:	f043 0304 	orr.w	r3, r3, #4
 80038ae:	6013      	str	r3, [r2, #0]
      break;
 80038b0:	e031      	b.n	8003916 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80038b2:	4b1c      	ldr	r3, [pc, #112]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038b8:	f023 0304 	bic.w	r3, r3, #4
 80038bc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80038be:	4b1a      	ldr	r3, [pc, #104]	@ (8003928 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80038c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038c4:	4a18      	ldr	r2, [pc, #96]	@ (8003928 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80038c6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80038ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80038ce:	e022      	b.n	8003916 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80038d0:	4b14      	ldr	r3, [pc, #80]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a13      	ldr	r2, [pc, #76]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038d6:	f023 0304 	bic.w	r3, r3, #4
 80038da:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80038dc:	4b12      	ldr	r3, [pc, #72]	@ (8003928 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80038de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80038e2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80038e6:	4a10      	ldr	r2, [pc, #64]	@ (8003928 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80038e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80038ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80038f0:	e011      	b.n	8003916 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80038f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a0b      	ldr	r2, [pc, #44]	@ (8003924 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80038f8:	f023 0304 	bic.w	r3, r3, #4
 80038fc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80038fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003928 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003904:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003908:	4a07      	ldr	r2, [pc, #28]	@ (8003928 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800390a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800390e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003912:	e000      	b.n	8003916 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003914:	bf00      	nop
  }
}
 8003916:	bf00      	nop
 8003918:	370c      	adds	r7, #12
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	e000e010 	.word	0xe000e010
 8003928:	46020c00 	.word	0x46020c00

0800392c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003932:	4b19      	ldr	r3, [pc, #100]	@ (8003998 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0304 	and.w	r3, r3, #4
 800393a:	2b00      	cmp	r3, #0
 800393c:	d002      	beq.n	8003944 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800393e:	2304      	movs	r3, #4
 8003940:	607b      	str	r3, [r7, #4]
 8003942:	e021      	b.n	8003988 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003944:	4b15      	ldr	r3, [pc, #84]	@ (800399c <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800394a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800394e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003956:	d011      	beq.n	800397c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800395e:	d810      	bhi.n	8003982 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d004      	beq.n	8003970 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800396c:	d003      	beq.n	8003976 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800396e:	e008      	b.n	8003982 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003970:	2300      	movs	r3, #0
 8003972:	607b      	str	r3, [r7, #4]
        break;
 8003974:	e008      	b.n	8003988 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003976:	2301      	movs	r3, #1
 8003978:	607b      	str	r3, [r7, #4]
        break;
 800397a:	e005      	b.n	8003988 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 800397c:	2302      	movs	r3, #2
 800397e:	607b      	str	r3, [r7, #4]
        break;
 8003980:	e002      	b.n	8003988 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003982:	2300      	movs	r3, #0
 8003984:	607b      	str	r3, [r7, #4]
        break;
 8003986:	bf00      	nop
    }
  }
  return systick_source;
 8003988:	687b      	ldr	r3, [r7, #4]
}
 800398a:	4618      	mov	r0, r3
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	e000e010 	.word	0xe000e010
 800399c:	46020c00 	.word	0x46020c00

080039a0 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 80039a0:	b480      	push	{r7}
 80039a2:	b087      	sub	sp, #28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	460b      	mov	r3, r1
 80039aa:	607a      	str	r2, [r7, #4]
 80039ac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80039b2:	7afb      	ldrb	r3, [r7, #11]
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d011      	beq.n	80039dc <HAL_EXTI_RegisterCallback+0x3c>
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	dc13      	bgt.n	80039e4 <HAL_EXTI_RegisterCallback+0x44>
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_EXTI_RegisterCallback+0x26>
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d007      	beq.n	80039d4 <HAL_EXTI_RegisterCallback+0x34>
 80039c4:	e00e      	b.n	80039e4 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	609a      	str	r2, [r3, #8]
      break;
 80039d2:	e00a      	b.n	80039ea <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	605a      	str	r2, [r3, #4]
      break;
 80039da:	e006      	b.n	80039ea <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	609a      	str	r2, [r3, #8]
      break;
 80039e2:	e002      	b.n	80039ea <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	75fb      	strb	r3, [r7, #23]
      break;
 80039e8:	bf00      	nop
  }

  return status;
 80039ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	371c      	adds	r7, #28
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e003      	b.n	8003a14 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003a12:	2300      	movs	r3, #0
  }
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	370c      	adds	r7, #12
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	0c1b      	lsrs	r3, r3, #16
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 031f 	and.w	r3, r3, #31
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a42:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	015a      	lsls	r2, r3, #5
 8003a48:	4b17      	ldr	r3, [pc, #92]	@ (8003aa8 <HAL_EXTI_IRQHandler+0x88>)
 8003a4a:	4413      	add	r3, r2
 8003a4c:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4013      	ands	r3, r2
 8003a56:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d002      	beq.n	8003a72 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	015a      	lsls	r2, r3, #5
 8003a76:	4b0d      	ldr	r3, [pc, #52]	@ (8003aac <HAL_EXTI_IRQHandler+0x8c>)
 8003a78:	4413      	add	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4013      	ands	r3, r2
 8003a84:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d009      	beq.n	8003aa0 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d002      	beq.n	8003aa0 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	4798      	blx	r3
    }
  }
}
 8003aa0:	bf00      	nop
 8003aa2:	3718      	adds	r7, #24
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	4602200c 	.word	0x4602200c
 8003aac:	46022010 	.word	0x46022010

08003ab0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b089      	sub	sp, #36	@ 0x24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003ac2:	e1c2      	b.n	8003e4a <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681a      	ldr	r2, [r3, #0]
 8003ac8:	2101      	movs	r1, #1
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 81b2 	beq.w	8003e44 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a55      	ldr	r2, [pc, #340]	@ (8003c38 <HAL_GPIO_Init+0x188>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d15d      	bne.n	8003ba4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8003aee:	2201      	movs	r2, #1
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	43db      	mvns	r3, r3
 8003af8:	69fa      	ldr	r2, [r7, #28]
 8003afa:	4013      	ands	r3, r2
 8003afc:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 0201 	and.w	r2, r3, #1
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	69fa      	ldr	r2, [r7, #28]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69fa      	ldr	r2, [r7, #28]
 8003b16:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8003b18:	4a48      	ldr	r2, [pc, #288]	@ (8003c3c <HAL_GPIO_Init+0x18c>)
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003b20:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8003b22:	4a46      	ldr	r2, [pc, #280]	@ (8003c3c <HAL_GPIO_Init+0x18c>)
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	4413      	add	r3, r2
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	08da      	lsrs	r2, r3, #3
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	3208      	adds	r2, #8
 8003b36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b3a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	220f      	movs	r2, #15
 8003b46:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	69fa      	ldr	r2, [r7, #28]
 8003b4e:	4013      	ands	r3, r2
 8003b50:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	220b      	movs	r2, #11
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	69fa      	ldr	r2, [r7, #28]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8003b66:	69bb      	ldr	r3, [r7, #24]
 8003b68:	08da      	lsrs	r2, r3, #3
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	3208      	adds	r2, #8
 8003b6e:	69f9      	ldr	r1, [r7, #28]
 8003b70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	2203      	movs	r2, #3
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	43db      	mvns	r3, r3
 8003b86:	69fa      	ldr	r2, [r7, #28]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	2202      	movs	r2, #2
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	69fa      	ldr	r2, [r7, #28]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	69fa      	ldr	r2, [r7, #28]
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	e067      	b.n	8003c74 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d003      	beq.n	8003bb4 <HAL_GPIO_Init+0x104>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	2b12      	cmp	r3, #18
 8003bb2:	d145      	bne.n	8003c40 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	08da      	lsrs	r2, r3, #3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3208      	adds	r2, #8
 8003bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bc0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	220f      	movs	r2, #15
 8003bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd0:	43db      	mvns	r3, r3
 8003bd2:	69fa      	ldr	r2, [r7, #28]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	f003 020f 	and.w	r2, r3, #15
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	69fa      	ldr	r2, [r7, #28]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	08da      	lsrs	r2, r3, #3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	3208      	adds	r2, #8
 8003bfa:	69f9      	ldr	r1, [r7, #28]
 8003bfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	005b      	lsls	r3, r3, #1
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c10:	43db      	mvns	r3, r3
 8003c12:	69fa      	ldr	r2, [r7, #28]
 8003c14:	4013      	ands	r3, r2
 8003c16:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f003 0203 	and.w	r2, r3, #3
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	fa02 f303 	lsl.w	r3, r2, r3
 8003c28:	69fa      	ldr	r2, [r7, #28]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	69fa      	ldr	r2, [r7, #28]
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	e01e      	b.n	8003c74 <HAL_GPIO_Init+0x1c4>
 8003c36:	bf00      	nop
 8003c38:	46020000 	.word	0x46020000
 8003c3c:	0800fe30 	.word	0x0800fe30
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	2203      	movs	r2, #3
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	43db      	mvns	r3, r3
 8003c52:	69fa      	ldr	r2, [r7, #28]
 8003c54:	4013      	ands	r3, r2
 8003c56:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 0203 	and.w	r2, r3, #3
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	69fa      	ldr	r2, [r7, #28]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	69fa      	ldr	r2, [r7, #28]
 8003c72:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d00b      	beq.n	8003c94 <HAL_GPIO_Init+0x1e4>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d007      	beq.n	8003c94 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c88:	2b11      	cmp	r3, #17
 8003c8a:	d003      	beq.n	8003c94 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	2b12      	cmp	r3, #18
 8003c92:	d130      	bne.n	8003cf6 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	2203      	movs	r2, #3
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	69fa      	ldr	r2, [r7, #28]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	69fa      	ldr	r2, [r7, #28]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	69fa      	ldr	r2, [r7, #28]
 8003cc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8003cca:	2201      	movs	r2, #1
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	69fa      	ldr	r2, [r7, #28]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	091b      	lsrs	r3, r3, #4
 8003ce0:	f003 0201 	and.w	r2, r3, #1
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	69fa      	ldr	r2, [r7, #28]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	69fa      	ldr	r2, [r7, #28]
 8003cf4:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d107      	bne.n	8003d0e <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8003d02:	2b03      	cmp	r3, #3
 8003d04:	d11b      	bne.n	8003d3e <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d017      	beq.n	8003d3e <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	2203      	movs	r2, #3
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	43db      	mvns	r3, r3
 8003d20:	69fa      	ldr	r2, [r7, #28]
 8003d22:	4013      	ands	r3, r2
 8003d24:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d32:	69fa      	ldr	r2, [r7, #28]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	69fa      	ldr	r2, [r7, #28]
 8003d3c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d07c      	beq.n	8003e44 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003d4a:	4a47      	ldr	r2, [pc, #284]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	089b      	lsrs	r3, r3, #2
 8003d50:	3318      	adds	r3, #24
 8003d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d56:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f003 0303 	and.w	r3, r3, #3
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	220f      	movs	r2, #15
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	43db      	mvns	r3, r3
 8003d68:	69fa      	ldr	r2, [r7, #28]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	0a9a      	lsrs	r2, r3, #10
 8003d72:	4b3e      	ldr	r3, [pc, #248]	@ (8003e6c <HAL_GPIO_Init+0x3bc>)
 8003d74:	4013      	ands	r3, r2
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	f002 0203 	and.w	r2, r2, #3
 8003d7c:	00d2      	lsls	r2, r2, #3
 8003d7e:	4093      	lsls	r3, r2
 8003d80:	69fa      	ldr	r2, [r7, #28]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003d86:	4938      	ldr	r1, [pc, #224]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	089b      	lsrs	r3, r3, #2
 8003d8c:	3318      	adds	r3, #24
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003d94:	4b34      	ldr	r3, [pc, #208]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	69fa      	ldr	r2, [r7, #28]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8003db0:	69fa      	ldr	r2, [r7, #28]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8003db8:	4a2b      	ldr	r2, [pc, #172]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	43db      	mvns	r3, r3
 8003dc8:	69fa      	ldr	r2, [r7, #28]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8003dda:	69fa      	ldr	r2, [r7, #28]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8003de2:	4a21      	ldr	r2, [pc, #132]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003de8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003dea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dee:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	43db      	mvns	r3, r3
 8003df4:	69fa      	ldr	r2, [r7, #28]
 8003df6:	4013      	ands	r3, r2
 8003df8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8003e0e:	4a16      	ldr	r2, [pc, #88]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003e16:	4b14      	ldr	r3, [pc, #80]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e1c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	43db      	mvns	r3, r3
 8003e22:	69fa      	ldr	r2, [r7, #28]
 8003e24:	4013      	ands	r3, r2
 8003e26:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d003      	beq.n	8003e3c <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8003e34:	69fa      	ldr	r2, [r7, #28]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8003e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e68 <HAL_GPIO_Init+0x3b8>)
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	3301      	adds	r3, #1
 8003e48:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f47f ae35 	bne.w	8003ac4 <HAL_GPIO_Init+0x14>
  }
}
 8003e5a:	bf00      	nop
 8003e5c:	bf00      	nop
 8003e5e:	3724      	adds	r7, #36	@ 0x24
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	46022000 	.word	0x46022000
 8003e6c:	002f7f7f 	.word	0x002f7f7f

08003e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	460b      	mov	r3, r1
 8003e7a:	807b      	strh	r3, [r7, #2]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e80:	787b      	ldrb	r3, [r7, #1]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d003      	beq.n	8003e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e86:	887a      	ldrh	r2, [r7, #2]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003e8c:	e002      	b.n	8003e94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8003e8e:	887a      	ldrh	r2, [r7, #2]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e08d      	b.n	8003fce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fe fefe 	bl	8002cc8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2224      	movs	r2, #36	@ 0x24
 8003ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0201 	bic.w	r2, r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003ef0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689a      	ldr	r2, [r3, #8]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f00:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d107      	bne.n	8003f1a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	689a      	ldr	r2, [r3, #8]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f16:	609a      	str	r2, [r3, #8]
 8003f18:	e006      	b.n	8003f28 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689a      	ldr	r2, [r3, #8]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003f26:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d108      	bne.n	8003f42 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	685a      	ldr	r2, [r3, #4]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f3e:	605a      	str	r2, [r3, #4]
 8003f40:	e007      	b.n	8003f52 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	685a      	ldr	r2, [r3, #4]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6812      	ldr	r2, [r2, #0]
 8003f5c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003f60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f64:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68da      	ldr	r2, [r3, #12]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f74:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	691a      	ldr	r2, [r3, #16]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	69d9      	ldr	r1, [r3, #28]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a1a      	ldr	r2, [r3, #32]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	430a      	orrs	r2, r1
 8003f9e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af02      	add	r7, sp, #8
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	4608      	mov	r0, r1
 8003fe2:	4611      	mov	r1, r2
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	817b      	strh	r3, [r7, #10]
 8003fea:	460b      	mov	r3, r1
 8003fec:	813b      	strh	r3, [r7, #8]
 8003fee:	4613      	mov	r3, r2
 8003ff0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b20      	cmp	r3, #32
 8003ffc:	f040 80f9 	bne.w	80041f2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004000:	6a3b      	ldr	r3, [r7, #32]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <HAL_I2C_Mem_Write+0x34>
 8004006:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004008:	2b00      	cmp	r3, #0
 800400a:	d105      	bne.n	8004018 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004012:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e0ed      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800401e:	2b01      	cmp	r3, #1
 8004020:	d101      	bne.n	8004026 <HAL_I2C_Mem_Write+0x4e>
 8004022:	2302      	movs	r3, #2
 8004024:	e0e6      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800402e:	f7ff faf3 	bl	8003618 <HAL_GetTick>
 8004032:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	2319      	movs	r3, #25
 800403a:	2201      	movs	r2, #1
 800403c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f000 fbc9 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d001      	beq.n	8004050 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e0d1      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2221      	movs	r2, #33	@ 0x21
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2240      	movs	r2, #64	@ 0x40
 800405c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6a3a      	ldr	r2, [r7, #32]
 800406a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004070:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004078:	88f8      	ldrh	r0, [r7, #6]
 800407a:	893a      	ldrh	r2, [r7, #8]
 800407c:	8979      	ldrh	r1, [r7, #10]
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	9301      	str	r3, [sp, #4]
 8004082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004084:	9300      	str	r3, [sp, #0]
 8004086:	4603      	mov	r3, r0
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 fad9 	bl	8004640 <I2C_RequestMemoryWrite>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e0a9      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	2bff      	cmp	r3, #255	@ 0xff
 80040a8:	d90e      	bls.n	80040c8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	22ff      	movs	r2, #255	@ 0xff
 80040ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b4:	b2da      	uxtb	r2, r3
 80040b6:	8979      	ldrh	r1, [r7, #10]
 80040b8:	2300      	movs	r3, #0
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 fd4d 	bl	8004b60 <I2C_TransferConfig>
 80040c6:	e00f      	b.n	80040e8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040cc:	b29a      	uxth	r2, r3
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	8979      	ldrh	r1, [r7, #10]
 80040da:	2300      	movs	r3, #0
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 fd3c 	bl	8004b60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040ec:	68f8      	ldr	r0, [r7, #12]
 80040ee:	f000 fbcc 	bl	800488a <I2C_WaitOnTXISFlagUntilTimeout>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e07b      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004100:	781a      	ldrb	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	1c5a      	adds	r2, r3, #1
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004116:	b29b      	uxth	r3, r3
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004124:	3b01      	subs	r3, #1
 8004126:	b29a      	uxth	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d034      	beq.n	80041a0 <HAL_I2C_Mem_Write+0x1c8>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800413a:	2b00      	cmp	r3, #0
 800413c:	d130      	bne.n	80041a0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004144:	2200      	movs	r2, #0
 8004146:	2180      	movs	r1, #128	@ 0x80
 8004148:	68f8      	ldr	r0, [r7, #12]
 800414a:	f000 fb45 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e04d      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800415c:	b29b      	uxth	r3, r3
 800415e:	2bff      	cmp	r3, #255	@ 0xff
 8004160:	d90e      	bls.n	8004180 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	22ff      	movs	r2, #255	@ 0xff
 8004166:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800416c:	b2da      	uxtb	r2, r3
 800416e:	8979      	ldrh	r1, [r7, #10]
 8004170:	2300      	movs	r3, #0
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 fcf1 	bl	8004b60 <I2C_TransferConfig>
 800417e:	e00f      	b.n	80041a0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418e:	b2da      	uxtb	r2, r3
 8004190:	8979      	ldrh	r1, [r7, #10]
 8004192:	2300      	movs	r3, #0
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 fce0 	bl	8004b60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d19e      	bne.n	80040e8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 fbb2 	bl	8004918 <I2C_WaitOnSTOPFlagUntilTimeout>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e01a      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2220      	movs	r2, #32
 80041c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6859      	ldr	r1, [r3, #4]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	4b0a      	ldr	r3, [pc, #40]	@ (80041fc <HAL_I2C_Mem_Write+0x224>)
 80041d2:	400b      	ands	r3, r1
 80041d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2220      	movs	r2, #32
 80041da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80041ee:	2300      	movs	r3, #0
 80041f0:	e000      	b.n	80041f4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80041f2:	2302      	movs	r3, #2
  }
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3718      	adds	r7, #24
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	fe00e800 	.word	0xfe00e800

08004200 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b088      	sub	sp, #32
 8004204:	af02      	add	r7, sp, #8
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	4608      	mov	r0, r1
 800420a:	4611      	mov	r1, r2
 800420c:	461a      	mov	r2, r3
 800420e:	4603      	mov	r3, r0
 8004210:	817b      	strh	r3, [r7, #10]
 8004212:	460b      	mov	r3, r1
 8004214:	813b      	strh	r3, [r7, #8]
 8004216:	4613      	mov	r3, r2
 8004218:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b20      	cmp	r3, #32
 8004224:	f040 80fd 	bne.w	8004422 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004228:	6a3b      	ldr	r3, [r7, #32]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d002      	beq.n	8004234 <HAL_I2C_Mem_Read+0x34>
 800422e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004230:	2b00      	cmp	r3, #0
 8004232:	d105      	bne.n	8004240 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800423a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e0f1      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004246:	2b01      	cmp	r3, #1
 8004248:	d101      	bne.n	800424e <HAL_I2C_Mem_Read+0x4e>
 800424a:	2302      	movs	r3, #2
 800424c:	e0ea      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004256:	f7ff f9df 	bl	8003618 <HAL_GetTick>
 800425a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	2319      	movs	r3, #25
 8004262:	2201      	movs	r2, #1
 8004264:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 fab5 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e0d5      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2222      	movs	r2, #34	@ 0x22
 800427c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2240      	movs	r2, #64	@ 0x40
 8004284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6a3a      	ldr	r2, [r7, #32]
 8004292:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004298:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042a0:	88f8      	ldrh	r0, [r7, #6]
 80042a2:	893a      	ldrh	r2, [r7, #8]
 80042a4:	8979      	ldrh	r1, [r7, #10]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	9301      	str	r3, [sp, #4]
 80042aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	4603      	mov	r3, r0
 80042b0:	68f8      	ldr	r0, [r7, #12]
 80042b2:	f000 fa19 	bl	80046e8 <I2C_RequestMemoryRead>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d005      	beq.n	80042c8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e0ad      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	2bff      	cmp	r3, #255	@ 0xff
 80042d0:	d90e      	bls.n	80042f0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	22ff      	movs	r2, #255	@ 0xff
 80042d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	8979      	ldrh	r1, [r7, #10]
 80042e0:	4b52      	ldr	r3, [pc, #328]	@ (800442c <HAL_I2C_Mem_Read+0x22c>)
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f000 fc39 	bl	8004b60 <I2C_TransferConfig>
 80042ee:	e00f      	b.n	8004310 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	8979      	ldrh	r1, [r7, #10]
 8004302:	4b4a      	ldr	r3, [pc, #296]	@ (800442c <HAL_I2C_Mem_Read+0x22c>)
 8004304:	9300      	str	r3, [sp, #0]
 8004306:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f000 fc28 	bl	8004b60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	9300      	str	r3, [sp, #0]
 8004314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004316:	2200      	movs	r2, #0
 8004318:	2104      	movs	r1, #4
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f000 fa5c 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e07c      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433c:	1c5a      	adds	r2, r3, #1
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004352:	b29b      	uxth	r3, r3
 8004354:	3b01      	subs	r3, #1
 8004356:	b29a      	uxth	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004360:	b29b      	uxth	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d034      	beq.n	80043d0 <HAL_I2C_Mem_Read+0x1d0>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800436a:	2b00      	cmp	r3, #0
 800436c:	d130      	bne.n	80043d0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	9300      	str	r3, [sp, #0]
 8004372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004374:	2200      	movs	r2, #0
 8004376:	2180      	movs	r1, #128	@ 0x80
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f000 fa2d 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e04d      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800438c:	b29b      	uxth	r3, r3
 800438e:	2bff      	cmp	r3, #255	@ 0xff
 8004390:	d90e      	bls.n	80043b0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	22ff      	movs	r2, #255	@ 0xff
 8004396:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800439c:	b2da      	uxtb	r2, r3
 800439e:	8979      	ldrh	r1, [r7, #10]
 80043a0:	2300      	movs	r3, #0
 80043a2:	9300      	str	r3, [sp, #0]
 80043a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 fbd9 	bl	8004b60 <I2C_TransferConfig>
 80043ae:	e00f      	b.n	80043d0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043be:	b2da      	uxtb	r2, r3
 80043c0:	8979      	ldrh	r1, [r7, #10]
 80043c2:	2300      	movs	r3, #0
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f000 fbc8 	bl	8004b60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d19a      	bne.n	8004310 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 fa9a 	bl	8004918 <I2C_WaitOnSTOPFlagUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e01a      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2220      	movs	r2, #32
 80043f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	6859      	ldr	r1, [r3, #4]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	4b0b      	ldr	r3, [pc, #44]	@ (8004430 <HAL_I2C_Mem_Read+0x230>)
 8004402:	400b      	ands	r3, r1
 8004404:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2220      	movs	r2, #32
 800440a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2200      	movs	r2, #0
 8004412:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800441e:	2300      	movs	r3, #0
 8004420:	e000      	b.n	8004424 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004422:	2302      	movs	r3, #2
  }
}
 8004424:	4618      	mov	r0, r3
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	80002400 	.word	0x80002400
 8004430:	fe00e800 	.word	0xfe00e800

08004434 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b08a      	sub	sp, #40	@ 0x28
 8004438:	af02      	add	r7, sp, #8
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	607a      	str	r2, [r7, #4]
 800443e:	603b      	str	r3, [r7, #0]
 8004440:	460b      	mov	r3, r1
 8004442:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004444:	2300      	movs	r3, #0
 8004446:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b20      	cmp	r3, #32
 8004456:	f040 80ed 	bne.w	8004634 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	699b      	ldr	r3, [r3, #24]
 8004460:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004464:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004468:	d101      	bne.n	800446e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800446a:	2302      	movs	r3, #2
 800446c:	e0e3      	b.n	8004636 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004474:	2b01      	cmp	r3, #1
 8004476:	d101      	bne.n	800447c <HAL_I2C_IsDeviceReady+0x48>
 8004478:	2302      	movs	r3, #2
 800447a:	e0dc      	b.n	8004636 <HAL_I2C_IsDeviceReady+0x202>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2224      	movs	r2, #36	@ 0x24
 8004488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d107      	bne.n	80044aa <HAL_I2C_IsDeviceReady+0x76>
 800449a:	897b      	ldrh	r3, [r7, #10]
 800449c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80044a4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80044a8:	e006      	b.n	80044b8 <HAL_I2C_IsDeviceReady+0x84>
 80044aa:	897b      	ldrh	r3, [r7, #10]
 80044ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80044b4:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	6812      	ldr	r2, [r2, #0]
 80044bc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80044be:	f7ff f8ab 	bl	8003618 <HAL_GetTick>
 80044c2:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	f003 0320 	and.w	r3, r3, #32
 80044ce:	2b20      	cmp	r3, #32
 80044d0:	bf0c      	ite	eq
 80044d2:	2301      	moveq	r3, #1
 80044d4:	2300      	movne	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	f003 0310 	and.w	r3, r3, #16
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	bf0c      	ite	eq
 80044e8:	2301      	moveq	r3, #1
 80044ea:	2300      	movne	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80044f0:	e034      	b.n	800455c <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044f8:	d01a      	beq.n	8004530 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80044fa:	f7ff f88d 	bl	8003618 <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	429a      	cmp	r2, r3
 8004508:	d302      	bcc.n	8004510 <HAL_I2C_IsDeviceReady+0xdc>
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10f      	bne.n	8004530 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451c:	f043 0220 	orr.w	r2, r3, #32
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e082      	b.n	8004636 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b20      	cmp	r3, #32
 800453c:	bf0c      	ite	eq
 800453e:	2301      	moveq	r3, #1
 8004540:	2300      	movne	r3, #0
 8004542:	b2db      	uxtb	r3, r3
 8004544:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	f003 0310 	and.w	r3, r3, #16
 8004550:	2b10      	cmp	r3, #16
 8004552:	bf0c      	ite	eq
 8004554:	2301      	moveq	r3, #1
 8004556:	2300      	movne	r3, #0
 8004558:	b2db      	uxtb	r3, r3
 800455a:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800455c:	7fbb      	ldrb	r3, [r7, #30]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d102      	bne.n	8004568 <HAL_I2C_IsDeviceReady+0x134>
 8004562:	7f7b      	ldrb	r3, [r7, #29]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d0c4      	beq.n	80044f2 <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	f003 0310 	and.w	r3, r3, #16
 8004572:	2b10      	cmp	r3, #16
 8004574:	d027      	beq.n	80045c6 <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2200      	movs	r2, #0
 800457e:	2120      	movs	r1, #32
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f000 f929 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00e      	beq.n	80045aa <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004590:	2b04      	cmp	r3, #4
 8004592:	d107      	bne.n	80045a4 <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2220      	movs	r2, #32
 800459a:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	645a      	str	r2, [r3, #68]	@ 0x44
 80045a2:	e026      	b.n	80045f2 <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	77fb      	strb	r3, [r7, #31]
 80045a8:	e023      	b.n	80045f2 <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	2220      	movs	r2, #32
 80045b0:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2220      	movs	r2, #32
 80045b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80045c2:	2300      	movs	r3, #0
 80045c4:	e037      	b.n	8004636 <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2210      	movs	r2, #16
 80045cc:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2200      	movs	r2, #0
 80045d6:	2120      	movs	r1, #32
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f000 f8fd 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d002      	beq.n	80045ea <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	77fb      	strb	r3, [r7, #31]
 80045e8:	e003      	b.n	80045f2 <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2220      	movs	r2, #32
 80045f0:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	3301      	adds	r3, #1
 80045f6:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d904      	bls.n	800460a <HAL_I2C_IsDeviceReady+0x1d6>
 8004600:	7ffb      	ldrb	r3, [r7, #31]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d101      	bne.n	800460a <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	429a      	cmp	r2, r3
 8004610:	f63f af3f 	bhi.w	8004492 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2220      	movs	r2, #32
 8004618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004620:	f043 0220 	orr.w	r2, r3, #32
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e000      	b.n	8004636 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8004634:	2302      	movs	r3, #2
  }
}
 8004636:	4618      	mov	r0, r3
 8004638:	3720      	adds	r7, #32
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
	...

08004640 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af02      	add	r7, sp, #8
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	4608      	mov	r0, r1
 800464a:	4611      	mov	r1, r2
 800464c:	461a      	mov	r2, r3
 800464e:	4603      	mov	r3, r0
 8004650:	817b      	strh	r3, [r7, #10]
 8004652:	460b      	mov	r3, r1
 8004654:	813b      	strh	r3, [r7, #8]
 8004656:	4613      	mov	r3, r2
 8004658:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	b2da      	uxtb	r2, r3
 800465e:	8979      	ldrh	r1, [r7, #10]
 8004660:	4b20      	ldr	r3, [pc, #128]	@ (80046e4 <I2C_RequestMemoryWrite+0xa4>)
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f000 fa79 	bl	8004b60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800466e:	69fa      	ldr	r2, [r7, #28]
 8004670:	69b9      	ldr	r1, [r7, #24]
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 f909 	bl	800488a <I2C_WaitOnTXISFlagUntilTimeout>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d001      	beq.n	8004682 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e02c      	b.n	80046dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004682:	88fb      	ldrh	r3, [r7, #6]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d105      	bne.n	8004694 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004688:	893b      	ldrh	r3, [r7, #8]
 800468a:	b2da      	uxtb	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	629a      	str	r2, [r3, #40]	@ 0x28
 8004692:	e015      	b.n	80046c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004694:	893b      	ldrh	r3, [r7, #8]
 8004696:	0a1b      	lsrs	r3, r3, #8
 8004698:	b29b      	uxth	r3, r3
 800469a:	b2da      	uxtb	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046a2:	69fa      	ldr	r2, [r7, #28]
 80046a4:	69b9      	ldr	r1, [r7, #24]
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f8ef 	bl	800488a <I2C_WaitOnTXISFlagUntilTimeout>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e012      	b.n	80046dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046b6:	893b      	ldrh	r3, [r7, #8]
 80046b8:	b2da      	uxtb	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	2200      	movs	r2, #0
 80046c8:	2180      	movs	r1, #128	@ 0x80
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f000 f884 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e000      	b.n	80046dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3710      	adds	r7, #16
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	80002000 	.word	0x80002000

080046e8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af02      	add	r7, sp, #8
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	4608      	mov	r0, r1
 80046f2:	4611      	mov	r1, r2
 80046f4:	461a      	mov	r2, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	817b      	strh	r3, [r7, #10]
 80046fa:	460b      	mov	r3, r1
 80046fc:	813b      	strh	r3, [r7, #8]
 80046fe:	4613      	mov	r3, r2
 8004700:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004702:	88fb      	ldrh	r3, [r7, #6]
 8004704:	b2da      	uxtb	r2, r3
 8004706:	8979      	ldrh	r1, [r7, #10]
 8004708:	4b20      	ldr	r3, [pc, #128]	@ (800478c <I2C_RequestMemoryRead+0xa4>)
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	2300      	movs	r3, #0
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 fa26 	bl	8004b60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004714:	69fa      	ldr	r2, [r7, #28]
 8004716:	69b9      	ldr	r1, [r7, #24]
 8004718:	68f8      	ldr	r0, [r7, #12]
 800471a:	f000 f8b6 	bl	800488a <I2C_WaitOnTXISFlagUntilTimeout>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	e02c      	b.n	8004782 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004728:	88fb      	ldrh	r3, [r7, #6]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d105      	bne.n	800473a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800472e:	893b      	ldrh	r3, [r7, #8]
 8004730:	b2da      	uxtb	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	629a      	str	r2, [r3, #40]	@ 0x28
 8004738:	e015      	b.n	8004766 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800473a:	893b      	ldrh	r3, [r7, #8]
 800473c:	0a1b      	lsrs	r3, r3, #8
 800473e:	b29b      	uxth	r3, r3
 8004740:	b2da      	uxtb	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004748:	69fa      	ldr	r2, [r7, #28]
 800474a:	69b9      	ldr	r1, [r7, #24]
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 f89c 	bl	800488a <I2C_WaitOnTXISFlagUntilTimeout>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e012      	b.n	8004782 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800475c:	893b      	ldrh	r3, [r7, #8]
 800475e:	b2da      	uxtb	r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	2200      	movs	r2, #0
 800476e:	2140      	movs	r1, #64	@ 0x40
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f831 	bl	80047d8 <I2C_WaitOnFlagUntilTimeout>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e000      	b.n	8004782 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	80002000 	.word	0x80002000

08004790 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d103      	bne.n	80047ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2200      	movs	r2, #0
 80047ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	f003 0301 	and.w	r3, r3, #1
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d007      	beq.n	80047cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	699a      	ldr	r2, [r3, #24]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f042 0201 	orr.w	r2, r2, #1
 80047ca:	619a      	str	r2, [r3, #24]
  }
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	4613      	mov	r3, r2
 80047e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047e8:	e03b      	b.n	8004862 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	6839      	ldr	r1, [r7, #0]
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 f8d6 	bl	80049a0 <I2C_IsErrorOccurred>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d001      	beq.n	80047fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e041      	b.n	8004882 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004804:	d02d      	beq.n	8004862 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004806:	f7fe ff07 	bl	8003618 <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	429a      	cmp	r2, r3
 8004814:	d302      	bcc.n	800481c <I2C_WaitOnFlagUntilTimeout+0x44>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d122      	bne.n	8004862 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	699a      	ldr	r2, [r3, #24]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	4013      	ands	r3, r2
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	429a      	cmp	r2, r3
 800482a:	bf0c      	ite	eq
 800482c:	2301      	moveq	r3, #1
 800482e:	2300      	movne	r3, #0
 8004830:	b2db      	uxtb	r3, r3
 8004832:	461a      	mov	r2, r3
 8004834:	79fb      	ldrb	r3, [r7, #7]
 8004836:	429a      	cmp	r2, r3
 8004838:	d113      	bne.n	8004862 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483e:	f043 0220 	orr.w	r2, r3, #32
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2220      	movs	r2, #32
 800484a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e00f      	b.n	8004882 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	699a      	ldr	r2, [r3, #24]
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	4013      	ands	r3, r2
 800486c:	68ba      	ldr	r2, [r7, #8]
 800486e:	429a      	cmp	r2, r3
 8004870:	bf0c      	ite	eq
 8004872:	2301      	moveq	r3, #1
 8004874:	2300      	movne	r3, #0
 8004876:	b2db      	uxtb	r3, r3
 8004878:	461a      	mov	r2, r3
 800487a:	79fb      	ldrb	r3, [r7, #7]
 800487c:	429a      	cmp	r2, r3
 800487e:	d0b4      	beq.n	80047ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800488a:	b580      	push	{r7, lr}
 800488c:	b084      	sub	sp, #16
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004896:	e033      	b.n	8004900 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	68b9      	ldr	r1, [r7, #8]
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	f000 f87f 	bl	80049a0 <I2C_IsErrorOccurred>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d001      	beq.n	80048ac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e031      	b.n	8004910 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048b2:	d025      	beq.n	8004900 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048b4:	f7fe feb0 	bl	8003618 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d302      	bcc.n	80048ca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d11a      	bne.n	8004900 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	f003 0302 	and.w	r3, r3, #2
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	d013      	beq.n	8004900 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048dc:	f043 0220 	orr.w	r2, r3, #32
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2220      	movs	r2, #32
 80048e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e007      	b.n	8004910 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b02      	cmp	r3, #2
 800490c:	d1c4      	bne.n	8004898 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	60f8      	str	r0, [r7, #12]
 8004920:	60b9      	str	r1, [r7, #8]
 8004922:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004924:	e02f      	b.n	8004986 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	68b9      	ldr	r1, [r7, #8]
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f000 f838 	bl	80049a0 <I2C_IsErrorOccurred>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e02d      	b.n	8004996 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493a:	f7fe fe6d 	bl	8003618 <HAL_GetTick>
 800493e:	4602      	mov	r2, r0
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	68ba      	ldr	r2, [r7, #8]
 8004946:	429a      	cmp	r2, r3
 8004948:	d302      	bcc.n	8004950 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d11a      	bne.n	8004986 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	f003 0320 	and.w	r3, r3, #32
 800495a:	2b20      	cmp	r3, #32
 800495c:	d013      	beq.n	8004986 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004962:	f043 0220 	orr.w	r2, r3, #32
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2220      	movs	r2, #32
 800496e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e007      	b.n	8004996 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	f003 0320 	and.w	r3, r3, #32
 8004990:	2b20      	cmp	r3, #32
 8004992:	d1c8      	bne.n	8004926 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
	...

080049a0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b08a      	sub	sp, #40	@ 0x28
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049ac:	2300      	movs	r3, #0
 80049ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80049ba:	2300      	movs	r3, #0
 80049bc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	f003 0310 	and.w	r3, r3, #16
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d068      	beq.n	8004a9e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2210      	movs	r2, #16
 80049d2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049d4:	e049      	b.n	8004a6a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049dc:	d045      	beq.n	8004a6a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80049de:	f7fe fe1b 	bl	8003618 <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d302      	bcc.n	80049f4 <I2C_IsErrorOccurred+0x54>
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d13a      	bne.n	8004a6a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a16:	d121      	bne.n	8004a5c <I2C_IsErrorOccurred+0xbc>
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a1e:	d01d      	beq.n	8004a5c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004a20:	7cfb      	ldrb	r3, [r7, #19]
 8004a22:	2b20      	cmp	r3, #32
 8004a24:	d01a      	beq.n	8004a5c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a34:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004a36:	f7fe fdef 	bl	8003618 <HAL_GetTick>
 8004a3a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a3c:	e00e      	b.n	8004a5c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004a3e:	f7fe fdeb 	bl	8003618 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b19      	cmp	r3, #25
 8004a4a:	d907      	bls.n	8004a5c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004a4c:	6a3b      	ldr	r3, [r7, #32]
 8004a4e:	f043 0320 	orr.w	r3, r3, #32
 8004a52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004a5a:	e006      	b.n	8004a6a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	f003 0320 	and.w	r3, r3, #32
 8004a66:	2b20      	cmp	r3, #32
 8004a68:	d1e9      	bne.n	8004a3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	699b      	ldr	r3, [r3, #24]
 8004a70:	f003 0320 	and.w	r3, r3, #32
 8004a74:	2b20      	cmp	r3, #32
 8004a76:	d003      	beq.n	8004a80 <I2C_IsErrorOccurred+0xe0>
 8004a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d0aa      	beq.n	80049d6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004a80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d103      	bne.n	8004a90 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004a90:	6a3b      	ldr	r3, [r7, #32]
 8004a92:	f043 0304 	orr.w	r3, r3, #4
 8004a96:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00b      	beq.n	8004ac8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ab0:	6a3b      	ldr	r3, [r7, #32]
 8004ab2:	f043 0301 	orr.w	r3, r3, #1
 8004ab6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ac0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00b      	beq.n	8004aea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004ad2:	6a3b      	ldr	r3, [r7, #32]
 8004ad4:	f043 0308 	orr.w	r3, r3, #8
 8004ad8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ae2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00b      	beq.n	8004b0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	f043 0302 	orr.w	r3, r3, #2
 8004afa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d01c      	beq.n	8004b4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f7ff fe3b 	bl	8004790 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	6859      	ldr	r1, [r3, #4]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	4b0d      	ldr	r3, [pc, #52]	@ (8004b5c <I2C_IsErrorOccurred+0x1bc>)
 8004b26:	400b      	ands	r3, r1
 8004b28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	431a      	orrs	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004b4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3728      	adds	r7, #40	@ 0x28
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	fe00e800 	.word	0xfe00e800

08004b60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	607b      	str	r3, [r7, #4]
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	817b      	strh	r3, [r7, #10]
 8004b6e:	4613      	mov	r3, r2
 8004b70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b72:	897b      	ldrh	r3, [r7, #10]
 8004b74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b78:	7a7b      	ldrb	r3, [r7, #9]
 8004b7a:	041b      	lsls	r3, r3, #16
 8004b7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b80:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b86:	6a3b      	ldr	r3, [r7, #32]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b8e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	6a3b      	ldr	r3, [r7, #32]
 8004b98:	0d5b      	lsrs	r3, r3, #21
 8004b9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004b9e:	4b08      	ldr	r3, [pc, #32]	@ (8004bc0 <I2C_TransferConfig+0x60>)
 8004ba0:	430b      	orrs	r3, r1
 8004ba2:	43db      	mvns	r3, r3
 8004ba4:	ea02 0103 	and.w	r1, r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	430a      	orrs	r2, r1
 8004bb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004bb2:	bf00      	nop
 8004bb4:	371c      	adds	r7, #28
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	03ff63ff 	.word	0x03ff63ff

08004bc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bd4:	b2db      	uxtb	r3, r3
 8004bd6:	2b20      	cmp	r3, #32
 8004bd8:	d138      	bne.n	8004c4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e032      	b.n	8004c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2224      	movs	r2, #36	@ 0x24
 8004bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0201 	bic.w	r2, r2, #1
 8004c06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	6819      	ldr	r1, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	e000      	b.n	8004c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c4c:	2302      	movs	r3, #2
  }
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b085      	sub	sp, #20
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
 8004c62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b20      	cmp	r3, #32
 8004c6e:	d139      	bne.n	8004ce4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d101      	bne.n	8004c7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	e033      	b.n	8004ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2201      	movs	r2, #1
 8004c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2224      	movs	r2, #36	@ 0x24
 8004c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0201 	bic.w	r2, r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004cac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	021b      	lsls	r3, r3, #8
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0201 	orr.w	r2, r2, #1
 8004cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2220      	movs	r2, #32
 8004cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	e000      	b.n	8004ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004ce4:	2302      	movs	r3, #2
  }
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3714      	adds	r7, #20
 8004cea:	46bd      	mov	sp, r7
 8004cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf0:	4770      	bx	lr
	...

08004cf4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8004d00:	4b0b      	ldr	r3, [pc, #44]	@ (8004d30 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	73fb      	strb	r3, [r7, #15]
 8004d10:	e007      	b.n	8004d22 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8004d12:	4b07      	ldr	r3, [pc, #28]	@ (8004d30 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f023 0204 	bic.w	r2, r3, #4
 8004d1a:	4905      	ldr	r1, [pc, #20]	@ (8004d30 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	600b      	str	r3, [r1, #0]
  }

  return status;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr
 8004d30:	40030400 	.word	0x40030400

08004d34 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8004d34:	b480      	push	{r7}
 8004d36:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8004d38:	4b05      	ldr	r3, [pc, #20]	@ (8004d50 <HAL_ICACHE_Enable+0x1c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a04      	ldr	r2, [pc, #16]	@ (8004d50 <HAL_ICACHE_Enable+0x1c>)
 8004d3e:	f043 0301 	orr.w	r3, r3, #1
 8004d42:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	40030400 	.word	0x40030400

08004d54 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004d5c:	4b39      	ldr	r3, [pc, #228]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d64:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d10b      	bne.n	8004d86 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d74:	d905      	bls.n	8004d82 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004d76:	4b33      	ldr	r3, [pc, #204]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	4a32      	ldr	r2, [pc, #200]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d80:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	e057      	b.n	8004e36 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d8c:	d90a      	bls.n	8004da4 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	4a2a      	ldr	r2, [pc, #168]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004da0:	60d3      	str	r3, [r2, #12]
 8004da2:	e007      	b.n	8004db4 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004da4:	4b27      	ldr	r3, [pc, #156]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004dac:	4925      	ldr	r1, [pc, #148]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004db4:	4b24      	ldr	r3, [pc, #144]	@ (8004e48 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a24      	ldr	r2, [pc, #144]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004dba:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbe:	099b      	lsrs	r3, r3, #6
 8004dc0:	2232      	movs	r2, #50	@ 0x32
 8004dc2:	fb02 f303 	mul.w	r3, r2, r3
 8004dc6:	4a21      	ldr	r2, [pc, #132]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dcc:	099b      	lsrs	r3, r3, #6
 8004dce:	3301      	adds	r3, #1
 8004dd0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004dd2:	e002      	b.n	8004dda <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004dda:	4b1a      	ldr	r3, [pc, #104]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d102      	bne.n	8004dec <HAL_PWREx_ControlVoltageScaling+0x98>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1f3      	bne.n	8004dd4 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d01b      	beq.n	8004e2a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004df2:	4b15      	ldr	r3, [pc, #84]	@ (8004e48 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a15      	ldr	r2, [pc, #84]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004df8:	fba2 2303 	umull	r2, r3, r2, r3
 8004dfc:	099b      	lsrs	r3, r3, #6
 8004dfe:	2232      	movs	r2, #50	@ 0x32
 8004e00:	fb02 f303 	mul.w	r3, r2, r3
 8004e04:	4a11      	ldr	r2, [pc, #68]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004e06:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0a:	099b      	lsrs	r3, r3, #6
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004e10:	e002      	b.n	8004e18 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	3b01      	subs	r3, #1
 8004e16:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004e18:	4b0a      	ldr	r3, [pc, #40]	@ (8004e44 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d102      	bne.n	8004e2a <HAL_PWREx_ControlVoltageScaling+0xd6>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1f3      	bne.n	8004e12 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e000      	b.n	8004e36 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3714      	adds	r7, #20
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
 8004e42:	bf00      	nop
 8004e44:	46020800 	.word	0x46020800
 8004e48:	20000000 	.word	0x20000000
 8004e4c:	10624dd3 	.word	0x10624dd3

08004e50 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e50:	b480      	push	{r7}
 8004e52:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004e54:	4b04      	ldr	r3, [pc, #16]	@ (8004e68 <HAL_PWREx_GetVoltageRange+0x18>)
 8004e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	46020800 	.word	0x46020800

08004e6c <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004e74:	4b22      	ldr	r3, [pc, #136]	@ (8004f00 <HAL_PWREx_ConfigSupply+0x94>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a22      	ldr	r2, [pc, #136]	@ (8004f04 <HAL_PWREx_ConfigSupply+0x98>)
 8004e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7e:	099b      	lsrs	r3, r3, #6
 8004e80:	2232      	movs	r2, #50	@ 0x32
 8004e82:	fb02 f303 	mul.w	r3, r2, r3
 8004e86:	4a1f      	ldr	r2, [pc, #124]	@ (8004f04 <HAL_PWREx_ConfigSupply+0x98>)
 8004e88:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8c:	099b      	lsrs	r3, r3, #6
 8004e8e:	3301      	adds	r3, #1
 8004e90:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d113      	bne.n	8004ec0 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004e98:	4b1b      	ldr	r3, [pc, #108]	@ (8004f08 <HAL_PWREx_ConfigSupply+0x9c>)
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	4a1a      	ldr	r2, [pc, #104]	@ (8004f08 <HAL_PWREx_ConfigSupply+0x9c>)
 8004e9e:	f023 0302 	bic.w	r3, r3, #2
 8004ea2:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004ea4:	e002      	b.n	8004eac <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004eac:	4b16      	ldr	r3, [pc, #88]	@ (8004f08 <HAL_PWREx_ConfigSupply+0x9c>)
 8004eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d116      	bne.n	8004ee6 <HAL_PWREx_ConfigSupply+0x7a>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1f3      	bne.n	8004ea6 <HAL_PWREx_ConfigSupply+0x3a>
 8004ebe:	e012      	b.n	8004ee6 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004ec0:	4b11      	ldr	r3, [pc, #68]	@ (8004f08 <HAL_PWREx_ConfigSupply+0x9c>)
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	4a10      	ldr	r2, [pc, #64]	@ (8004f08 <HAL_PWREx_ConfigSupply+0x9c>)
 8004ec6:	f043 0302 	orr.w	r3, r3, #2
 8004eca:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004ecc:	e002      	b.n	8004ed4 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8004f08 <HAL_PWREx_ConfigSupply+0x9c>)
 8004ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed8:	f003 0302 	and.w	r3, r3, #2
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d102      	bne.n	8004ee6 <HAL_PWREx_ConfigSupply+0x7a>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1f3      	bne.n	8004ece <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e000      	b.n	8004ef2 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	20000000 	.word	0x20000000
 8004f04:	10624dd3 	.word	0x10624dd3
 8004f08:	46020800 	.word	0x46020800

08004f0c <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8004f10:	4b05      	ldr	r3, [pc, #20]	@ (8004f28 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004f12:	691b      	ldr	r3, [r3, #16]
 8004f14:	4a04      	ldr	r2, [pc, #16]	@ (8004f28 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004f16:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004f1a:	6113      	str	r3, [r2, #16]
}
 8004f1c:	bf00      	nop
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	46020800 	.word	0x46020800

08004f2c <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8004f30:	4b05      	ldr	r3, [pc, #20]	@ (8004f48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f34:	4a04      	ldr	r2, [pc, #16]	@ (8004f48 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004f36:	f043 0301 	orr.w	r3, r3, #1
 8004f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8004f3c:	bf00      	nop
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	46020800 	.word	0x46020800

08004f4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b08e      	sub	sp, #56	@ 0x38
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8004f54:	2300      	movs	r3, #0
 8004f56:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d102      	bne.n	8004f66 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	f000 bec8 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f66:	4b99      	ldr	r3, [pc, #612]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8004f68:	69db      	ldr	r3, [r3, #28]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f70:	4b96      	ldr	r3, [pc, #600]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8004f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f74:	f003 0303 	and.w	r3, r3, #3
 8004f78:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 0310 	and.w	r3, r3, #16
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 816c 	beq.w	8005260 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d007      	beq.n	8004f9e <HAL_RCC_OscConfig+0x52>
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f90:	2b0c      	cmp	r3, #12
 8004f92:	f040 80de 	bne.w	8005152 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	f040 80da 	bne.w	8005152 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d102      	bne.n	8004fac <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	f000 bea5 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fb0:	4b86      	ldr	r3, [pc, #536]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d004      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x7a>
 8004fbc:	4b83      	ldr	r3, [pc, #524]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004fc4:	e005      	b.n	8004fd2 <HAL_RCC_OscConfig+0x86>
 8004fc6:	4b81      	ldr	r3, [pc, #516]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8004fc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004fcc:	041b      	lsls	r3, r3, #16
 8004fce:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d255      	bcs.n	8005082 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10a      	bne.n	8004ff2 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f001 f9dd 	bl	80063a0 <RCC_SetFlashLatencyFromMSIRange>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d002      	beq.n	8004ff2 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	f000 be82 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004ff2:	4b76      	ldr	r3, [pc, #472]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	4a75      	ldr	r2, [pc, #468]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8004ff8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004ffc:	6093      	str	r3, [r2, #8]
 8004ffe:	4b73      	ldr	r3, [pc, #460]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500a:	4970      	ldr	r1, [pc, #448]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800500c:	4313      	orrs	r3, r2
 800500e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005014:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005018:	d309      	bcc.n	800502e <HAL_RCC_OscConfig+0xe2>
 800501a:	4b6c      	ldr	r3, [pc, #432]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f023 021f 	bic.w	r2, r3, #31
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	4969      	ldr	r1, [pc, #420]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005028:	4313      	orrs	r3, r2
 800502a:	60cb      	str	r3, [r1, #12]
 800502c:	e07e      	b.n	800512c <HAL_RCC_OscConfig+0x1e0>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005032:	2b00      	cmp	r3, #0
 8005034:	da0a      	bge.n	800504c <HAL_RCC_OscConfig+0x100>
 8005036:	4b65      	ldr	r3, [pc, #404]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	015b      	lsls	r3, r3, #5
 8005044:	4961      	ldr	r1, [pc, #388]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005046:	4313      	orrs	r3, r2
 8005048:	60cb      	str	r3, [r1, #12]
 800504a:	e06f      	b.n	800512c <HAL_RCC_OscConfig+0x1e0>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005054:	d30a      	bcc.n	800506c <HAL_RCC_OscConfig+0x120>
 8005056:	4b5d      	ldr	r3, [pc, #372]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	029b      	lsls	r3, r3, #10
 8005064:	4959      	ldr	r1, [pc, #356]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005066:	4313      	orrs	r3, r2
 8005068:	60cb      	str	r3, [r1, #12]
 800506a:	e05f      	b.n	800512c <HAL_RCC_OscConfig+0x1e0>
 800506c:	4b57      	ldr	r3, [pc, #348]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	03db      	lsls	r3, r3, #15
 800507a:	4954      	ldr	r1, [pc, #336]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800507c:	4313      	orrs	r3, r2
 800507e:	60cb      	str	r3, [r1, #12]
 8005080:	e054      	b.n	800512c <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005082:	4b52      	ldr	r3, [pc, #328]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	4a51      	ldr	r2, [pc, #324]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005088:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800508c:	6093      	str	r3, [r2, #8]
 800508e:	4b4f      	ldr	r3, [pc, #316]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509a:	494c      	ldr	r1, [pc, #304]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800509c:	4313      	orrs	r3, r2
 800509e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80050a8:	d309      	bcc.n	80050be <HAL_RCC_OscConfig+0x172>
 80050aa:	4b48      	ldr	r3, [pc, #288]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f023 021f 	bic.w	r2, r3, #31
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a1b      	ldr	r3, [r3, #32]
 80050b6:	4945      	ldr	r1, [pc, #276]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	60cb      	str	r3, [r1, #12]
 80050bc:	e028      	b.n	8005110 <HAL_RCC_OscConfig+0x1c4>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	da0a      	bge.n	80050dc <HAL_RCC_OscConfig+0x190>
 80050c6:	4b41      	ldr	r3, [pc, #260]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	015b      	lsls	r3, r3, #5
 80050d4:	493d      	ldr	r1, [pc, #244]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60cb      	str	r3, [r1, #12]
 80050da:	e019      	b.n	8005110 <HAL_RCC_OscConfig+0x1c4>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050e4:	d30a      	bcc.n	80050fc <HAL_RCC_OscConfig+0x1b0>
 80050e6:	4b39      	ldr	r3, [pc, #228]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6a1b      	ldr	r3, [r3, #32]
 80050f2:	029b      	lsls	r3, r3, #10
 80050f4:	4935      	ldr	r1, [pc, #212]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	60cb      	str	r3, [r1, #12]
 80050fa:	e009      	b.n	8005110 <HAL_RCC_OscConfig+0x1c4>
 80050fc:	4b33      	ldr	r3, [pc, #204]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	03db      	lsls	r3, r3, #15
 800510a:	4930      	ldr	r1, [pc, #192]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800510c:	4313      	orrs	r3, r2
 800510e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005112:	2b00      	cmp	r3, #0
 8005114:	d10a      	bne.n	800512c <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511a:	4618      	mov	r0, r3
 800511c:	f001 f940 	bl	80063a0 <RCC_SetFlashLatencyFromMSIRange>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d002      	beq.n	800512c <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	f000 bde5 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 800512c:	f001 f8e2 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005130:	4b27      	ldr	r3, [pc, #156]	@ (80051d0 <HAL_RCC_OscConfig+0x284>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4618      	mov	r0, r3
 8005136:	f7fe f9e5 	bl	8003504 <HAL_InitTick>
 800513a:	4603      	mov	r3, r0
 800513c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8005140:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 808a 	beq.w	800525e <HAL_RCC_OscConfig+0x312>
        {
          return status;
 800514a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800514e:	f000 bdd2 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d066      	beq.n	8005228 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800515a:	4b1c      	ldr	r3, [pc, #112]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a1b      	ldr	r2, [pc, #108]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005160:	f043 0301 	orr.w	r3, r3, #1
 8005164:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005166:	f7fe fa57 	bl	8003618 <HAL_GetTick>
 800516a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800516c:	e009      	b.n	8005182 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800516e:	f7fe fa53 	bl	8003618 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d902      	bls.n	8005182 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	f000 bdba 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005182:	4b12      	ldr	r3, [pc, #72]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0304 	and.w	r3, r3, #4
 800518a:	2b00      	cmp	r3, #0
 800518c:	d0ef      	beq.n	800516e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800518e:	4b0f      	ldr	r3, [pc, #60]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	4a0e      	ldr	r2, [pc, #56]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 8005194:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005198:	6093      	str	r3, [r2, #8]
 800519a:	4b0c      	ldr	r3, [pc, #48]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a6:	4909      	ldr	r1, [pc, #36]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80051a8:	4313      	orrs	r3, r2
 80051aa:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80051b4:	d30e      	bcc.n	80051d4 <HAL_RCC_OscConfig+0x288>
 80051b6:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	f023 021f 	bic.w	r2, r3, #31
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	4902      	ldr	r1, [pc, #8]	@ (80051cc <HAL_RCC_OscConfig+0x280>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	60cb      	str	r3, [r1, #12]
 80051c8:	e04a      	b.n	8005260 <HAL_RCC_OscConfig+0x314>
 80051ca:	bf00      	nop
 80051cc:	46020c00 	.word	0x46020c00
 80051d0:	2000001c 	.word	0x2000001c
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d8:	2b00      	cmp	r3, #0
 80051da:	da0a      	bge.n	80051f2 <HAL_RCC_OscConfig+0x2a6>
 80051dc:	4b98      	ldr	r3, [pc, #608]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	015b      	lsls	r3, r3, #5
 80051ea:	4995      	ldr	r1, [pc, #596]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80051ec:	4313      	orrs	r3, r2
 80051ee:	60cb      	str	r3, [r1, #12]
 80051f0:	e036      	b.n	8005260 <HAL_RCC_OscConfig+0x314>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051fa:	d30a      	bcc.n	8005212 <HAL_RCC_OscConfig+0x2c6>
 80051fc:	4b90      	ldr	r3, [pc, #576]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	029b      	lsls	r3, r3, #10
 800520a:	498d      	ldr	r1, [pc, #564]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800520c:	4313      	orrs	r3, r2
 800520e:	60cb      	str	r3, [r1, #12]
 8005210:	e026      	b.n	8005260 <HAL_RCC_OscConfig+0x314>
 8005212:	4b8b      	ldr	r3, [pc, #556]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	03db      	lsls	r3, r3, #15
 8005220:	4987      	ldr	r1, [pc, #540]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005222:	4313      	orrs	r3, r2
 8005224:	60cb      	str	r3, [r1, #12]
 8005226:	e01b      	b.n	8005260 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005228:	4b85      	ldr	r3, [pc, #532]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a84      	ldr	r2, [pc, #528]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800522e:	f023 0301 	bic.w	r3, r3, #1
 8005232:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005234:	f7fe f9f0 	bl	8003618 <HAL_GetTick>
 8005238:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800523a:	e009      	b.n	8005250 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800523c:	f7fe f9ec 	bl	8003618 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d902      	bls.n	8005250 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	f000 bd53 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005250:	4b7b      	ldr	r3, [pc, #492]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0304 	and.w	r3, r3, #4
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1ef      	bne.n	800523c <HAL_RCC_OscConfig+0x2f0>
 800525c:	e000      	b.n	8005260 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800525e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0301 	and.w	r3, r3, #1
 8005268:	2b00      	cmp	r3, #0
 800526a:	f000 808b 	beq.w	8005384 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800526e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005270:	2b08      	cmp	r3, #8
 8005272:	d005      	beq.n	8005280 <HAL_RCC_OscConfig+0x334>
 8005274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005276:	2b0c      	cmp	r3, #12
 8005278:	d109      	bne.n	800528e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800527a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800527c:	2b03      	cmp	r3, #3
 800527e:	d106      	bne.n	800528e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d17d      	bne.n	8005384 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	f000 bd34 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005296:	d106      	bne.n	80052a6 <HAL_RCC_OscConfig+0x35a>
 8005298:	4b69      	ldr	r3, [pc, #420]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a68      	ldr	r2, [pc, #416]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800529e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052a2:	6013      	str	r3, [r2, #0]
 80052a4:	e041      	b.n	800532a <HAL_RCC_OscConfig+0x3de>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052ae:	d112      	bne.n	80052d6 <HAL_RCC_OscConfig+0x38a>
 80052b0:	4b63      	ldr	r3, [pc, #396]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a62      	ldr	r2, [pc, #392]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	4b60      	ldr	r3, [pc, #384]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a5f      	ldr	r2, [pc, #380]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052c2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80052c6:	6013      	str	r3, [r2, #0]
 80052c8:	4b5d      	ldr	r3, [pc, #372]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a5c      	ldr	r2, [pc, #368]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d2:	6013      	str	r3, [r2, #0]
 80052d4:	e029      	b.n	800532a <HAL_RCC_OscConfig+0x3de>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80052de:	d112      	bne.n	8005306 <HAL_RCC_OscConfig+0x3ba>
 80052e0:	4b57      	ldr	r3, [pc, #348]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a56      	ldr	r2, [pc, #344]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052ea:	6013      	str	r3, [r2, #0]
 80052ec:	4b54      	ldr	r3, [pc, #336]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a53      	ldr	r2, [pc, #332]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052f6:	6013      	str	r3, [r2, #0]
 80052f8:	4b51      	ldr	r3, [pc, #324]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a50      	ldr	r2, [pc, #320]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80052fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005302:	6013      	str	r3, [r2, #0]
 8005304:	e011      	b.n	800532a <HAL_RCC_OscConfig+0x3de>
 8005306:	4b4e      	ldr	r3, [pc, #312]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a4d      	ldr	r2, [pc, #308]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800530c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005310:	6013      	str	r3, [r2, #0]
 8005312:	4b4b      	ldr	r3, [pc, #300]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a4a      	ldr	r2, [pc, #296]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005318:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800531c:	6013      	str	r3, [r2, #0]
 800531e:	4b48      	ldr	r3, [pc, #288]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a47      	ldr	r2, [pc, #284]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005324:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005328:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d014      	beq.n	800535c <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8005332:	f7fe f971 	bl	8003618 <HAL_GetTick>
 8005336:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005338:	e009      	b.n	800534e <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800533a:	f7fe f96d 	bl	8003618 <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b64      	cmp	r3, #100	@ 0x64
 8005346:	d902      	bls.n	800534e <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8005348:	2303      	movs	r3, #3
 800534a:	f000 bcd4 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800534e:	4b3c      	ldr	r3, [pc, #240]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005356:	2b00      	cmp	r3, #0
 8005358:	d0ef      	beq.n	800533a <HAL_RCC_OscConfig+0x3ee>
 800535a:	e013      	b.n	8005384 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 800535c:	f7fe f95c 	bl	8003618 <HAL_GetTick>
 8005360:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005362:	e009      	b.n	8005378 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005364:	f7fe f958 	bl	8003618 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	2b64      	cmp	r3, #100	@ 0x64
 8005370:	d902      	bls.n	8005378 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	f000 bcbf 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005378:	4b31      	ldr	r3, [pc, #196]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1ef      	bne.n	8005364 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d05f      	beq.n	8005450 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005392:	2b04      	cmp	r3, #4
 8005394:	d005      	beq.n	80053a2 <HAL_RCC_OscConfig+0x456>
 8005396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005398:	2b0c      	cmp	r3, #12
 800539a:	d114      	bne.n	80053c6 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800539c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d111      	bne.n	80053c6 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d102      	bne.n	80053b0 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	f000 bca3 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80053b0:	4b23      	ldr	r3, [pc, #140]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80053b2:	691b      	ldr	r3, [r3, #16]
 80053b4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	041b      	lsls	r3, r3, #16
 80053be:	4920      	ldr	r1, [pc, #128]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80053c0:	4313      	orrs	r3, r2
 80053c2:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80053c4:	e044      	b.n	8005450 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d024      	beq.n	8005418 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80053ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80053d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053d8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80053da:	f7fe f91d 	bl	8003618 <HAL_GetTick>
 80053de:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053e0:	e009      	b.n	80053f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053e2:	f7fe f919 	bl	8003618 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d902      	bls.n	80053f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	f000 bc80 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053f6:	4b12      	ldr	r3, [pc, #72]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d0ef      	beq.n	80053e2 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005402:	4b0f      	ldr	r3, [pc, #60]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	041b      	lsls	r3, r3, #16
 8005410:	490b      	ldr	r1, [pc, #44]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 8005412:	4313      	orrs	r3, r2
 8005414:	610b      	str	r3, [r1, #16]
 8005416:	e01b      	b.n	8005450 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8005418:	4b09      	ldr	r3, [pc, #36]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a08      	ldr	r2, [pc, #32]	@ (8005440 <HAL_RCC_OscConfig+0x4f4>)
 800541e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005422:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005424:	f7fe f8f8 	bl	8003618 <HAL_GetTick>
 8005428:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800542a:	e00b      	b.n	8005444 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800542c:	f7fe f8f4 	bl	8003618 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	2b02      	cmp	r3, #2
 8005438:	d904      	bls.n	8005444 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	f000 bc5b 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
 8005440:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005444:	4baf      	ldr	r3, [pc, #700]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1ed      	bne.n	800542c <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 80c8 	beq.w	80055ee <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800545e:	2300      	movs	r3, #0
 8005460:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005464:	4ba7      	ldr	r3, [pc, #668]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005466:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800546a:	f003 0304 	and.w	r3, r3, #4
 800546e:	2b00      	cmp	r3, #0
 8005470:	d111      	bne.n	8005496 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005472:	4ba4      	ldr	r3, [pc, #656]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005474:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005478:	4aa2      	ldr	r2, [pc, #648]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 800547a:	f043 0304 	orr.w	r3, r3, #4
 800547e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005482:	4ba0      	ldr	r3, [pc, #640]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005484:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005488:	f003 0304 	and.w	r3, r3, #4
 800548c:	617b      	str	r3, [r7, #20]
 800548e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005490:	2301      	movs	r3, #1
 8005492:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005496:	4b9c      	ldr	r3, [pc, #624]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 8005498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d119      	bne.n	80054d6 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80054a2:	4b99      	ldr	r3, [pc, #612]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 80054a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a6:	4a98      	ldr	r2, [pc, #608]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 80054a8:	f043 0301 	orr.w	r3, r3, #1
 80054ac:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ae:	f7fe f8b3 	bl	8003618 <HAL_GetTick>
 80054b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80054b4:	e009      	b.n	80054ca <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054b6:	f7fe f8af 	bl	8003618 <HAL_GetTick>
 80054ba:	4602      	mov	r2, r0
 80054bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054be:	1ad3      	subs	r3, r2, r3
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d902      	bls.n	80054ca <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	f000 bc16 	b.w	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80054ca:	4b8f      	ldr	r3, [pc, #572]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 80054cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d0ef      	beq.n	80054b6 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d05f      	beq.n	800559e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80054de:	4b89      	ldr	r3, [pc, #548]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80054e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054e4:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	699a      	ldr	r2, [r3, #24]
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d037      	beq.n	8005564 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d006      	beq.n	800550c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80054fe:	6a3b      	ldr	r3, [r7, #32]
 8005500:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005504:	2b00      	cmp	r3, #0
 8005506:	d101      	bne.n	800550c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e3f4      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 800550c:	6a3b      	ldr	r3, [r7, #32]
 800550e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d01b      	beq.n	800554e <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8005516:	4b7b      	ldr	r3, [pc, #492]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005518:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800551c:	4a79      	ldr	r2, [pc, #484]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 800551e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005522:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8005526:	f7fe f877 	bl	8003618 <HAL_GetTick>
 800552a:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800552c:	e008      	b.n	8005540 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800552e:	f7fe f873 	bl	8003618 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	2b05      	cmp	r3, #5
 800553a:	d901      	bls.n	8005540 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e3da      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005540:	4b70      	ldr	r3, [pc, #448]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005542:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005546:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1ef      	bne.n	800552e <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800554e:	4b6d      	ldr	r3, [pc, #436]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005550:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005554:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	4969      	ldr	r1, [pc, #420]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 800555e:	4313      	orrs	r3, r2
 8005560:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005564:	4b67      	ldr	r3, [pc, #412]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005566:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800556a:	4a66      	ldr	r2, [pc, #408]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 800556c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005570:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005574:	f7fe f850 	bl	8003618 <HAL_GetTick>
 8005578:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800557a:	e008      	b.n	800558e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800557c:	f7fe f84c 	bl	8003618 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b05      	cmp	r3, #5
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e3b3      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800558e:	4b5d      	ldr	r3, [pc, #372]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005590:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d0ef      	beq.n	800557c <HAL_RCC_OscConfig+0x630>
 800559c:	e01b      	b.n	80055d6 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800559e:	4b59      	ldr	r3, [pc, #356]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80055a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055a4:	4a57      	ldr	r2, [pc, #348]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80055a6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80055aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80055ae:	f7fe f833 	bl	8003618 <HAL_GetTick>
 80055b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055b6:	f7fe f82f 	bl	8003618 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b05      	cmp	r3, #5
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e396      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80055c8:	4b4e      	ldr	r3, [pc, #312]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80055ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1ef      	bne.n	80055b6 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80055d6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d107      	bne.n	80055ee <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055de:	4b49      	ldr	r3, [pc, #292]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80055e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055e4:	4a47      	ldr	r2, [pc, #284]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80055e6:	f023 0304 	bic.w	r3, r3, #4
 80055ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0304 	and.w	r3, r3, #4
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	f000 8111 	beq.w	800581e <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80055fc:	2300      	movs	r3, #0
 80055fe:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005602:	4b40      	ldr	r3, [pc, #256]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	d111      	bne.n	8005634 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005610:	4b3c      	ldr	r3, [pc, #240]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005612:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005616:	4a3b      	ldr	r2, [pc, #236]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005618:	f043 0304 	orr.w	r3, r3, #4
 800561c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005620:	4b38      	ldr	r3, [pc, #224]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005622:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005626:	f003 0304 	and.w	r3, r3, #4
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800562e:	2301      	movs	r3, #1
 8005630:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005634:	4b34      	ldr	r3, [pc, #208]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 8005636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b00      	cmp	r3, #0
 800563e:	d118      	bne.n	8005672 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005640:	4b31      	ldr	r3, [pc, #196]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 8005642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005644:	4a30      	ldr	r2, [pc, #192]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 8005646:	f043 0301 	orr.w	r3, r3, #1
 800564a:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800564c:	f7fd ffe4 	bl	8003618 <HAL_GetTick>
 8005650:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005652:	e008      	b.n	8005666 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005654:	f7fd ffe0 	bl	8003618 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	2b02      	cmp	r3, #2
 8005660:	d901      	bls.n	8005666 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e347      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005666:	4b28      	ldr	r3, [pc, #160]	@ (8005708 <HAL_RCC_OscConfig+0x7bc>)
 8005668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566a:	f003 0301 	and.w	r3, r3, #1
 800566e:	2b00      	cmp	r3, #0
 8005670:	d0f0      	beq.n	8005654 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d01f      	beq.n	80056be <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f003 0304 	and.w	r3, r3, #4
 8005686:	2b00      	cmp	r3, #0
 8005688:	d010      	beq.n	80056ac <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800568a:	4b1e      	ldr	r3, [pc, #120]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 800568c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005690:	4a1c      	ldr	r2, [pc, #112]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 8005692:	f043 0304 	orr.w	r3, r3, #4
 8005696:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800569a:	4b1a      	ldr	r3, [pc, #104]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 800569c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056a0:	4a18      	ldr	r2, [pc, #96]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80056aa:	e018      	b.n	80056de <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80056ac:	4b15      	ldr	r3, [pc, #84]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80056ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056b2:	4a14      	ldr	r2, [pc, #80]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80056b4:	f043 0301 	orr.w	r3, r3, #1
 80056b8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80056bc:	e00f      	b.n	80056de <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80056be:	4b11      	ldr	r3, [pc, #68]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80056c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056c4:	4a0f      	ldr	r2, [pc, #60]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80056c6:	f023 0301 	bic.w	r3, r3, #1
 80056ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80056ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80056d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056d4:	4a0b      	ldr	r2, [pc, #44]	@ (8005704 <HAL_RCC_OscConfig+0x7b8>)
 80056d6:	f023 0304 	bic.w	r3, r3, #4
 80056da:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d057      	beq.n	8005796 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80056e6:	f7fd ff97 	bl	8003618 <HAL_GetTick>
 80056ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ec:	e00e      	b.n	800570c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ee:	f7fd ff93 	bl	8003618 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d905      	bls.n	800570c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e2f8      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
 8005704:	46020c00 	.word	0x46020c00
 8005708:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800570c:	4b9c      	ldr	r3, [pc, #624]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800570e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005712:	f003 0302 	and.w	r3, r3, #2
 8005716:	2b00      	cmp	r3, #0
 8005718:	d0e9      	beq.n	80056ee <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005722:	2b00      	cmp	r3, #0
 8005724:	d01b      	beq.n	800575e <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005726:	4b96      	ldr	r3, [pc, #600]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005728:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800572c:	4a94      	ldr	r2, [pc, #592]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800572e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005732:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005736:	e00a      	b.n	800574e <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005738:	f7fd ff6e 	bl	8003618 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005746:	4293      	cmp	r3, r2
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e2d3      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800574e:	4b8c      	ldr	r3, [pc, #560]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005750:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005754:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005758:	2b00      	cmp	r3, #0
 800575a:	d0ed      	beq.n	8005738 <HAL_RCC_OscConfig+0x7ec>
 800575c:	e053      	b.n	8005806 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800575e:	4b88      	ldr	r3, [pc, #544]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005760:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005764:	4a86      	ldr	r2, [pc, #536]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005766:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800576a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800576e:	e00a      	b.n	8005786 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005770:	f7fd ff52 	bl	8003618 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800577e:	4293      	cmp	r3, r2
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e2b7      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005786:	4b7e      	ldr	r3, [pc, #504]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005788:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800578c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005790:	2b00      	cmp	r3, #0
 8005792:	d1ed      	bne.n	8005770 <HAL_RCC_OscConfig+0x824>
 8005794:	e037      	b.n	8005806 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8005796:	f7fd ff3f 	bl	8003618 <HAL_GetTick>
 800579a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800579c:	e00a      	b.n	80057b4 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800579e:	f7fd ff3b 	bl	8003618 <HAL_GetTick>
 80057a2:	4602      	mov	r2, r0
 80057a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d901      	bls.n	80057b4 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e2a0      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80057b4:	4b72      	ldr	r3, [pc, #456]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80057b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1ed      	bne.n	800579e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80057c2:	4b6f      	ldr	r3, [pc, #444]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80057c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d01a      	beq.n	8005806 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80057d0:	4b6b      	ldr	r3, [pc, #428]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80057d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057d6:	4a6a      	ldr	r2, [pc, #424]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80057d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80057e0:	e00a      	b.n	80057f8 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057e2:	f7fd ff19 	bl	8003618 <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d901      	bls.n	80057f8 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e27e      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80057f8:	4b61      	ldr	r3, [pc, #388]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80057fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1ed      	bne.n	80057e2 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005806:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800580a:	2b01      	cmp	r3, #1
 800580c:	d107      	bne.n	800581e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800580e:	4b5c      	ldr	r3, [pc, #368]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005810:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005814:	4a5a      	ldr	r2, [pc, #360]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005816:	f023 0304 	bic.w	r3, r3, #4
 800581a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0320 	and.w	r3, r3, #32
 8005826:	2b00      	cmp	r3, #0
 8005828:	d036      	beq.n	8005898 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582e:	2b00      	cmp	r3, #0
 8005830:	d019      	beq.n	8005866 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8005832:	4b53      	ldr	r3, [pc, #332]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a52      	ldr	r2, [pc, #328]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005838:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800583c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800583e:	f7fd feeb 	bl	8003618 <HAL_GetTick>
 8005842:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005844:	e008      	b.n	8005858 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005846:	f7fd fee7 	bl	8003618 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b02      	cmp	r3, #2
 8005852:	d901      	bls.n	8005858 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e24e      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005858:	4b49      	ldr	r3, [pc, #292]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d0f0      	beq.n	8005846 <HAL_RCC_OscConfig+0x8fa>
 8005864:	e018      	b.n	8005898 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005866:	4b46      	ldr	r3, [pc, #280]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a45      	ldr	r2, [pc, #276]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800586c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005870:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005872:	f7fd fed1 	bl	8003618 <HAL_GetTick>
 8005876:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005878:	e008      	b.n	800588c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800587a:	f7fd fecd 	bl	8003618 <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d901      	bls.n	800588c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e234      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800588c:	4b3c      	ldr	r3, [pc, #240]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1f0      	bne.n	800587a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d036      	beq.n	8005912 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d019      	beq.n	80058e0 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80058ac:	4b34      	ldr	r3, [pc, #208]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a33      	ldr	r2, [pc, #204]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80058b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80058b6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80058b8:	f7fd feae 	bl	8003618 <HAL_GetTick>
 80058bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80058be:	e008      	b.n	80058d2 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80058c0:	f7fd feaa 	bl	8003618 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e211      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80058d2:	4b2b      	ldr	r3, [pc, #172]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d0f0      	beq.n	80058c0 <HAL_RCC_OscConfig+0x974>
 80058de:	e018      	b.n	8005912 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80058e0:	4b27      	ldr	r3, [pc, #156]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a26      	ldr	r2, [pc, #152]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 80058e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058ea:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80058ec:	f7fd fe94 	bl	8003618 <HAL_GetTick>
 80058f0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80058f4:	f7fd fe90 	bl	8003618 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e1f7      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005906:	4b1e      	ldr	r3, [pc, #120]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1f0      	bne.n	80058f4 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591a:	2b00      	cmp	r3, #0
 800591c:	d07f      	beq.n	8005a1e <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005922:	2b00      	cmp	r3, #0
 8005924:	d062      	beq.n	80059ec <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005926:	4b16      	ldr	r3, [pc, #88]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	4a15      	ldr	r2, [pc, #84]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800592c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005930:	6093      	str	r3, [r2, #8]
 8005932:	4b13      	ldr	r3, [pc, #76]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800593e:	4910      	ldr	r1, [pc, #64]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005940:	4313      	orrs	r3, r2
 8005942:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005948:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800594c:	d309      	bcc.n	8005962 <HAL_RCC_OscConfig+0xa16>
 800594e:	4b0c      	ldr	r3, [pc, #48]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 8005950:	68db      	ldr	r3, [r3, #12]
 8005952:	f023 021f 	bic.w	r2, r3, #31
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	4909      	ldr	r1, [pc, #36]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800595c:	4313      	orrs	r3, r2
 800595e:	60cb      	str	r3, [r1, #12]
 8005960:	e02a      	b.n	80059b8 <HAL_RCC_OscConfig+0xa6c>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005966:	2b00      	cmp	r3, #0
 8005968:	da0c      	bge.n	8005984 <HAL_RCC_OscConfig+0xa38>
 800596a:	4b05      	ldr	r3, [pc, #20]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800596c:	68db      	ldr	r3, [r3, #12]
 800596e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	015b      	lsls	r3, r3, #5
 8005978:	4901      	ldr	r1, [pc, #4]	@ (8005980 <HAL_RCC_OscConfig+0xa34>)
 800597a:	4313      	orrs	r3, r2
 800597c:	60cb      	str	r3, [r1, #12]
 800597e:	e01b      	b.n	80059b8 <HAL_RCC_OscConfig+0xa6c>
 8005980:	46020c00 	.word	0x46020c00
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800598c:	d30a      	bcc.n	80059a4 <HAL_RCC_OscConfig+0xa58>
 800598e:	4ba1      	ldr	r3, [pc, #644]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	029b      	lsls	r3, r3, #10
 800599c:	499d      	ldr	r1, [pc, #628]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	60cb      	str	r3, [r1, #12]
 80059a2:	e009      	b.n	80059b8 <HAL_RCC_OscConfig+0xa6c>
 80059a4:	4b9b      	ldr	r3, [pc, #620]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	03db      	lsls	r3, r3, #15
 80059b2:	4998      	ldr	r1, [pc, #608]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80059b8:	4b96      	ldr	r3, [pc, #600]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a95      	ldr	r2, [pc, #596]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 80059be:	f043 0310 	orr.w	r3, r3, #16
 80059c2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80059c4:	f7fd fe28 	bl	8003618 <HAL_GetTick>
 80059c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80059cc:	f7fd fe24 	bl	8003618 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e18b      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80059de:	4b8d      	ldr	r3, [pc, #564]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0320 	and.w	r3, r3, #32
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0f0      	beq.n	80059cc <HAL_RCC_OscConfig+0xa80>
 80059ea:	e018      	b.n	8005a1e <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80059ec:	4b89      	ldr	r3, [pc, #548]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a88      	ldr	r2, [pc, #544]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 80059f2:	f023 0310 	bic.w	r3, r3, #16
 80059f6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80059f8:	f7fd fe0e 	bl	8003618 <HAL_GetTick>
 80059fc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005a00:	f7fd fe0a 	bl	8003618 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e171      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005a12:	4b80      	ldr	r3, [pc, #512]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0320 	and.w	r3, r3, #32
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1f0      	bne.n	8005a00 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 8166 	beq.w	8005cf4 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a2e:	4b79      	ldr	r3, [pc, #484]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	f003 030c 	and.w	r3, r3, #12
 8005a36:	2b0c      	cmp	r3, #12
 8005a38:	f000 80f2 	beq.w	8005c20 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	f040 80c5 	bne.w	8005bd0 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005a46:	4b73      	ldr	r3, [pc, #460]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a72      	ldr	r2, [pc, #456]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a50:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005a52:	f7fd fde1 	bl	8003618 <HAL_GetTick>
 8005a56:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a5a:	f7fd fddd 	bl	8003618 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e144      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005a6c:	4b69      	ldr	r3, [pc, #420]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1f0      	bne.n	8005a5a <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a78:	4b66      	ldr	r3, [pc, #408]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a7e:	f003 0304 	and.w	r3, r3, #4
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d111      	bne.n	8005aaa <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005a86:	4b63      	ldr	r3, [pc, #396]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a8c:	4a61      	ldr	r2, [pc, #388]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a8e:	f043 0304 	orr.w	r3, r3, #4
 8005a92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005a96:	4b5f      	ldr	r3, [pc, #380]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005a98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005aaa:	4b5b      	ldr	r3, [pc, #364]	@ (8005c18 <HAL_RCC_OscConfig+0xccc>)
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ab2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ab6:	d102      	bne.n	8005abe <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005abe:	4b56      	ldr	r3, [pc, #344]	@ (8005c18 <HAL_RCC_OscConfig+0xccc>)
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	4a55      	ldr	r2, [pc, #340]	@ (8005c18 <HAL_RCC_OscConfig+0xccc>)
 8005ac4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ac8:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005aca:	4b52      	ldr	r3, [pc, #328]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ace:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ad2:	f023 0303 	bic.w	r3, r3, #3
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005ade:	3a01      	subs	r2, #1
 8005ae0:	0212      	lsls	r2, r2, #8
 8005ae2:	4311      	orrs	r1, r2
 8005ae4:	687a      	ldr	r2, [r7, #4]
 8005ae6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	494a      	ldr	r1, [pc, #296]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	628b      	str	r3, [r1, #40]	@ 0x28
 8005af0:	4b48      	ldr	r3, [pc, #288]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005af2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005af4:	4b49      	ldr	r3, [pc, #292]	@ (8005c1c <HAL_RCC_OscConfig+0xcd0>)
 8005af6:	4013      	ands	r3, r2
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005afc:	3a01      	subs	r2, #1
 8005afe:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005b06:	3a01      	subs	r2, #1
 8005b08:	0252      	lsls	r2, r2, #9
 8005b0a:	b292      	uxth	r2, r2
 8005b0c:	4311      	orrs	r1, r2
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005b12:	3a01      	subs	r2, #1
 8005b14:	0412      	lsls	r2, r2, #16
 8005b16:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005b1a:	4311      	orrs	r1, r2
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005b20:	3a01      	subs	r2, #1
 8005b22:	0612      	lsls	r2, r2, #24
 8005b24:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005b28:	430a      	orrs	r2, r1
 8005b2a:	493a      	ldr	r1, [pc, #232]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005b30:	4b38      	ldr	r3, [pc, #224]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b34:	4a37      	ldr	r2, [pc, #220]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b36:	f023 0310 	bic.w	r3, r3, #16
 8005b3a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b40:	4a34      	ldr	r2, [pc, #208]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b42:	00db      	lsls	r3, r3, #3
 8005b44:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005b46:	4b33      	ldr	r3, [pc, #204]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4a:	4a32      	ldr	r2, [pc, #200]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b4c:	f043 0310 	orr.w	r3, r3, #16
 8005b50:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8005b52:	4b30      	ldr	r3, [pc, #192]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b56:	f023 020c 	bic.w	r2, r3, #12
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b5e:	492d      	ldr	r1, [pc, #180]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b60:	4313      	orrs	r3, r2
 8005b62:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005b64:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d105      	bne.n	8005b78 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8005c18 <HAL_RCC_OscConfig+0xccc>)
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	4a29      	ldr	r2, [pc, #164]	@ (8005c18 <HAL_RCC_OscConfig+0xccc>)
 8005b72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b76:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005b78:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d107      	bne.n	8005b90 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005b80:	4b24      	ldr	r3, [pc, #144]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b86:	4a23      	ldr	r2, [pc, #140]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b88:	f023 0304 	bic.w	r3, r3, #4
 8005b8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005b90:	4b20      	ldr	r3, [pc, #128]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a1f      	ldr	r2, [pc, #124]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005b96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b9a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005b9c:	f7fd fd3c 	bl	8003618 <HAL_GetTick>
 8005ba0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ba4:	f7fd fd38 	bl	8003618 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e09f      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005bb6:	4b17      	ldr	r3, [pc, #92]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d0f0      	beq.n	8005ba4 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005bc2:	4b14      	ldr	r3, [pc, #80]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc6:	4a13      	ldr	r2, [pc, #76]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bcc:	6293      	str	r3, [r2, #40]	@ 0x28
 8005bce:	e091      	b.n	8005cf4 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005bd0:	4b10      	ldr	r3, [pc, #64]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005bd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bda:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005bdc:	f7fd fd1c 	bl	8003618 <HAL_GetTick>
 8005be0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005be4:	f7fd fd18 	bl	8003618 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e07f      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005bf6:	4b07      	ldr	r3, [pc, #28]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1f0      	bne.n	8005be4 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005c02:	4b04      	ldr	r3, [pc, #16]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c06:	4a03      	ldr	r2, [pc, #12]	@ (8005c14 <HAL_RCC_OscConfig+0xcc8>)
 8005c08:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005c0c:	f023 0303 	bic.w	r3, r3, #3
 8005c10:	6293      	str	r3, [r2, #40]	@ 0x28
 8005c12:	e06f      	b.n	8005cf4 <HAL_RCC_OscConfig+0xda8>
 8005c14:	46020c00 	.word	0x46020c00
 8005c18:	46020800 	.word	0x46020800
 8005c1c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005c20:	4b37      	ldr	r3, [pc, #220]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c24:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005c26:	4b36      	ldr	r3, [pc, #216]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c2a:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d039      	beq.n	8005ca8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 0203 	and.w	r2, r3, #3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d132      	bne.n	8005ca8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	0a1b      	lsrs	r3, r3, #8
 8005c46:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4e:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d129      	bne.n	8005ca8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d122      	bne.n	8005ca8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c6c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d11a      	bne.n	8005ca8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	0a5b      	lsrs	r3, r3, #9
 8005c76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c7e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c80:	429a      	cmp	r2, r3
 8005c82:	d111      	bne.n	8005ca8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	0c1b      	lsrs	r3, r3, #16
 8005c88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c90:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d108      	bne.n	8005ca8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	0e1b      	lsrs	r3, r3, #24
 8005c9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d001      	beq.n	8005cac <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e024      	b.n	8005cf6 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005cac:	4b14      	ldr	r3, [pc, #80]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	08db      	lsrs	r3, r3, #3
 8005cb2:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d01a      	beq.n	8005cf4 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005cbe:	4b10      	ldr	r3, [pc, #64]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005cc4:	f023 0310 	bic.w	r3, r3, #16
 8005cc8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cca:	f7fd fca5 	bl	8003618 <HAL_GetTick>
 8005cce:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005cd0:	bf00      	nop
 8005cd2:	f7fd fca1 	bl	8003618 <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d0f9      	beq.n	8005cd2 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce2:	4a07      	ldr	r2, [pc, #28]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005ce4:	00db      	lsls	r3, r3, #3
 8005ce6:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005ce8:	4b05      	ldr	r3, [pc, #20]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cec:	4a04      	ldr	r2, [pc, #16]	@ (8005d00 <HAL_RCC_OscConfig+0xdb4>)
 8005cee:	f043 0310 	orr.w	r3, r3, #16
 8005cf2:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3738      	adds	r7, #56	@ 0x38
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	46020c00 	.word	0x46020c00

08005d04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d101      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e1d9      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d18:	4b9b      	ldr	r3, [pc, #620]	@ (8005f88 <HAL_RCC_ClockConfig+0x284>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 030f 	and.w	r3, r3, #15
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	429a      	cmp	r2, r3
 8005d24:	d910      	bls.n	8005d48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d26:	4b98      	ldr	r3, [pc, #608]	@ (8005f88 <HAL_RCC_ClockConfig+0x284>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f023 020f 	bic.w	r2, r3, #15
 8005d2e:	4996      	ldr	r1, [pc, #600]	@ (8005f88 <HAL_RCC_ClockConfig+0x284>)
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d36:	4b94      	ldr	r3, [pc, #592]	@ (8005f88 <HAL_RCC_ClockConfig+0x284>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 030f 	and.w	r3, r3, #15
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d001      	beq.n	8005d48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e1c1      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0310 	and.w	r3, r3, #16
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d010      	beq.n	8005d76 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	695a      	ldr	r2, [r3, #20]
 8005d58:	4b8c      	ldr	r3, [pc, #560]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d908      	bls.n	8005d76 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005d64:	4b89      	ldr	r3, [pc, #548]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d68:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	4986      	ldr	r1, [pc, #536]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0308 	and.w	r3, r3, #8
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d012      	beq.n	8005da8 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	691a      	ldr	r2, [r3, #16]
 8005d86:	4b81      	ldr	r3, [pc, #516]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	091b      	lsrs	r3, r3, #4
 8005d8c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d909      	bls.n	8005da8 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005d94:	4b7d      	ldr	r3, [pc, #500]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	011b      	lsls	r3, r3, #4
 8005da2:	497a      	ldr	r1, [pc, #488]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005da4:	4313      	orrs	r3, r2
 8005da6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0304 	and.w	r3, r3, #4
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d010      	beq.n	8005dd6 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	68da      	ldr	r2, [r3, #12]
 8005db8:	4b74      	ldr	r3, [pc, #464]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005dba:	6a1b      	ldr	r3, [r3, #32]
 8005dbc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d908      	bls.n	8005dd6 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005dc4:	4b71      	ldr	r3, [pc, #452]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	496e      	ldr	r1, [pc, #440]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d010      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	689a      	ldr	r2, [r3, #8]
 8005de6:	4b69      	ldr	r3, [pc, #420]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005de8:	6a1b      	ldr	r3, [r3, #32]
 8005dea:	f003 030f 	and.w	r3, r3, #15
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d908      	bls.n	8005e04 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005df2:	4b66      	ldr	r3, [pc, #408]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	f023 020f 	bic.w	r2, r3, #15
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	4963      	ldr	r1, [pc, #396]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f000 80d2 	beq.w	8005fb6 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8005e12:	2300      	movs	r3, #0
 8005e14:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	2b03      	cmp	r3, #3
 8005e1c:	d143      	bne.n	8005ea6 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e1e:	4b5b      	ldr	r3, [pc, #364]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e24:	f003 0304 	and.w	r3, r3, #4
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d110      	bne.n	8005e4e <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005e2c:	4b57      	ldr	r3, [pc, #348]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e32:	4a56      	ldr	r2, [pc, #344]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e34:	f043 0304 	orr.w	r3, r3, #4
 8005e38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005e3c:	4b53      	ldr	r3, [pc, #332]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e42:	f003 0304 	and.w	r3, r3, #4
 8005e46:	60bb      	str	r3, [r7, #8]
 8005e48:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8005e4e:	f7fd fbe3 	bl	8003618 <HAL_GetTick>
 8005e52:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005e54:	4b4e      	ldr	r3, [pc, #312]	@ (8005f90 <HAL_RCC_ClockConfig+0x28c>)
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00f      	beq.n	8005e80 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005e60:	e008      	b.n	8005e74 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005e62:	f7fd fbd9 	bl	8003618 <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d901      	bls.n	8005e74 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e12b      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005e74:	4b46      	ldr	r3, [pc, #280]	@ (8005f90 <HAL_RCC_ClockConfig+0x28c>)
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d0f0      	beq.n	8005e62 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005e80:	7dfb      	ldrb	r3, [r7, #23]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d107      	bne.n	8005e96 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005e86:	4b41      	ldr	r3, [pc, #260]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e8c:	4a3f      	ldr	r2, [pc, #252]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e8e:	f023 0304 	bic.w	r3, r3, #4
 8005e92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005e96:	4b3d      	ldr	r3, [pc, #244]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d121      	bne.n	8005ee6 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e112      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d107      	bne.n	8005ebe <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005eae:	4b37      	ldr	r3, [pc, #220]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d115      	bne.n	8005ee6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e106      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d107      	bne.n	8005ed6 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005ec6:	4b31      	ldr	r3, [pc, #196]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 0304 	and.w	r3, r3, #4
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d109      	bne.n	8005ee6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e0fa      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ed6:	4b2d      	ldr	r3, [pc, #180]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d101      	bne.n	8005ee6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e0f2      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8005ee6:	4b29      	ldr	r3, [pc, #164]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	f023 0203 	bic.w	r2, r3, #3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	4926      	ldr	r1, [pc, #152]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8005ef8:	f7fd fb8e 	bl	8003618 <HAL_GetTick>
 8005efc:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	2b03      	cmp	r3, #3
 8005f04:	d112      	bne.n	8005f2c <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f06:	e00a      	b.n	8005f1e <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f08:	f7fd fb86 	bl	8003618 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d901      	bls.n	8005f1e <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	e0d6      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005f20:	69db      	ldr	r3, [r3, #28]
 8005f22:	f003 030c 	and.w	r3, r3, #12
 8005f26:	2b0c      	cmp	r3, #12
 8005f28:	d1ee      	bne.n	8005f08 <HAL_RCC_ClockConfig+0x204>
 8005f2a:	e044      	b.n	8005fb6 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d112      	bne.n	8005f5a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f34:	e00a      	b.n	8005f4c <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f36:	f7fd fb6f 	bl	8003618 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d901      	bls.n	8005f4c <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e0bf      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f4c:	4b0f      	ldr	r3, [pc, #60]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	f003 030c 	and.w	r3, r3, #12
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d1ee      	bne.n	8005f36 <HAL_RCC_ClockConfig+0x232>
 8005f58:	e02d      	b.n	8005fb6 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d123      	bne.n	8005faa <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005f62:	e00a      	b.n	8005f7a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f64:	f7fd fb58 	bl	8003618 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e0a8      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005f7a:	4b04      	ldr	r3, [pc, #16]	@ (8005f8c <HAL_RCC_ClockConfig+0x288>)
 8005f7c:	69db      	ldr	r3, [r3, #28]
 8005f7e:	f003 030c 	and.w	r3, r3, #12
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1ee      	bne.n	8005f64 <HAL_RCC_ClockConfig+0x260>
 8005f86:	e016      	b.n	8005fb6 <HAL_RCC_ClockConfig+0x2b2>
 8005f88:	40022000 	.word	0x40022000
 8005f8c:	46020c00 	.word	0x46020c00
 8005f90:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f94:	f7fd fb40 	bl	8003618 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e090      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005faa:	4b4a      	ldr	r3, [pc, #296]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8005fac:	69db      	ldr	r3, [r3, #28]
 8005fae:	f003 030c 	and.w	r3, r3, #12
 8005fb2:	2b04      	cmp	r3, #4
 8005fb4:	d1ee      	bne.n	8005f94 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0302 	and.w	r3, r3, #2
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d010      	beq.n	8005fe4 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	4b43      	ldr	r3, [pc, #268]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	f003 030f 	and.w	r3, r3, #15
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d208      	bcs.n	8005fe4 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005fd2:	4b40      	ldr	r3, [pc, #256]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8005fd4:	6a1b      	ldr	r3, [r3, #32]
 8005fd6:	f023 020f 	bic.w	r2, r3, #15
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	493d      	ldr	r1, [pc, #244]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fe4:	4b3c      	ldr	r3, [pc, #240]	@ (80060d8 <HAL_RCC_ClockConfig+0x3d4>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 030f 	and.w	r3, r3, #15
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d210      	bcs.n	8006014 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ff2:	4b39      	ldr	r3, [pc, #228]	@ (80060d8 <HAL_RCC_ClockConfig+0x3d4>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f023 020f 	bic.w	r2, r3, #15
 8005ffa:	4937      	ldr	r1, [pc, #220]	@ (80060d8 <HAL_RCC_ClockConfig+0x3d4>)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006002:	4b35      	ldr	r3, [pc, #212]	@ (80060d8 <HAL_RCC_ClockConfig+0x3d4>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 030f 	and.w	r3, r3, #15
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	429a      	cmp	r2, r3
 800600e:	d001      	beq.n	8006014 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e05b      	b.n	80060cc <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 0304 	and.w	r3, r3, #4
 800601c:	2b00      	cmp	r3, #0
 800601e:	d010      	beq.n	8006042 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68da      	ldr	r2, [r3, #12]
 8006024:	4b2b      	ldr	r3, [pc, #172]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800602c:	429a      	cmp	r2, r3
 800602e:	d208      	bcs.n	8006042 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006030:	4b28      	ldr	r3, [pc, #160]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	4925      	ldr	r1, [pc, #148]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 800603e:	4313      	orrs	r3, r2
 8006040:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0308 	and.w	r3, r3, #8
 800604a:	2b00      	cmp	r3, #0
 800604c:	d012      	beq.n	8006074 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	691a      	ldr	r2, [r3, #16]
 8006052:	4b20      	ldr	r3, [pc, #128]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8006054:	6a1b      	ldr	r3, [r3, #32]
 8006056:	091b      	lsrs	r3, r3, #4
 8006058:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800605c:	429a      	cmp	r2, r3
 800605e:	d209      	bcs.n	8006074 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006060:	4b1c      	ldr	r3, [pc, #112]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691b      	ldr	r3, [r3, #16]
 800606c:	011b      	lsls	r3, r3, #4
 800606e:	4919      	ldr	r1, [pc, #100]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8006070:	4313      	orrs	r3, r2
 8006072:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0310 	and.w	r3, r3, #16
 800607c:	2b00      	cmp	r3, #0
 800607e:	d010      	beq.n	80060a2 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	695a      	ldr	r2, [r3, #20]
 8006084:	4b13      	ldr	r3, [pc, #76]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8006086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006088:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800608c:	429a      	cmp	r2, r3
 800608e:	d208      	bcs.n	80060a2 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8006090:	4b10      	ldr	r3, [pc, #64]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 8006092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006094:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	490d      	ldr	r1, [pc, #52]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80060a2:	f000 f821 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80060a6:	4602      	mov	r2, r0
 80060a8:	4b0a      	ldr	r3, [pc, #40]	@ (80060d4 <HAL_RCC_ClockConfig+0x3d0>)
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	f003 030f 	and.w	r3, r3, #15
 80060b0:	490a      	ldr	r1, [pc, #40]	@ (80060dc <HAL_RCC_ClockConfig+0x3d8>)
 80060b2:	5ccb      	ldrb	r3, [r1, r3]
 80060b4:	fa22 f303 	lsr.w	r3, r2, r3
 80060b8:	4a09      	ldr	r2, [pc, #36]	@ (80060e0 <HAL_RCC_ClockConfig+0x3dc>)
 80060ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80060bc:	4b09      	ldr	r3, [pc, #36]	@ (80060e4 <HAL_RCC_ClockConfig+0x3e0>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f7fd fa1f 	bl	8003504 <HAL_InitTick>
 80060c6:	4603      	mov	r3, r0
 80060c8:	73fb      	strb	r3, [r7, #15]

  return status;
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	46020c00 	.word	0x46020c00
 80060d8:	40022000 	.word	0x40022000
 80060dc:	0800fdcc 	.word	0x0800fdcc
 80060e0:	20000000 	.word	0x20000000
 80060e4:	2000001c 	.word	0x2000001c

080060e8 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b08b      	sub	sp, #44	@ 0x2c
 80060ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80060f2:	2300      	movs	r3, #0
 80060f4:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060f6:	4b78      	ldr	r3, [pc, #480]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80060f8:	69db      	ldr	r3, [r3, #28]
 80060fa:	f003 030c 	and.w	r3, r3, #12
 80060fe:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006100:	4b75      	ldr	r3, [pc, #468]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006104:	f003 0303 	and.w	r3, r3, #3
 8006108:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d005      	beq.n	800611c <HAL_RCC_GetSysClockFreq+0x34>
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	2b0c      	cmp	r3, #12
 8006114:	d121      	bne.n	800615a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d11e      	bne.n	800615a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 800611c:	4b6e      	ldr	r3, [pc, #440]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d107      	bne.n	8006138 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8006128:	4b6b      	ldr	r3, [pc, #428]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800612a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800612e:	0b1b      	lsrs	r3, r3, #12
 8006130:	f003 030f 	and.w	r3, r3, #15
 8006134:	627b      	str	r3, [r7, #36]	@ 0x24
 8006136:	e005      	b.n	8006144 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8006138:	4b67      	ldr	r3, [pc, #412]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	0f1b      	lsrs	r3, r3, #28
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006144:	4a65      	ldr	r2, [pc, #404]	@ (80062dc <HAL_RCC_GetSysClockFreq+0x1f4>)
 8006146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006148:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800614c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d110      	bne.n	8006176 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006156:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006158:	e00d      	b.n	8006176 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800615a:	4b5f      	ldr	r3, [pc, #380]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	f003 030c 	and.w	r3, r3, #12
 8006162:	2b04      	cmp	r3, #4
 8006164:	d102      	bne.n	800616c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006166:	4b5e      	ldr	r3, [pc, #376]	@ (80062e0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006168:	623b      	str	r3, [r7, #32]
 800616a:	e004      	b.n	8006176 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800616c:	69bb      	ldr	r3, [r7, #24]
 800616e:	2b08      	cmp	r3, #8
 8006170:	d101      	bne.n	8006176 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006172:	4b5c      	ldr	r3, [pc, #368]	@ (80062e4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8006174:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	2b0c      	cmp	r3, #12
 800617a:	f040 80a5 	bne.w	80062c8 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800617e:	4b56      	ldr	r3, [pc, #344]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006182:	f003 0303 	and.w	r3, r3, #3
 8006186:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006188:	4b53      	ldr	r3, [pc, #332]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800618a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618c:	0a1b      	lsrs	r3, r3, #8
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	3301      	adds	r3, #1
 8006194:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006196:	4b50      	ldr	r3, [pc, #320]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619a:	091b      	lsrs	r3, r3, #4
 800619c:	f003 0301 	and.w	r3, r3, #1
 80061a0:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80061a2:	4b4d      	ldr	r3, [pc, #308]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80061a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a6:	08db      	lsrs	r3, r3, #3
 80061a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	fb02 f303 	mul.w	r3, r2, r3
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061ba:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d003      	beq.n	80061cc <HAL_RCC_GetSysClockFreq+0xe4>
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	2b03      	cmp	r3, #3
 80061c8:	d022      	beq.n	8006210 <HAL_RCC_GetSysClockFreq+0x128>
 80061ca:	e043      	b.n	8006254 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	ee07 3a90 	vmov	s15, r3
 80061d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061d6:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80062e8 <HAL_RCC_GetSysClockFreq+0x200>
 80061da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061de:	4b3e      	ldr	r3, [pc, #248]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80061e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061e6:	ee07 3a90 	vmov	s15, r3
 80061ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80061ee:	ed97 6a01 	vldr	s12, [r7, #4]
 80061f2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80062ec <HAL_RCC_GetSysClockFreq+0x204>
 80061f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80061fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80061fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006202:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006206:	ee67 7a27 	vmul.f32	s15, s14, s15
 800620a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800620e:	e046      	b.n	800629e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	ee07 3a90 	vmov	s15, r3
 8006216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800621a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80062f0 <HAL_RCC_GetSysClockFreq+0x208>
 800621e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006222:	4b2d      	ldr	r3, [pc, #180]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006224:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800622a:	ee07 3a90 	vmov	s15, r3
 800622e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006232:	ed97 6a01 	vldr	s12, [r7, #4]
 8006236:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80062ec <HAL_RCC_GetSysClockFreq+0x204>
 800623a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800623e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006242:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006246:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800624a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800624e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006252:	e024      	b.n	800629e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006256:	ee07 3a90 	vmov	s15, r3
 800625a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	ee07 3a90 	vmov	s15, r3
 8006264:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006268:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800626c:	4b1a      	ldr	r3, [pc, #104]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800626e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006270:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006274:	ee07 3a90 	vmov	s15, r3
 8006278:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800627c:	ed97 6a01 	vldr	s12, [r7, #4]
 8006280:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 80062ec <HAL_RCC_GetSysClockFreq+0x204>
 8006284:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006288:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800628c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006290:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006298:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800629c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800629e:	4b0e      	ldr	r3, [pc, #56]	@ (80062d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062a2:	0e1b      	lsrs	r3, r3, #24
 80062a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062a8:	3301      	adds	r3, #1
 80062aa:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	ee07 3a90 	vmov	s15, r3
 80062b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80062b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80062ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062c2:	ee17 3a90 	vmov	r3, s15
 80062c6:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80062c8:	6a3b      	ldr	r3, [r7, #32]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	372c      	adds	r7, #44	@ 0x2c
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	46020c00 	.word	0x46020c00
 80062dc:	0800fde4 	.word	0x0800fde4
 80062e0:	00f42400 	.word	0x00f42400
 80062e4:	007a1200 	.word	0x007a1200
 80062e8:	4b742400 	.word	0x4b742400
 80062ec:	46000000 	.word	0x46000000
 80062f0:	4af42400 	.word	0x4af42400

080062f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80062f8:	f7ff fef6 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80062fc:	4602      	mov	r2, r0
 80062fe:	4b07      	ldr	r3, [pc, #28]	@ (800631c <HAL_RCC_GetHCLKFreq+0x28>)
 8006300:	6a1b      	ldr	r3, [r3, #32]
 8006302:	f003 030f 	and.w	r3, r3, #15
 8006306:	4906      	ldr	r1, [pc, #24]	@ (8006320 <HAL_RCC_GetHCLKFreq+0x2c>)
 8006308:	5ccb      	ldrb	r3, [r1, r3]
 800630a:	fa22 f303 	lsr.w	r3, r2, r3
 800630e:	4a05      	ldr	r2, [pc, #20]	@ (8006324 <HAL_RCC_GetHCLKFreq+0x30>)
 8006310:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8006312:	4b04      	ldr	r3, [pc, #16]	@ (8006324 <HAL_RCC_GetHCLKFreq+0x30>)
 8006314:	681b      	ldr	r3, [r3, #0]
}
 8006316:	4618      	mov	r0, r3
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	46020c00 	.word	0x46020c00
 8006320:	0800fdcc 	.word	0x0800fdcc
 8006324:	20000000 	.word	0x20000000

08006328 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800632c:	f7ff ffe2 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
 8006330:	4602      	mov	r2, r0
 8006332:	4b05      	ldr	r3, [pc, #20]	@ (8006348 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	091b      	lsrs	r3, r3, #4
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	4903      	ldr	r1, [pc, #12]	@ (800634c <HAL_RCC_GetPCLK1Freq+0x24>)
 800633e:	5ccb      	ldrb	r3, [r1, r3]
 8006340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006344:	4618      	mov	r0, r3
 8006346:	bd80      	pop	{r7, pc}
 8006348:	46020c00 	.word	0x46020c00
 800634c:	0800fddc 	.word	0x0800fddc

08006350 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8006354:	f7ff ffce 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
 8006358:	4602      	mov	r2, r0
 800635a:	4b05      	ldr	r3, [pc, #20]	@ (8006370 <HAL_RCC_GetPCLK2Freq+0x20>)
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	0a1b      	lsrs	r3, r3, #8
 8006360:	f003 0307 	and.w	r3, r3, #7
 8006364:	4903      	ldr	r1, [pc, #12]	@ (8006374 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006366:	5ccb      	ldrb	r3, [r1, r3]
 8006368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800636c:	4618      	mov	r0, r3
 800636e:	bd80      	pop	{r7, pc}
 8006370:	46020c00 	.word	0x46020c00
 8006374:	0800fddc 	.word	0x0800fddc

08006378 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 800637c:	f7ff ffba 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
 8006380:	4602      	mov	r2, r0
 8006382:	4b05      	ldr	r3, [pc, #20]	@ (8006398 <HAL_RCC_GetPCLK3Freq+0x20>)
 8006384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006386:	091b      	lsrs	r3, r3, #4
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	4903      	ldr	r1, [pc, #12]	@ (800639c <HAL_RCC_GetPCLK3Freq+0x24>)
 800638e:	5ccb      	ldrb	r3, [r1, r3]
 8006390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006394:	4618      	mov	r0, r3
 8006396:	bd80      	pop	{r7, pc}
 8006398:	46020c00 	.word	0x46020c00
 800639c:	0800fddc 	.word	0x0800fddc

080063a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b086      	sub	sp, #24
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80063a8:	4b3e      	ldr	r3, [pc, #248]	@ (80064a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80063aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063ae:	f003 0304 	and.w	r3, r3, #4
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80063b6:	f7fe fd4b 	bl	8004e50 <HAL_PWREx_GetVoltageRange>
 80063ba:	6178      	str	r0, [r7, #20]
 80063bc:	e019      	b.n	80063f2 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80063be:	4b39      	ldr	r3, [pc, #228]	@ (80064a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80063c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063c4:	4a37      	ldr	r2, [pc, #220]	@ (80064a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80063c6:	f043 0304 	orr.w	r3, r3, #4
 80063ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80063ce:	4b35      	ldr	r3, [pc, #212]	@ (80064a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80063d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063d4:	f003 0304 	and.w	r3, r3, #4
 80063d8:	60fb      	str	r3, [r7, #12]
 80063da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80063dc:	f7fe fd38 	bl	8004e50 <HAL_PWREx_GetVoltageRange>
 80063e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80063e2:	4b30      	ldr	r3, [pc, #192]	@ (80064a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80063e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063e8:	4a2e      	ldr	r2, [pc, #184]	@ (80064a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80063ea:	f023 0304 	bic.w	r3, r3, #4
 80063ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063f8:	d003      	beq.n	8006402 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006400:	d109      	bne.n	8006416 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006408:	d202      	bcs.n	8006410 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800640a:	2301      	movs	r3, #1
 800640c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800640e:	e033      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006410:	2300      	movs	r3, #0
 8006412:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006414:	e030      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800641c:	d208      	bcs.n	8006430 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006424:	d102      	bne.n	800642c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8006426:	2303      	movs	r3, #3
 8006428:	613b      	str	r3, [r7, #16]
 800642a:	e025      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e035      	b.n	800649c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006436:	d90f      	bls.n	8006458 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d109      	bne.n	8006452 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006444:	d902      	bls.n	800644c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8006446:	2300      	movs	r3, #0
 8006448:	613b      	str	r3, [r7, #16]
 800644a:	e015      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800644c:	2301      	movs	r3, #1
 800644e:	613b      	str	r3, [r7, #16]
 8006450:	e012      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006452:	2300      	movs	r3, #0
 8006454:	613b      	str	r3, [r7, #16]
 8006456:	e00f      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800645e:	d109      	bne.n	8006474 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006466:	d102      	bne.n	800646e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8006468:	2301      	movs	r3, #1
 800646a:	613b      	str	r3, [r7, #16]
 800646c:	e004      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800646e:	2302      	movs	r3, #2
 8006470:	613b      	str	r3, [r7, #16]
 8006472:	e001      	b.n	8006478 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8006474:	2301      	movs	r3, #1
 8006476:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006478:	4b0b      	ldr	r3, [pc, #44]	@ (80064a8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f023 020f 	bic.w	r2, r3, #15
 8006480:	4909      	ldr	r1, [pc, #36]	@ (80064a8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	4313      	orrs	r3, r2
 8006486:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006488:	4b07      	ldr	r3, [pc, #28]	@ (80064a8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 030f 	and.w	r3, r3, #15
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	429a      	cmp	r2, r3
 8006494:	d001      	beq.n	800649a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e000      	b.n	800649c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	46020c00 	.word	0x46020c00
 80064a8:	40022000 	.word	0x40022000

080064ac <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80064ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064b0:	b0c4      	sub	sp, #272	@ 0x110
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80064b8:	2300      	movs	r3, #0
 80064ba:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80064be:	2300      	movs	r3, #0
 80064c0:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80064c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064cc:	f002 0401 	and.w	r4, r2, #1
 80064d0:	2500      	movs	r5, #0
 80064d2:	ea54 0305 	orrs.w	r3, r4, r5
 80064d6:	d00b      	beq.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80064d8:	4bd5      	ldr	r3, [pc, #852]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80064da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064de:	f023 0103 	bic.w	r1, r3, #3
 80064e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064e8:	4ad1      	ldr	r2, [pc, #836]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80064ea:	430b      	orrs	r3, r1
 80064ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80064f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f8:	f002 0802 	and.w	r8, r2, #2
 80064fc:	f04f 0900 	mov.w	r9, #0
 8006500:	ea58 0309 	orrs.w	r3, r8, r9
 8006504:	d00b      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006506:	4bca      	ldr	r3, [pc, #808]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006508:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800650c:	f023 010c 	bic.w	r1, r3, #12
 8006510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006516:	4ac6      	ldr	r2, [pc, #792]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006518:	430b      	orrs	r3, r1
 800651a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800651e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006526:	f002 0a04 	and.w	sl, r2, #4
 800652a:	f04f 0b00 	mov.w	fp, #0
 800652e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006532:	d00b      	beq.n	800654c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006534:	4bbe      	ldr	r3, [pc, #760]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006536:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800653a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800653e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006544:	4aba      	ldr	r2, [pc, #744]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006546:	430b      	orrs	r3, r1
 8006548:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800654c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006554:	f002 0308 	and.w	r3, r2, #8
 8006558:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800655c:	2300      	movs	r3, #0
 800655e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006562:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006566:	460b      	mov	r3, r1
 8006568:	4313      	orrs	r3, r2
 800656a:	d00b      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800656c:	4bb0      	ldr	r3, [pc, #704]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800656e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006572:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006576:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800657a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800657c:	4aac      	ldr	r2, [pc, #688]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800657e:	430b      	orrs	r3, r1
 8006580:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006584:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658c:	f002 0310 	and.w	r3, r2, #16
 8006590:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006594:	2300      	movs	r3, #0
 8006596:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800659a:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800659e:	460b      	mov	r3, r1
 80065a0:	4313      	orrs	r3, r2
 80065a2:	d00b      	beq.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80065a4:	4ba2      	ldr	r3, [pc, #648]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80065ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065b4:	4a9e      	ldr	r2, [pc, #632]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065b6:	430b      	orrs	r3, r1
 80065b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80065bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80065c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80065cc:	2300      	movs	r3, #0
 80065ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80065d2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80065d6:	460b      	mov	r3, r1
 80065d8:	4313      	orrs	r3, r2
 80065da:	d00b      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80065dc:	4b94      	ldr	r3, [pc, #592]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065de:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80065e2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80065e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065ec:	4a90      	ldr	r2, [pc, #576]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065ee:	430b      	orrs	r3, r1
 80065f0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fc:	f002 0320 	and.w	r3, r2, #32
 8006600:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006604:	2300      	movs	r3, #0
 8006606:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800660a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800660e:	460b      	mov	r3, r1
 8006610:	4313      	orrs	r3, r2
 8006612:	d00b      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006614:	4b86      	ldr	r3, [pc, #536]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006616:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800661a:	f023 0107 	bic.w	r1, r3, #7
 800661e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006622:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006624:	4a82      	ldr	r2, [pc, #520]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006626:	430b      	orrs	r3, r1
 8006628:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800662c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006634:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006638:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800663c:	2300      	movs	r3, #0
 800663e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006642:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006646:	460b      	mov	r3, r1
 8006648:	4313      	orrs	r3, r2
 800664a:	d00b      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800664c:	4b78      	ldr	r3, [pc, #480]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800664e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006652:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006656:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800665a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800665c:	4a74      	ldr	r2, [pc, #464]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800665e:	430b      	orrs	r3, r1
 8006660:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006664:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006670:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006674:	2300      	movs	r3, #0
 8006676:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800667a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800667e:	460b      	mov	r3, r1
 8006680:	4313      	orrs	r3, r2
 8006682:	d00b      	beq.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006684:	4b6a      	ldr	r3, [pc, #424]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800668a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800668e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006694:	4a66      	ldr	r2, [pc, #408]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006696:	430b      	orrs	r3, r1
 8006698:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800669c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80066a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066ac:	2300      	movs	r3, #0
 80066ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066b6:	460b      	mov	r3, r1
 80066b8:	4313      	orrs	r3, r2
 80066ba:	d00b      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80066bc:	4b5c      	ldr	r3, [pc, #368]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80066be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80066c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066cc:	4a58      	ldr	r2, [pc, #352]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80066ce:	430b      	orrs	r3, r1
 80066d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80066d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066dc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80066e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066e4:	2300      	movs	r3, #0
 80066e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80066ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80066ee:	460b      	mov	r3, r1
 80066f0:	4313      	orrs	r3, r2
 80066f2:	d00b      	beq.n	800670c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80066f4:	4b4e      	ldr	r3, [pc, #312]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80066f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066fa:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80066fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006702:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006704:	4a4a      	ldr	r2, [pc, #296]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006706:	430b      	orrs	r3, r1
 8006708:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 800670c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006714:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800671c:	2300      	movs	r3, #0
 800671e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006722:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006726:	460b      	mov	r3, r1
 8006728:	4313      	orrs	r3, r2
 800672a:	d00b      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 800672c:	4b40      	ldr	r3, [pc, #256]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800672e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006732:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8006736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800673a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800673c:	4a3c      	ldr	r2, [pc, #240]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800673e:	430b      	orrs	r3, r1
 8006740:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 8006744:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006750:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006754:	2300      	movs	r3, #0
 8006756:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800675a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800675e:	460b      	mov	r3, r1
 8006760:	4313      	orrs	r3, r2
 8006762:	d00c      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8006764:	4b32      	ldr	r3, [pc, #200]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006766:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800676a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800676e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006776:	4a2e      	ldr	r2, [pc, #184]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006778:	430b      	orrs	r3, r1
 800677a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800677e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006786:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800678a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800678e:	2300      	movs	r3, #0
 8006790:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006794:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006798:	460b      	mov	r3, r1
 800679a:	4313      	orrs	r3, r2
 800679c:	d00c      	beq.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800679e:	4b24      	ldr	r3, [pc, #144]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80067a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067a4:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80067a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80067b2:	430b      	orrs	r3, r1
 80067b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80067b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80067c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80067c8:	2300      	movs	r3, #0
 80067ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80067ce:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80067d2:	460b      	mov	r3, r1
 80067d4:	4313      	orrs	r3, r2
 80067d6:	d00c      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80067d8:	4b15      	ldr	r3, [pc, #84]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80067da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067de:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80067e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ea:	4a11      	ldr	r2, [pc, #68]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80067ec:	430b      	orrs	r3, r1
 80067ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80067f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067fa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80067fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006802:	2300      	movs	r3, #0
 8006804:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006808:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800680c:	460b      	mov	r3, r1
 800680e:	4313      	orrs	r3, r2
 8006810:	d010      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006812:	4b07      	ldr	r3, [pc, #28]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006814:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006818:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800681c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006820:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006824:	4a02      	ldr	r2, [pc, #8]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006826:	430b      	orrs	r3, r1
 8006828:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800682c:	e002      	b.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x388>
 800682e:	bf00      	nop
 8006830:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006834:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683c:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006840:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006844:	2300      	movs	r3, #0
 8006846:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800684a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800684e:	460b      	mov	r3, r1
 8006850:	4313      	orrs	r3, r2
 8006852:	d04c      	beq.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006854:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006858:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800685c:	2b80      	cmp	r3, #128	@ 0x80
 800685e:	d02d      	beq.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x410>
 8006860:	2b80      	cmp	r3, #128	@ 0x80
 8006862:	d827      	bhi.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006864:	2b60      	cmp	r3, #96	@ 0x60
 8006866:	d02b      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8006868:	2b60      	cmp	r3, #96	@ 0x60
 800686a:	d823      	bhi.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 800686c:	2b40      	cmp	r3, #64	@ 0x40
 800686e:	d006      	beq.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8006870:	2b40      	cmp	r3, #64	@ 0x40
 8006872:	d81f      	bhi.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006874:	2b00      	cmp	r3, #0
 8006876:	d009      	beq.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006878:	2b20      	cmp	r3, #32
 800687a:	d011      	beq.n	80068a0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800687c:	e01a      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800687e:	4bbe      	ldr	r3, [pc, #760]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006882:	4abd      	ldr	r2, [pc, #756]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006888:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 800688a:	e01a      	b.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800688c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006890:	3308      	adds	r3, #8
 8006892:	4618      	mov	r0, r3
 8006894:	f002 fc3c 	bl	8009110 <RCCEx_PLL2_Config>
 8006898:	4603      	mov	r3, r0
 800689a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800689e:	e010      	b.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80068a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068a4:	332c      	adds	r3, #44	@ 0x2c
 80068a6:	4618      	mov	r0, r3
 80068a8:	f002 fcca 	bl	8009240 <RCCEx_PLL3_Config>
 80068ac:	4603      	mov	r3, r0
 80068ae:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80068b2:	e006      	b.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068b4:	2301      	movs	r3, #1
 80068b6:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80068ba:	e002      	b.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 80068bc:	bf00      	nop
 80068be:	e000      	b.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 80068c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068c2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10d      	bne.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80068ca:	4bab      	ldr	r3, [pc, #684]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80068d0:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80068d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068dc:	4aa6      	ldr	r2, [pc, #664]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068de:	430b      	orrs	r3, r1
 80068e0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80068e4:	e003      	b.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068e6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80068ea:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80068ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80068fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068fe:	2300      	movs	r3, #0
 8006900:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006904:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006908:	460b      	mov	r3, r1
 800690a:	4313      	orrs	r3, r2
 800690c:	d053      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800690e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006912:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006916:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800691a:	d033      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 800691c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006920:	d82c      	bhi.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8006922:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006926:	d02f      	beq.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 8006928:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800692c:	d826      	bhi.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800692e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006932:	d008      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8006934:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006938:	d820      	bhi.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00a      	beq.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800693e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006942:	d011      	beq.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006944:	e01a      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006946:	4b8c      	ldr	r3, [pc, #560]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800694a:	4a8b      	ldr	r2, [pc, #556]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800694c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006950:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006952:	e01a      	b.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006958:	3308      	adds	r3, #8
 800695a:	4618      	mov	r0, r3
 800695c:	f002 fbd8 	bl	8009110 <RCCEx_PLL2_Config>
 8006960:	4603      	mov	r3, r0
 8006962:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006966:	e010      	b.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006968:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800696c:	332c      	adds	r3, #44	@ 0x2c
 800696e:	4618      	mov	r0, r3
 8006970:	f002 fc66 	bl	8009240 <RCCEx_PLL3_Config>
 8006974:	4603      	mov	r3, r0
 8006976:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800697a:	e006      	b.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006982:	e002      	b.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8006984:	bf00      	nop
 8006986:	e000      	b.n	800698a <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8006988:	bf00      	nop
    }

    if (ret == HAL_OK)
 800698a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800698e:	2b00      	cmp	r3, #0
 8006990:	d10d      	bne.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006992:	4b79      	ldr	r3, [pc, #484]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006994:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006998:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800699c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80069a4:	4a74      	ldr	r2, [pc, #464]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069a6:	430b      	orrs	r3, r1
 80069a8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80069ac:	e003      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069ae:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80069b2:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80069b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069be:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80069c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80069c4:	2300      	movs	r3, #0
 80069c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80069c8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80069cc:	460b      	mov	r3, r1
 80069ce:	4313      	orrs	r3, r2
 80069d0:	d046      	beq.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80069d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069d6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80069da:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80069de:	d028      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80069e0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80069e4:	d821      	bhi.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80069e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069ea:	d022      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80069ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069f0:	d81b      	bhi.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80069f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80069f6:	d01c      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80069f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80069fc:	d815      	bhi.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80069fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a02:	d008      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8006a04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a08:	d80f      	bhi.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d011      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8006a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a12:	d00e      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8006a14:	e009      	b.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a1a:	3308      	adds	r3, #8
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f002 fb77 	bl	8009110 <RCCEx_PLL2_Config>
 8006a22:	4603      	mov	r3, r0
 8006a24:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006a28:	e004      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006a30:	e000      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 8006a32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a34:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d10d      	bne.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006a3c:	4b4e      	ldr	r3, [pc, #312]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a42:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006a4e:	4a4a      	ldr	r2, [pc, #296]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a50:	430b      	orrs	r3, r1
 8006a52:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006a56:	e003      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a58:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006a5c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8006a60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a68:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006a6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a6e:	2300      	movs	r3, #0
 8006a70:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a72:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006a76:	460b      	mov	r3, r1
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	d03f      	beq.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006a7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a84:	2b04      	cmp	r3, #4
 8006a86:	d81e      	bhi.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8006a88:	a201      	add	r2, pc, #4	@ (adr r2, 8006a90 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8e:	bf00      	nop
 8006a90:	08006acf 	.word	0x08006acf
 8006a94:	08006aa5 	.word	0x08006aa5
 8006a98:	08006ab3 	.word	0x08006ab3
 8006a9c:	08006acf 	.word	0x08006acf
 8006aa0:	08006acf 	.word	0x08006acf
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006aa4:	4b34      	ldr	r3, [pc, #208]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa8:	4a33      	ldr	r2, [pc, #204]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006aaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006aae:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006ab0:	e00e      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006ab2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ab6:	332c      	adds	r3, #44	@ 0x2c
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f002 fbc1 	bl	8009240 <RCCEx_PLL3_Config>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006ac4:	e004      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006acc:	e000      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 8006ace:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006ad0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d10d      	bne.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006ad8:	4b27      	ldr	r3, [pc, #156]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006ada:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006ade:	f023 0107 	bic.w	r1, r3, #7
 8006ae2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aea:	4a23      	ldr	r2, [pc, #140]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006aec:	430b      	orrs	r3, r1
 8006aee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006af2:	e003      	b.n	8006afc <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006af8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006afc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b04:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b0e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006b12:	460b      	mov	r3, r1
 8006b14:	4313      	orrs	r3, r2
 8006b16:	d04c      	beq.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006b18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b24:	d02a      	beq.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8006b26:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006b2a:	d821      	bhi.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8006b2c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b30:	d026      	beq.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 8006b32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006b36:	d81b      	bhi.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8006b38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b3c:	d00e      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8006b3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b42:	d815      	bhi.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d01d      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006b48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b4c:	d110      	bne.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b52:	4a09      	ldr	r2, [pc, #36]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b58:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006b5a:	e014      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b60:	332c      	adds	r3, #44	@ 0x2c
 8006b62:	4618      	mov	r0, r3
 8006b64:	f002 fb6c 	bl	8009240 <RCCEx_PLL3_Config>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006b6e:	e00a      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006b76:	e006      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8006b78:	46020c00 	.word	0x46020c00
        break;
 8006b7c:	bf00      	nop
 8006b7e:	e002      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8006b80:	bf00      	nop
 8006b82:	e000      	b.n	8006b86 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8006b84:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006b86:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10d      	bne.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006b8e:	4baf      	ldr	r3, [pc, #700]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b94:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006b98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ba0:	4aaa      	ldr	r2, [pc, #680]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006ba2:	430b      	orrs	r3, r1
 8006ba4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006ba8:	e003      	b.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006baa:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006bae:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bba:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006bbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006bc4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	f000 80b5 	beq.w	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006bd6:	4b9d      	ldr	r3, [pc, #628]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006bd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bdc:	f003 0304 	and.w	r3, r3, #4
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d113      	bne.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006be4:	4b99      	ldr	r3, [pc, #612]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bea:	4a98      	ldr	r2, [pc, #608]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006bec:	f043 0304 	orr.w	r3, r3, #4
 8006bf0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006bf4:	4b95      	ldr	r3, [pc, #596]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006bf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bfa:	f003 0304 	and.w	r3, r3, #4
 8006bfe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006c02:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 8006c06:	2301      	movs	r3, #1
 8006c08:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006c0c:	4b90      	ldr	r3, [pc, #576]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c10:	4a8f      	ldr	r2, [pc, #572]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006c12:	f043 0301 	orr.w	r3, r3, #1
 8006c16:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c18:	f7fc fcfe 	bl	8003618 <HAL_GetTick>
 8006c1c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006c20:	e00b      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c22:	f7fc fcf9 	bl	8003618 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d903      	bls.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006c38:	e005      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006c3a:	4b85      	ldr	r3, [pc, #532]	@ (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d0ed      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 8006c46:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d165      	bne.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006c4e:	4b7f      	ldr	r3, [pc, #508]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c58:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006c5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d023      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x800>
 8006c64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c68:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8006c6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d01b      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006c74:	4b75      	ldr	r3, [pc, #468]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c7e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c82:	4b72      	ldr	r3, [pc, #456]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c88:	4a70      	ldr	r2, [pc, #448]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c8e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c92:	4b6e      	ldr	r3, [pc, #440]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c98:	4a6c      	ldr	r2, [pc, #432]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006ca2:	4a6a      	ldr	r2, [pc, #424]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006ca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ca8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006cac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d019      	beq.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb8:	f7fc fcae 	bl	8003618 <HAL_GetTick>
 8006cbc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cc0:	e00d      	b.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cc2:	f7fc fca9 	bl	8003618 <HAL_GetTick>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ccc:	1ad2      	subs	r2, r2, r3
 8006cce:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d903      	bls.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 8006cdc:	e006      	b.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006cde:	4b5b      	ldr	r3, [pc, #364]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006ce0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ce4:	f003 0302 	and.w	r3, r3, #2
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d0ea      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 8006cec:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10d      	bne.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006cf4:	4b55      	ldr	r3, [pc, #340]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006cf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cfa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d02:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006d06:	4a51      	ldr	r2, [pc, #324]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006d08:	430b      	orrs	r3, r1
 8006d0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006d0e:	e008      	b.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006d10:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006d14:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 8006d18:	e003      	b.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d1a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006d1e:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006d22:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d107      	bne.n	8006d3a <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d2a:	4b48      	ldr	r3, [pc, #288]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006d2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d30:	4a46      	ldr	r2, [pc, #280]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006d32:	f023 0304 	bic.w	r3, r3, #4
 8006d36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006d3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d42:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006d46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d48:	2300      	movs	r3, #0
 8006d4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d4c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006d50:	460b      	mov	r3, r1
 8006d52:	4313      	orrs	r3, r2
 8006d54:	d042      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006d56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006d5e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006d62:	d022      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8006d64:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006d68:	d81b      	bhi.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8006d6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d6e:	d011      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 8006d70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d74:	d815      	bhi.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d019      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x902>
 8006d7a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d7e:	d110      	bne.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d84:	3308      	adds	r3, #8
 8006d86:	4618      	mov	r0, r3
 8006d88:	f002 f9c2 	bl	8009110 <RCCEx_PLL2_Config>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006d92:	e00d      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d94:	4b2d      	ldr	r3, [pc, #180]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d98:	4a2c      	ldr	r2, [pc, #176]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d9e:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006da0:	e006      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006da8:	e002      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8006daa:	bf00      	nop
 8006dac:	e000      	b.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8006dae:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006db0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10d      	bne.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006db8:	4b24      	ldr	r3, [pc, #144]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006dba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006dbe:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006dc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dc6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006dca:	4a20      	ldr	r2, [pc, #128]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006dcc:	430b      	orrs	r3, r1
 8006dce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006dd2:	e003      	b.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dd4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006dd8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006ddc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006de8:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dea:	2300      	movs	r3, #0
 8006dec:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dee:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006df2:	460b      	mov	r3, r1
 8006df4:	4313      	orrs	r3, r2
 8006df6:	d031      	beq.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dfc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e04:	d00b      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x972>
 8006e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e0a:	d804      	bhi.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d008      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8006e10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e14:	d007      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006e1c:	e004      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006e1e:	bf00      	nop
 8006e20:	e002      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006e22:	bf00      	nop
 8006e24:	e000      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006e26:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006e28:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d111      	bne.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006e30:	4b06      	ldr	r3, [pc, #24]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006e32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006e42:	4a02      	ldr	r2, [pc, #8]	@ (8006e4c <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006e44:	430b      	orrs	r3, r1
 8006e46:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006e4a:	e007      	b.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 8006e4c:	46020c00 	.word	0x46020c00
 8006e50:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e54:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006e58:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8006e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e64:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006e68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e6e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006e72:	460b      	mov	r3, r1
 8006e74:	4313      	orrs	r3, r2
 8006e76:	d00c      	beq.n	8006e92 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8006e78:	4bb2      	ldr	r3, [pc, #712]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006e7a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e7e:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8006e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006e8a:	4aae      	ldr	r2, [pc, #696]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006e8c:	430b      	orrs	r3, r1
 8006e8e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e9a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006e9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ea4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	d019      	beq.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006eb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006eb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006eba:	d105      	bne.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006ebc:	4ba1      	ldr	r3, [pc, #644]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ec0:	4aa0      	ldr	r2, [pc, #640]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006ec2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ec6:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8006ec8:	4b9e      	ldr	r3, [pc, #632]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006eca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006ece:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ed6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006eda:	4a9a      	ldr	r2, [pc, #616]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006edc:	430b      	orrs	r3, r1
 8006ede:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eea:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006eee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ef4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006ef8:	460b      	mov	r3, r1
 8006efa:	4313      	orrs	r3, r2
 8006efc:	d00c      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006efe:	4b91      	ldr	r3, [pc, #580]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f04:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006f08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006f10:	4a8c      	ldr	r2, [pc, #560]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f12:	430b      	orrs	r3, r1
 8006f14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006f18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f20:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006f24:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f26:	2300      	movs	r3, #0
 8006f28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f2a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4313      	orrs	r3, r2
 8006f32:	d00c      	beq.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006f34:	4b83      	ldr	r3, [pc, #524]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f3a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f42:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006f46:	4a7f      	ldr	r2, [pc, #508]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f48:	430b      	orrs	r3, r1
 8006f4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006f4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f56:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f60:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006f64:	460b      	mov	r3, r1
 8006f66:	4313      	orrs	r3, r2
 8006f68:	d00c      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006f6a:	4b76      	ldr	r3, [pc, #472]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f70:	f023 0218 	bic.w	r2, r3, #24
 8006f74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f78:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006f7c:	4971      	ldr	r1, [pc, #452]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006f90:	623b      	str	r3, [r7, #32]
 8006f92:	2300      	movs	r3, #0
 8006f94:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f96:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	d032      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006fa0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fa4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006fa8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fac:	d105      	bne.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fae:	4b65      	ldr	r3, [pc, #404]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fb2:	4a64      	ldr	r2, [pc, #400]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006fb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fb8:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8006fba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fbe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006fc2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fc6:	d108      	bne.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006fc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fcc:	3308      	adds	r3, #8
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f002 f89e 	bl	8009110 <RCCEx_PLL2_Config>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 8006fda:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10d      	bne.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006fe2:	4b58      	ldr	r3, [pc, #352]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006fe4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006fe8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006fec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ff0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006ff4:	4953      	ldr	r1, [pc, #332]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006ffc:	e003      	b.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ffe:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007002:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 8007006:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800700a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700e:	2100      	movs	r1, #0
 8007010:	61b9      	str	r1, [r7, #24]
 8007012:	f003 0301 	and.w	r3, r3, #1
 8007016:	61fb      	str	r3, [r7, #28]
 8007018:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800701c:	460b      	mov	r3, r1
 800701e:	4313      	orrs	r3, r2
 8007020:	d04a      	beq.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8007022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007026:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800702a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800702e:	d01e      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8007030:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007034:	d825      	bhi.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8007036:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800703a:	d00e      	beq.n	800705a <HAL_RCCEx_PeriphCLKConfig+0xbae>
 800703c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007040:	d81f      	bhi.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8007042:	2b00      	cmp	r3, #0
 8007044:	d021      	beq.n	800708a <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8007046:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800704a:	d11a      	bne.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800704c:	4b3d      	ldr	r3, [pc, #244]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800704e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007050:	4a3c      	ldr	r2, [pc, #240]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007052:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007056:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8007058:	e018      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800705a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800705e:	3308      	adds	r3, #8
 8007060:	4618      	mov	r0, r3
 8007062:	f002 f855 	bl	8009110 <RCCEx_PLL2_Config>
 8007066:	4603      	mov	r3, r0
 8007068:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 800706c:	e00e      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800706e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007072:	332c      	adds	r3, #44	@ 0x2c
 8007074:	4618      	mov	r0, r3
 8007076:	f002 f8e3 	bl	8009240 <RCCEx_PLL3_Config>
 800707a:	4603      	mov	r3, r0
 800707c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8007080:	e004      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8007088:	e000      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 800708a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800708c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10d      	bne.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 8007094:	4b2b      	ldr	r3, [pc, #172]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007096:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800709a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800709e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070a2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80070a6:	4927      	ldr	r1, [pc, #156]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80070a8:	4313      	orrs	r3, r2
 80070aa:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80070ae:	e003      	b.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070b0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80070b4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80070b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c0:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80070c4:	613b      	str	r3, [r7, #16]
 80070c6:	2300      	movs	r3, #0
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80070ce:	460b      	mov	r3, r1
 80070d0:	4313      	orrs	r3, r2
 80070d2:	d03d      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80070d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070e0:	d00e      	beq.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80070e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070e6:	d815      	bhi.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d017      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80070ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070f0:	d110      	bne.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070f2:	4b14      	ldr	r3, [pc, #80]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80070f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f6:	4a13      	ldr	r2, [pc, #76]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 80070f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070fc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80070fe:	e00e      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007104:	3308      	adds	r3, #8
 8007106:	4618      	mov	r0, r3
 8007108:	f002 f802 	bl	8009110 <RCCEx_PLL2_Config>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007112:	e004      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800711a:	e000      	b.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 800711c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800711e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007122:	2b00      	cmp	r3, #0
 8007124:	d110      	bne.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8007126:	4b07      	ldr	r3, [pc, #28]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8007128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800712c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007130:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007134:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007138:	4902      	ldr	r1, [pc, #8]	@ (8007144 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 800713a:	4313      	orrs	r3, r2
 800713c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007140:	e006      	b.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0xca4>
 8007142:	bf00      	nop
 8007144:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007148:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800714c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8007150:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007158:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800715c:	60bb      	str	r3, [r7, #8]
 800715e:	2300      	movs	r3, #0
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007166:	460b      	mov	r3, r1
 8007168:	4313      	orrs	r3, r2
 800716a:	d00c      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800716c:	4b2c      	ldr	r3, [pc, #176]	@ (8007220 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800716e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007172:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007176:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800717a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800717e:	4928      	ldr	r1, [pc, #160]	@ (8007220 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007180:	4313      	orrs	r3, r2
 8007182:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 8007186:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800718a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718e:	2100      	movs	r1, #0
 8007190:	6039      	str	r1, [r7, #0]
 8007192:	f003 0308 	and.w	r3, r3, #8
 8007196:	607b      	str	r3, [r7, #4]
 8007198:	e9d7 1200 	ldrd	r1, r2, [r7]
 800719c:	460b      	mov	r3, r1
 800719e:	4313      	orrs	r3, r2
 80071a0:	d036      	beq.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 80071a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80071aa:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80071ae:	d00d      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80071b0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80071b4:	d811      	bhi.n	80071da <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 80071b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071ba:	d012      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80071bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071c0:	d80b      	bhi.n	80071da <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00d      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80071c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071ca:	d106      	bne.n	80071da <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80071cc:	4b14      	ldr	r3, [pc, #80]	@ (8007220 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80071ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d0:	4a13      	ldr	r2, [pc, #76]	@ (8007220 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80071d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071d6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 80071d8:	e004      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80071e0:	e000      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 80071e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071e4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d10d      	bne.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 80071ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007220 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80071ee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80071f2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80071f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071fa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80071fe:	4908      	ldr	r1, [pc, #32]	@ (8007220 <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 8007200:	4313      	orrs	r3, r2
 8007202:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007206:	e003      	b.n	8007210 <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007208:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800720c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8007210:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 8007214:	4618      	mov	r0, r3
 8007216:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800721a:	46bd      	mov	sp, r7
 800721c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007220:	46020c00 	.word	0x46020c00

08007224 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007224:	b480      	push	{r7}
 8007226:	b089      	sub	sp, #36	@ 0x24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800722c:	4ba6      	ldr	r3, [pc, #664]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800722e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007234:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007236:	4ba4      	ldr	r3, [pc, #656]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800723a:	f003 0303 	and.w	r3, r3, #3
 800723e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007240:	4ba1      	ldr	r3, [pc, #644]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007244:	0a1b      	lsrs	r3, r3, #8
 8007246:	f003 030f 	and.w	r3, r3, #15
 800724a:	3301      	adds	r3, #1
 800724c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800724e:	4b9e      	ldr	r3, [pc, #632]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007252:	091b      	lsrs	r3, r3, #4
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800725a:	4b9b      	ldr	r3, [pc, #620]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800725c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800725e:	08db      	lsrs	r3, r3, #3
 8007260:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007264:	68fa      	ldr	r2, [r7, #12]
 8007266:	fb02 f303 	mul.w	r3, r2, r3
 800726a:	ee07 3a90 	vmov	s15, r3
 800726e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007272:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	2b03      	cmp	r3, #3
 800727a:	d062      	beq.n	8007342 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	2b03      	cmp	r3, #3
 8007280:	f200 8081 	bhi.w	8007386 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	2b01      	cmp	r3, #1
 8007288:	d024      	beq.n	80072d4 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	2b02      	cmp	r3, #2
 800728e:	d17a      	bne.n	8007386 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	ee07 3a90 	vmov	s15, r3
 8007296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800729a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80074cc <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800729e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072a2:	4b89      	ldr	r3, [pc, #548]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072aa:	ee07 3a90 	vmov	s15, r3
 80072ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80072b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80072b6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80072ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072be:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80072c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072d2:	e08f      	b.n	80073f4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80072d4:	4b7c      	ldr	r3, [pc, #496]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d005      	beq.n	80072ec <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80072e0:	4b79      	ldr	r3, [pc, #484]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	0f1b      	lsrs	r3, r3, #28
 80072e6:	f003 030f 	and.w	r3, r3, #15
 80072ea:	e006      	b.n	80072fa <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80072ec:	4b76      	ldr	r3, [pc, #472]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80072f2:	041b      	lsls	r3, r3, #16
 80072f4:	0f1b      	lsrs	r3, r3, #28
 80072f6:	f003 030f 	and.w	r3, r3, #15
 80072fa:	4a76      	ldr	r2, [pc, #472]	@ (80074d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80072fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007300:	ee07 3a90 	vmov	s15, r3
 8007304:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	ee07 3a90 	vmov	s15, r3
 800730e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007316:	69bb      	ldr	r3, [r7, #24]
 8007318:	ee07 3a90 	vmov	s15, r3
 800731c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007320:	ed97 6a02 	vldr	s12, [r7, #8]
 8007324:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007328:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800732c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007330:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007334:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007338:	ee67 7a27 	vmul.f32	s15, s14, s15
 800733c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007340:	e058      	b.n	80073f4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	ee07 3a90 	vmov	s15, r3
 8007348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800734c:	eddf 6a62 	vldr	s13, [pc, #392]	@ 80074d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
 8007350:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007354:	4b5c      	ldr	r3, [pc, #368]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800735c:	ee07 3a90 	vmov	s15, r3
 8007360:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007364:	ed97 6a02 	vldr	s12, [r7, #8]
 8007368:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800736c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007370:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007374:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007378:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800737c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007380:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007384:	e036      	b.n	80073f4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007386:	4b50      	ldr	r3, [pc, #320]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d005      	beq.n	800739e <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8007392:	4b4d      	ldr	r3, [pc, #308]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	0f1b      	lsrs	r3, r3, #28
 8007398:	f003 030f 	and.w	r3, r3, #15
 800739c:	e006      	b.n	80073ac <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800739e:	4b4a      	ldr	r3, [pc, #296]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80073a4:	041b      	lsls	r3, r3, #16
 80073a6:	0f1b      	lsrs	r3, r3, #28
 80073a8:	f003 030f 	and.w	r3, r3, #15
 80073ac:	4a49      	ldr	r2, [pc, #292]	@ (80074d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80073ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073b2:	ee07 3a90 	vmov	s15, r3
 80073b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	ee07 3a90 	vmov	s15, r3
 80073c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	ee07 3a90 	vmov	s15, r3
 80073ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80073d6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80073da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80073ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80073f2:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80073f4:	4b34      	ldr	r3, [pc, #208]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d017      	beq.n	8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007400:	4b31      	ldr	r3, [pc, #196]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007404:	0a5b      	lsrs	r3, r3, #9
 8007406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800740a:	ee07 3a90 	vmov	s15, r3
 800740e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8007412:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007416:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800741a:	edd7 6a07 	vldr	s13, [r7, #28]
 800741e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007422:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007426:	ee17 2a90 	vmov	r2, s15
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	e002      	b.n	8007436 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2200      	movs	r2, #0
 8007434:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007436:	4b24      	ldr	r3, [pc, #144]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800743a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d017      	beq.n	8007472 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007442:	4b21      	ldr	r3, [pc, #132]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007446:	0c1b      	lsrs	r3, r3, #16
 8007448:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800744c:	ee07 3a90 	vmov	s15, r3
 8007450:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007454:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007458:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800745c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007460:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007464:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007468:	ee17 2a90 	vmov	r2, s15
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	605a      	str	r2, [r3, #4]
 8007470:	e002      	b.n	8007478 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8007478:	4b13      	ldr	r3, [pc, #76]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800747a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800747c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d017      	beq.n	80074b4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007484:	4b10      	ldr	r3, [pc, #64]	@ (80074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007486:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007488:	0e1b      	lsrs	r3, r3, #24
 800748a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800748e:	ee07 3a90 	vmov	s15, r3
 8007492:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8007496:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800749a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800749e:	edd7 6a07 	vldr	s13, [r7, #28]
 80074a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074aa:	ee17 2a90 	vmov	r2, s15
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80074b2:	e002      	b.n	80074ba <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	609a      	str	r2, [r3, #8]
}
 80074ba:	bf00      	nop
 80074bc:	3724      	adds	r7, #36	@ 0x24
 80074be:	46bd      	mov	sp, r7
 80074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	46020c00 	.word	0x46020c00
 80074cc:	4b742400 	.word	0x4b742400
 80074d0:	46000000 	.word	0x46000000
 80074d4:	0800fde4 	.word	0x0800fde4
 80074d8:	4af42400 	.word	0x4af42400

080074dc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80074dc:	b480      	push	{r7}
 80074de:	b089      	sub	sp, #36	@ 0x24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80074e4:	4ba6      	ldr	r3, [pc, #664]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ec:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80074ee:	4ba4      	ldr	r3, [pc, #656]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f2:	f003 0303 	and.w	r3, r3, #3
 80074f6:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80074f8:	4ba1      	ldr	r3, [pc, #644]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	0a1b      	lsrs	r3, r3, #8
 80074fe:	f003 030f 	and.w	r3, r3, #15
 8007502:	3301      	adds	r3, #1
 8007504:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8007506:	4b9e      	ldr	r3, [pc, #632]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800750a:	091b      	lsrs	r3, r3, #4
 800750c:	f003 0301 	and.w	r3, r3, #1
 8007510:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007512:	4b9b      	ldr	r3, [pc, #620]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007516:	08db      	lsrs	r3, r3, #3
 8007518:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	fb02 f303 	mul.w	r3, r2, r3
 8007522:	ee07 3a90 	vmov	s15, r3
 8007526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800752a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2b03      	cmp	r3, #3
 8007532:	d062      	beq.n	80075fa <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	2b03      	cmp	r3, #3
 8007538:	f200 8081 	bhi.w	800763e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d024      	beq.n	800758c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	2b02      	cmp	r3, #2
 8007546:	d17a      	bne.n	800763e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	ee07 3a90 	vmov	s15, r3
 800754e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007552:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007784 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8007556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800755a:	4b89      	ldr	r3, [pc, #548]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800755c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800755e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007562:	ee07 3a90 	vmov	s15, r3
 8007566:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800756a:	ed97 6a02 	vldr	s12, [r7, #8]
 800756e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007788 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007572:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007576:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800757a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800757e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007586:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800758a:	e08f      	b.n	80076ac <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800758c:	4b7c      	ldr	r3, [pc, #496]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d005      	beq.n	80075a4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007598:	4b79      	ldr	r3, [pc, #484]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	0f1b      	lsrs	r3, r3, #28
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	e006      	b.n	80075b2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 80075a4:	4b76      	ldr	r3, [pc, #472]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80075aa:	041b      	lsls	r3, r3, #16
 80075ac:	0f1b      	lsrs	r3, r3, #28
 80075ae:	f003 030f 	and.w	r3, r3, #15
 80075b2:	4a76      	ldr	r2, [pc, #472]	@ (800778c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80075b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075b8:	ee07 3a90 	vmov	s15, r3
 80075bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	ee07 3a90 	vmov	s15, r3
 80075c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	ee07 3a90 	vmov	s15, r3
 80075d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80075dc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007788 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80075e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80075f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075f4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80075f8:	e058      	b.n	80076ac <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	ee07 3a90 	vmov	s15, r3
 8007600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007604:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8007790 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
 8007608:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800760c:	4b5c      	ldr	r3, [pc, #368]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800760e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007614:	ee07 3a90 	vmov	s15, r3
 8007618:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800761c:	ed97 6a02 	vldr	s12, [r7, #8]
 8007620:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007788 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007624:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007628:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800762c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007630:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007638:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800763c:	e036      	b.n	80076ac <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800763e:	4b50      	ldr	r3, [pc, #320]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007640:	689b      	ldr	r3, [r3, #8]
 8007642:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007646:	2b00      	cmp	r3, #0
 8007648:	d005      	beq.n	8007656 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800764a:	4b4d      	ldr	r3, [pc, #308]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	0f1b      	lsrs	r3, r3, #28
 8007650:	f003 030f 	and.w	r3, r3, #15
 8007654:	e006      	b.n	8007664 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8007656:	4b4a      	ldr	r3, [pc, #296]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007658:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800765c:	041b      	lsls	r3, r3, #16
 800765e:	0f1b      	lsrs	r3, r3, #28
 8007660:	f003 030f 	and.w	r3, r3, #15
 8007664:	4a49      	ldr	r2, [pc, #292]	@ (800778c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800766a:	ee07 3a90 	vmov	s15, r3
 800766e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007672:	693b      	ldr	r3, [r7, #16]
 8007674:	ee07 3a90 	vmov	s15, r3
 8007678:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800767c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	ee07 3a90 	vmov	s15, r3
 8007686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800768a:	ed97 6a02 	vldr	s12, [r7, #8]
 800768e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007788 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800769a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800769e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80076a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80076aa:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80076ac:	4b34      	ldr	r3, [pc, #208]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d017      	beq.n	80076e8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076b8:	4b31      	ldr	r3, [pc, #196]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076bc:	0a5b      	lsrs	r3, r3, #9
 80076be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076c2:	ee07 3a90 	vmov	s15, r3
 80076c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80076ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076ce:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80076d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076de:	ee17 2a90 	vmov	r2, s15
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	601a      	str	r2, [r3, #0]
 80076e6:	e002      	b.n	80076ee <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80076ee:	4b24      	ldr	r3, [pc, #144]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d017      	beq.n	800772a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076fa:	4b21      	ldr	r3, [pc, #132]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076fe:	0c1b      	lsrs	r3, r3, #16
 8007700:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007704:	ee07 3a90 	vmov	s15, r3
 8007708:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800770c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007710:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007714:	edd7 6a07 	vldr	s13, [r7, #28]
 8007718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800771c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007720:	ee17 2a90 	vmov	r2, s15
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	605a      	str	r2, [r3, #4]
 8007728:	e002      	b.n	8007730 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007730:	4b13      	ldr	r3, [pc, #76]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007734:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d017      	beq.n	800776c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800773c:	4b10      	ldr	r3, [pc, #64]	@ (8007780 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800773e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007740:	0e1b      	lsrs	r3, r3, #24
 8007742:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007746:	ee07 3a90 	vmov	s15, r3
 800774a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800774e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007752:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007756:	edd7 6a07 	vldr	s13, [r7, #28]
 800775a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800775e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007762:	ee17 2a90 	vmov	r2, s15
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800776a:	e002      	b.n	8007772 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	609a      	str	r2, [r3, #8]
}
 8007772:	bf00      	nop
 8007774:	3724      	adds	r7, #36	@ 0x24
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	46020c00 	.word	0x46020c00
 8007784:	4b742400 	.word	0x4b742400
 8007788:	46000000 	.word	0x46000000
 800778c:	0800fde4 	.word	0x0800fde4
 8007790:	4af42400 	.word	0x4af42400

08007794 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007794:	b480      	push	{r7}
 8007796:	b089      	sub	sp, #36	@ 0x24
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800779c:	4ba6      	ldr	r3, [pc, #664]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800779e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077a4:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80077a6:	4ba4      	ldr	r3, [pc, #656]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077aa:	f003 0303 	and.w	r3, r3, #3
 80077ae:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80077b0:	4ba1      	ldr	r3, [pc, #644]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b4:	0a1b      	lsrs	r3, r3, #8
 80077b6:	f003 030f 	and.w	r3, r3, #15
 80077ba:	3301      	adds	r3, #1
 80077bc:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80077be:	4b9e      	ldr	r3, [pc, #632]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c2:	091b      	lsrs	r3, r3, #4
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80077ca:	4b9b      	ldr	r3, [pc, #620]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077ce:	08db      	lsrs	r3, r3, #3
 80077d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	fb02 f303 	mul.w	r3, r2, r3
 80077da:	ee07 3a90 	vmov	s15, r3
 80077de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077e2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	2b03      	cmp	r3, #3
 80077ea:	d062      	beq.n	80078b2 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	2b03      	cmp	r3, #3
 80077f0:	f200 8081 	bhi.w	80078f6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d024      	beq.n	8007844 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	2b02      	cmp	r3, #2
 80077fe:	d17a      	bne.n	80078f6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	ee07 3a90 	vmov	s15, r3
 8007806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800780a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800780e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007812:	4b89      	ldr	r3, [pc, #548]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800781a:	ee07 3a90 	vmov	s15, r3
 800781e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007822:	ed97 6a02 	vldr	s12, [r7, #8]
 8007826:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007a40 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800782a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800782e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007832:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007836:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800783a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800783e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8007842:	e08f      	b.n	8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007844:	4b7c      	ldr	r3, [pc, #496]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d005      	beq.n	800785c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8007850:	4b79      	ldr	r3, [pc, #484]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	0f1b      	lsrs	r3, r3, #28
 8007856:	f003 030f 	and.w	r3, r3, #15
 800785a:	e006      	b.n	800786a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800785c:	4b76      	ldr	r3, [pc, #472]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800785e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007862:	041b      	lsls	r3, r3, #16
 8007864:	0f1b      	lsrs	r3, r3, #28
 8007866:	f003 030f 	and.w	r3, r3, #15
 800786a:	4a76      	ldr	r2, [pc, #472]	@ (8007a44 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800786c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007870:	ee07 3a90 	vmov	s15, r3
 8007874:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007878:	693b      	ldr	r3, [r7, #16]
 800787a:	ee07 3a90 	vmov	s15, r3
 800787e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007886:	69bb      	ldr	r3, [r7, #24]
 8007888:	ee07 3a90 	vmov	s15, r3
 800788c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007890:	ed97 6a02 	vldr	s12, [r7, #8]
 8007894:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007a40 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007898:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800789c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80078a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078ac:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80078b0:	e058      	b.n	8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	ee07 3a90 	vmov	s15, r3
 80078b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078bc:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8007a48 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
 80078c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078c4:	4b5c      	ldr	r3, [pc, #368]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078cc:	ee07 3a90 	vmov	s15, r3
 80078d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80078d4:	ed97 6a02 	vldr	s12, [r7, #8]
 80078d8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007a40 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80078dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80078e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078f0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80078f4:	e036      	b.n	8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80078f6:	4b50      	ldr	r3, [pc, #320]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d005      	beq.n	800790e <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8007902:	4b4d      	ldr	r3, [pc, #308]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	0f1b      	lsrs	r3, r3, #28
 8007908:	f003 030f 	and.w	r3, r3, #15
 800790c:	e006      	b.n	800791c <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800790e:	4b4a      	ldr	r3, [pc, #296]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007910:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007914:	041b      	lsls	r3, r3, #16
 8007916:	0f1b      	lsrs	r3, r3, #28
 8007918:	f003 030f 	and.w	r3, r3, #15
 800791c:	4a49      	ldr	r2, [pc, #292]	@ (8007a44 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800791e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007922:	ee07 3a90 	vmov	s15, r3
 8007926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	ee07 3a90 	vmov	s15, r3
 8007930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007934:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	ee07 3a90 	vmov	s15, r3
 800793e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007942:	ed97 6a02 	vldr	s12, [r7, #8]
 8007946:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007a40 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800794a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800794e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007952:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007956:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800795a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800795e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007962:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007964:	4b34      	ldr	r3, [pc, #208]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007966:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007968:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800796c:	2b00      	cmp	r3, #0
 800796e:	d017      	beq.n	80079a0 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007970:	4b31      	ldr	r3, [pc, #196]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007974:	0a5b      	lsrs	r3, r3, #9
 8007976:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800797a:	ee07 3a90 	vmov	s15, r3
 800797e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8007982:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007986:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800798a:	edd7 6a07 	vldr	s13, [r7, #28]
 800798e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007992:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007996:	ee17 2a90 	vmov	r2, s15
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	e002      	b.n	80079a6 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80079a6:	4b24      	ldr	r3, [pc, #144]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d017      	beq.n	80079e2 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80079b2:	4b21      	ldr	r3, [pc, #132]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079b6:	0c1b      	lsrs	r3, r3, #16
 80079b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079bc:	ee07 3a90 	vmov	s15, r3
 80079c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80079c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079c8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80079cc:	edd7 6a07 	vldr	s13, [r7, #28]
 80079d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079d8:	ee17 2a90 	vmov	r2, s15
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	605a      	str	r2, [r3, #4]
 80079e0:	e002      	b.n	80079e8 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80079e8:	4b13      	ldr	r3, [pc, #76]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d017      	beq.n	8007a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80079f4:	4b10      	ldr	r3, [pc, #64]	@ (8007a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079f8:	0e1b      	lsrs	r3, r3, #24
 80079fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079fe:	ee07 3a90 	vmov	s15, r3
 8007a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8007a06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a0a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007a0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a1a:	ee17 2a90 	vmov	r2, s15
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007a22:	e002      	b.n	8007a2a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2200      	movs	r2, #0
 8007a28:	609a      	str	r2, [r3, #8]
}
 8007a2a:	bf00      	nop
 8007a2c:	3724      	adds	r7, #36	@ 0x24
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	46020c00 	.word	0x46020c00
 8007a3c:	4b742400 	.word	0x4b742400
 8007a40:	46000000 	.word	0x46000000
 8007a44:	0800fde4 	.word	0x0800fde4
 8007a48:	4af42400 	.word	0x4af42400

08007a4c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b08e      	sub	sp, #56	@ 0x38
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007a56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a5a:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8007a5e:	430b      	orrs	r3, r1
 8007a60:	d145      	bne.n	8007aee <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007a62:	4ba7      	ldr	r3, [pc, #668]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a6c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007a6e:	4ba4      	ldr	r3, [pc, #656]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a74:	f003 0302 	and.w	r3, r3, #2
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	d108      	bne.n	8007a8e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a82:	d104      	bne.n	8007a8e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007a84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a8a:	f001 bb35 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007a8e:	4b9c      	ldr	r3, [pc, #624]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a9c:	d114      	bne.n	8007ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8007a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007aa4:	d110      	bne.n	8007ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007aa6:	4b96      	ldr	r3, [pc, #600]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007aa8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007aac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ab0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ab4:	d103      	bne.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8007ab6:	23fa      	movs	r3, #250	@ 0xfa
 8007ab8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007aba:	f001 bb1d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 8007abe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007ac2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007ac4:	f001 bb18 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8007ac8:	4b8d      	ldr	r3, [pc, #564]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ad0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ad4:	d107      	bne.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8007ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ad8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007adc:	d103      	bne.n	8007ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8007ade:	4b89      	ldr	r3, [pc, #548]	@ (8007d04 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8007ae0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ae2:	f001 bb09 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aea:	f001 bb05 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007aee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007af2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007af6:	430b      	orrs	r3, r1
 8007af8:	d151      	bne.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007afa:	4b81      	ldr	r3, [pc, #516]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007afc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b00:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007b04:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	2b80      	cmp	r3, #128	@ 0x80
 8007b0a:	d035      	beq.n	8007b78 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8007b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0e:	2b80      	cmp	r3, #128	@ 0x80
 8007b10:	d841      	bhi.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b14:	2b60      	cmp	r3, #96	@ 0x60
 8007b16:	d02a      	beq.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8007b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1a:	2b60      	cmp	r3, #96	@ 0x60
 8007b1c:	d83b      	bhi.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	2b40      	cmp	r3, #64	@ 0x40
 8007b22:	d009      	beq.n	8007b38 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b26:	2b40      	cmp	r3, #64	@ 0x40
 8007b28:	d835      	bhi.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d00c      	beq.n	8007b4a <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b32:	2b20      	cmp	r3, #32
 8007b34:	d012      	beq.n	8007b5c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007b36:	e02e      	b.n	8007b96 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7ff fb71 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b46:	f001 bad7 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b4a:	f107 0318 	add.w	r3, r7, #24
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7ff fcc4 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b58:	f001 bace 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b5c:	f107 030c 	add.w	r3, r7, #12
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7ff fe17 	bl	8007794 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b6a:	f001 bac5 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007b6e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007b72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b74:	f001 bac0 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b78:	4b61      	ldr	r3, [pc, #388]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b84:	d103      	bne.n	8007b8e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8007b86:	4b60      	ldr	r3, [pc, #384]	@ (8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007b88:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007b8a:	f001 bab5 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b92:	f001 bab1 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default :
      {
        frequency = 0U;
 8007b96:	2300      	movs	r3, #0
 8007b98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b9a:	f001 baad 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007b9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ba2:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007ba6:	430b      	orrs	r3, r1
 8007ba8:	d158      	bne.n	8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007baa:	4b55      	ldr	r3, [pc, #340]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007bac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007bb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007bb4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bbc:	d03b      	beq.n	8007c36 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bc4:	d846      	bhi.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bcc:	d02e      	beq.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8007bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bd4:	d83e      	bhi.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bdc:	d00b      	beq.n	8007bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007be4:	d836      	bhi.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00d      	beq.n	8007c08 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bf2:	d012      	beq.n	8007c1a <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8007bf4:	e02e      	b.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007bf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7ff fb12 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c04:	f001 ba78 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c08:	f107 0318 	add.w	r3, r7, #24
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f7ff fc65 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c16:	f001 ba6f 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c1a:	f107 030c 	add.w	r3, r7, #12
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7ff fdb8 	bl	8007794 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c28:	f001 ba66 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007c2c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007c30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c32:	f001 ba61 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c36:	4b32      	ldr	r3, [pc, #200]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c42:	d103      	bne.n	8007c4c <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8007c44:	4b30      	ldr	r3, [pc, #192]	@ (8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007c46:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c48:	f001 ba56 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c50:	f001 ba52 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default :

        frequency = 0U;
 8007c54:	2300      	movs	r3, #0
 8007c56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c58:	f001 ba4e 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8007c5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c60:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007c64:	430b      	orrs	r3, r1
 8007c66:	d126      	bne.n	8007cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8007c68:	4b25      	ldr	r3, [pc, #148]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c72:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8007c74:	4b22      	ldr	r3, [pc, #136]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c80:	d106      	bne.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8007c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d103      	bne.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8007c88:	4b1f      	ldr	r3, [pc, #124]	@ (8007d08 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007c8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c8c:	f001 ba34 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8007c90:	4b1b      	ldr	r3, [pc, #108]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c9c:	d107      	bne.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ca4:	d103      	bne.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8007ca6:	4b19      	ldr	r3, [pc, #100]	@ (8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007ca8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007caa:	f001 ba25 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb2:	f001 ba21 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007cb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cba:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8007cbe:	430b      	orrs	r3, r1
 8007cc0:	d16e      	bne.n	8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8007d00 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007cc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cc8:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007ccc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007cd4:	d03d      	beq.n	8007d52 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007cdc:	d85c      	bhi.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ce4:	d014      	beq.n	8007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cec:	d854      	bhi.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d01f      	beq.n	8007d34 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8007cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007cfa:	d012      	beq.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8007cfc:	e04c      	b.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007cfe:	bf00      	nop
 8007d00:	46020c00 	.word	0x46020c00
 8007d04:	0003d090 	.word	0x0003d090
 8007d08:	00f42400 	.word	0x00f42400
 8007d0c:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff fa85 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d1e:	f001 b9eb 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d22:	f107 0318 	add.w	r3, r7, #24
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7ff fbd8 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d2c:	69fb      	ldr	r3, [r7, #28]
 8007d2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d30:	f001 b9e2 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007d34:	4ba7      	ldr	r3, [pc, #668]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d40:	d103      	bne.n	8007d4a <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8007d42:	4ba5      	ldr	r3, [pc, #660]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007d44:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d46:	f001 b9d7 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d4e:	f001 b9d3 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007d52:	4ba0      	ldr	r3, [pc, #640]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 0320 	and.w	r3, r3, #32
 8007d5a:	2b20      	cmp	r3, #32
 8007d5c:	d118      	bne.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d5e:	4b9d      	ldr	r3, [pc, #628]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d005      	beq.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007d6a:	4b9a      	ldr	r3, [pc, #616]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	0e1b      	lsrs	r3, r3, #24
 8007d70:	f003 030f 	and.w	r3, r3, #15
 8007d74:	e006      	b.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007d76:	4b97      	ldr	r3, [pc, #604]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d7c:	041b      	lsls	r3, r3, #16
 8007d7e:	0e1b      	lsrs	r3, r3, #24
 8007d80:	f003 030f 	and.w	r3, r3, #15
 8007d84:	4a95      	ldr	r2, [pc, #596]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d8a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d8c:	f001 b9b4 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d94:	f001 b9b0 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default :

        frequency = 0U;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d9c:	f001 b9ac 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007da4:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007da8:	430b      	orrs	r3, r1
 8007daa:	d17f      	bne.n	8007eac <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007dac:	4b89      	ldr	r3, [pc, #548]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007dae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007db6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d165      	bne.n	8007e8a <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007dbe:	4b85      	ldr	r3, [pc, #532]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007dc4:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007dc8:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007dd0:	d034      	beq.n	8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007dd8:	d853      	bhi.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ddc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007de0:	d00b      	beq.n	8007dfa <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8007de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007de8:	d84b      	bhi.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d016      	beq.n	8007e1e <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8007df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007df6:	d009      	beq.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8007df8:	e043      	b.n	8007e82 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7ff fa10 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e08:	f001 b976 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e0c:	f107 0318 	add.w	r3, r7, #24
 8007e10:	4618      	mov	r0, r3
 8007e12:	f7ff fb63 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e16:	69fb      	ldr	r3, [r7, #28]
 8007e18:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e1a:	f001 b96d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007e1e:	4b6d      	ldr	r3, [pc, #436]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e2a:	d103      	bne.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8007e2c:	4b6a      	ldr	r3, [pc, #424]	@ (8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007e2e:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007e30:	f001 b962 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
            frequency = 0U;
 8007e34:	2300      	movs	r3, #0
 8007e36:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e38:	f001 b95e 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007e3c:	4b65      	ldr	r3, [pc, #404]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 0320 	and.w	r3, r3, #32
 8007e44:	2b20      	cmp	r3, #32
 8007e46:	d118      	bne.n	8007e7a <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e48:	4b62      	ldr	r3, [pc, #392]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d005      	beq.n	8007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8007e54:	4b5f      	ldr	r3, [pc, #380]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e56:	689b      	ldr	r3, [r3, #8]
 8007e58:	0e1b      	lsrs	r3, r3, #24
 8007e5a:	f003 030f 	and.w	r3, r3, #15
 8007e5e:	e006      	b.n	8007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8007e60:	4b5c      	ldr	r3, [pc, #368]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e62:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e66:	041b      	lsls	r3, r3, #16
 8007e68:	0e1b      	lsrs	r3, r3, #24
 8007e6a:	f003 030f 	and.w	r3, r3, #15
 8007e6e:	4a5b      	ldr	r2, [pc, #364]	@ (8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e74:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007e76:	f001 b93f 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
            frequency = 0U;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e7e:	f001 b93b 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
        default :
        {
          frequency = 0U;
 8007e82:	2300      	movs	r3, #0
 8007e84:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e86:	f001 b937 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e90:	d108      	bne.n	8007ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e96:	4618      	mov	r0, r3
 8007e98:	f7ff f9c4 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8007e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea0:	f001 b92a 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else
    {
      frequency = 0U;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea8:	f001 b926 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8007eac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007eb0:	1e51      	subs	r1, r2, #1
 8007eb2:	430b      	orrs	r3, r1
 8007eb4:	d136      	bne.n	8007f24 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007eb6:	4b47      	ldr	r3, [pc, #284]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ebc:	f003 0303 	and.w	r3, r3, #3
 8007ec0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d104      	bne.n	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007ec8:	f7fe fa42 	bl	8006350 <HAL_RCC_GetPCLK2Freq>
 8007ecc:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ece:	f001 b913 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d104      	bne.n	8007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007ed8:	f7fe f906 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8007edc:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ede:	f001 b90b 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007eee:	d106      	bne.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8007ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d103      	bne.n	8007efe <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8007ef6:	4b3a      	ldr	r3, [pc, #232]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007ef8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007efa:	f001 b8fd 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007efe:	4b35      	ldr	r3, [pc, #212]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f04:	f003 0302 	and.w	r3, r3, #2
 8007f08:	2b02      	cmp	r3, #2
 8007f0a:	d107      	bne.n	8007f1c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8007f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0e:	2b03      	cmp	r3, #3
 8007f10:	d104      	bne.n	8007f1c <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8007f12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f18:	f001 b8ee 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f20:	f001 b8ea 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8007f24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f28:	1e91      	subs	r1, r2, #2
 8007f2a:	430b      	orrs	r3, r1
 8007f2c:	d136      	bne.n	8007f9c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007f2e:	4b29      	ldr	r3, [pc, #164]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f34:	f003 030c 	and.w	r3, r3, #12
 8007f38:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d104      	bne.n	8007f4a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007f40:	f7fe f9f2 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 8007f44:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f46:	f001 b8d7 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8007f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4c:	2b04      	cmp	r3, #4
 8007f4e:	d104      	bne.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007f50:	f7fe f8ca 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8007f54:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f56:	f001 b8cf 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f66:	d106      	bne.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6a:	2b08      	cmp	r3, #8
 8007f6c:	d103      	bne.n	8007f76 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8007f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8007fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007f70:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f72:	f001 b8c1 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007f76:	4b17      	ldr	r3, [pc, #92]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f7c:	f003 0302 	and.w	r3, r3, #2
 8007f80:	2b02      	cmp	r3, #2
 8007f82:	d107      	bne.n	8007f94 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8007f84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f86:	2b0c      	cmp	r3, #12
 8007f88:	d104      	bne.n	8007f94 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8007f8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f90:	f001 b8b2 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8007f94:	2300      	movs	r3, #0
 8007f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f98:	f001 b8ae 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8007f9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fa0:	1f11      	subs	r1, r2, #4
 8007fa2:	430b      	orrs	r3, r1
 8007fa4:	d13f      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007fac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007fb0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d104      	bne.n	8007fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007fb8:	f7fe f9b6 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 8007fbc:	6378      	str	r0, [r7, #52]	@ 0x34
 8007fbe:	f001 b89b 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc4:	2b10      	cmp	r3, #16
 8007fc6:	d10d      	bne.n	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007fc8:	f7fe f88e 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8007fcc:	6378      	str	r0, [r7, #52]	@ 0x34
 8007fce:	f001 b893 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8007fd2:	bf00      	nop
 8007fd4:	46020c00 	.word	0x46020c00
 8007fd8:	02dc6c00 	.word	0x02dc6c00
 8007fdc:	0800fde4 	.word	0x0800fde4
 8007fe0:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007fe4:	4ba8      	ldr	r3, [pc, #672]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ff0:	d106      	bne.n	8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8007ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff4:	2b20      	cmp	r3, #32
 8007ff6:	d103      	bne.n	8008000 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8007ff8:	4ba4      	ldr	r3, [pc, #656]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ffa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ffc:	f001 b87c 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8008000:	4ba1      	ldr	r3, [pc, #644]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008002:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008006:	f003 0302 	and.w	r3, r3, #2
 800800a:	2b02      	cmp	r3, #2
 800800c:	d107      	bne.n	800801e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800800e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008010:	2b30      	cmp	r3, #48	@ 0x30
 8008012:	d104      	bne.n	800801e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8008014:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008018:	637b      	str	r3, [r7, #52]	@ 0x34
 800801a:	f001 b86d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800801e:	2300      	movs	r3, #0
 8008020:	637b      	str	r3, [r7, #52]	@ 0x34
 8008022:	f001 b869 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8008026:	e9d7 2300 	ldrd	r2, r3, [r7]
 800802a:	f1a2 0108 	sub.w	r1, r2, #8
 800802e:	430b      	orrs	r3, r1
 8008030:	d136      	bne.n	80080a0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008032:	4b95      	ldr	r3, [pc, #596]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008038:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800803c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800803e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008040:	2b00      	cmp	r3, #0
 8008042:	d104      	bne.n	800804e <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008044:	f7fe f970 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 8008048:	6378      	str	r0, [r7, #52]	@ 0x34
 800804a:	f001 b855 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800804e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008050:	2b40      	cmp	r3, #64	@ 0x40
 8008052:	d104      	bne.n	800805e <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008054:	f7fe f848 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008058:	6378      	str	r0, [r7, #52]	@ 0x34
 800805a:	f001 b84d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800805e:	4b8a      	ldr	r3, [pc, #552]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800806a:	d106      	bne.n	800807a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 800806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806e:	2b80      	cmp	r3, #128	@ 0x80
 8008070:	d103      	bne.n	800807a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8008072:	4b86      	ldr	r3, [pc, #536]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008074:	637b      	str	r3, [r7, #52]	@ 0x34
 8008076:	f001 b83f 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800807a:	4b83      	ldr	r3, [pc, #524]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800807c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008080:	f003 0302 	and.w	r3, r3, #2
 8008084:	2b02      	cmp	r3, #2
 8008086:	d107      	bne.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808a:	2bc0      	cmp	r3, #192	@ 0xc0
 800808c:	d104      	bne.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 800808e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008092:	637b      	str	r3, [r7, #52]	@ 0x34
 8008094:	f001 b830 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8008098:	2300      	movs	r3, #0
 800809a:	637b      	str	r3, [r7, #52]	@ 0x34
 800809c:	f001 b82c 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 80080a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080a4:	f1a2 0110 	sub.w	r1, r2, #16
 80080a8:	430b      	orrs	r3, r1
 80080aa:	d139      	bne.n	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80080ac:	4b76      	ldr	r3, [pc, #472]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80080ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80080b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80080b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d104      	bne.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80080be:	f7fe f933 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 80080c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80080c4:	f001 b818 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80080c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080ce:	d104      	bne.n	80080da <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80080d0:	f7fe f80a 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80080d4:	6378      	str	r0, [r7, #52]	@ 0x34
 80080d6:	f001 b80f 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80080da:	4b6b      	ldr	r3, [pc, #428]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080e6:	d107      	bne.n	80080f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 80080e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080ee:	d103      	bne.n	80080f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 80080f0:	4b66      	ldr	r3, [pc, #408]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80080f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080f4:	f001 b800 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80080f8:	4b63      	ldr	r3, [pc, #396]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80080fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080fe:	f003 0302 	and.w	r3, r3, #2
 8008102:	2b02      	cmp	r3, #2
 8008104:	d108      	bne.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8008106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008108:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800810c:	d104      	bne.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 800810e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008112:	637b      	str	r3, [r7, #52]	@ 0x34
 8008114:	f000 bff0 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8008118:	2300      	movs	r3, #0
 800811a:	637b      	str	r3, [r7, #52]	@ 0x34
 800811c:	f000 bfec 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined(USART6)
  else if (PeriphClk == RCC_PERIPHCLK_USART6)
 8008120:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008124:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8008128:	430b      	orrs	r3, r1
 800812a:	d139      	bne.n	80081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
  {
    /* Get the current USART6 source */
    srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800812c:	4b56      	ldr	r3, [pc, #344]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800812e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008132:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008136:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 8008138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813a:	2b00      	cmp	r3, #0
 800813c:	d104      	bne.n	8008148 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800813e:	f7fe f8f3 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 8008142:	6378      	str	r0, [r7, #52]	@ 0x34
 8008144:	f000 bfd8 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USART6CLKSOURCE_SYSCLK)
 8008148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800814e:	d104      	bne.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008150:	f7fd ffca 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008154:	6378      	str	r0, [r7, #52]	@ 0x34
 8008156:	f000 bfcf 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800815a:	4b4b      	ldr	r3, [pc, #300]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008166:	d107      	bne.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
 8008168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800816e:	d103      	bne.n	8008178 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
    {
      frequency = HSI_VALUE;
 8008170:	4b46      	ldr	r3, [pc, #280]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8008172:	637b      	str	r3, [r7, #52]	@ 0x34
 8008174:	f000 bfc0 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8008178:	4b43      	ldr	r3, [pc, #268]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800817a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800817e:	f003 0302 	and.w	r3, r3, #2
 8008182:	2b02      	cmp	r3, #2
 8008184:	d108      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
 8008186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008188:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800818c:	d104      	bne.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
    {
      frequency = LSE_VALUE;
 800818e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008192:	637b      	str	r3, [r7, #52]	@ 0x34
 8008194:	f000 bfb0 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8008198:	2300      	movs	r3, #0
 800819a:	637b      	str	r3, [r7, #52]	@ 0x34
 800819c:	f000 bfac 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80081a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081a4:	f1a2 0120 	sub.w	r1, r2, #32
 80081a8:	430b      	orrs	r3, r1
 80081aa:	d158      	bne.n	800825e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80081ac:	4b36      	ldr	r3, [pc, #216]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80081ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081b2:	f003 0307 	and.w	r3, r3, #7
 80081b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80081b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d104      	bne.n	80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 80081be:	f7fe f8db 	bl	8006378 <HAL_RCC_GetPCLK3Freq>
 80081c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80081c4:	f000 bf98 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80081c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d104      	bne.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80081ce:	f7fd ff8b 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80081d2:	6378      	str	r0, [r7, #52]	@ 0x34
 80081d4:	f000 bf90 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80081d8:	4b2b      	ldr	r3, [pc, #172]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081e4:	d106      	bne.n	80081f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 80081e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d103      	bne.n	80081f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
    {
      frequency = HSI_VALUE;
 80081ec:	4b27      	ldr	r3, [pc, #156]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80081ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f0:	f000 bf82 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80081f4:	4b24      	ldr	r3, [pc, #144]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80081f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80081fa:	f003 0302 	and.w	r3, r3, #2
 80081fe:	2b02      	cmp	r3, #2
 8008200:	d107      	bne.n	8008212 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8008202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008204:	2b03      	cmp	r3, #3
 8008206:	d104      	bne.n	8008212 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
    {
      frequency = LSE_VALUE;
 8008208:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800820c:	637b      	str	r3, [r7, #52]	@ 0x34
 800820e:	f000 bf73 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8008212:	4b1d      	ldr	r3, [pc, #116]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b20      	cmp	r3, #32
 800821c:	d11b      	bne.n	8008256 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 800821e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008220:	2b04      	cmp	r3, #4
 8008222:	d118      	bne.n	8008256 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008224:	4b18      	ldr	r3, [pc, #96]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800822c:	2b00      	cmp	r3, #0
 800822e:	d005      	beq.n	800823c <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
 8008230:	4b15      	ldr	r3, [pc, #84]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	0e1b      	lsrs	r3, r3, #24
 8008236:	f003 030f 	and.w	r3, r3, #15
 800823a:	e006      	b.n	800824a <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 800823c:	4b12      	ldr	r3, [pc, #72]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800823e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008242:	041b      	lsls	r3, r3, #16
 8008244:	0e1b      	lsrs	r3, r3, #24
 8008246:	f003 030f 	and.w	r3, r3, #15
 800824a:	4a11      	ldr	r2, [pc, #68]	@ (8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800824c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008250:	637b      	str	r3, [r7, #52]	@ 0x34
 8008252:	f000 bf51 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8008256:	2300      	movs	r3, #0
 8008258:	637b      	str	r3, [r7, #52]	@ 0x34
 800825a:	f000 bf4d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800825e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008262:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008266:	430b      	orrs	r3, r1
 8008268:	d172      	bne.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800826a:	4b07      	ldr	r3, [pc, #28]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800826c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008270:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008274:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008278:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800827c:	d10a      	bne.n	8008294 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800827e:	f7fd ff33 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008282:	6378      	str	r0, [r7, #52]	@ 0x34
 8008284:	f000 bf38 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8008288:	46020c00 	.word	0x46020c00
 800828c:	00f42400 	.word	0x00f42400
 8008290:	0800fde4 	.word	0x0800fde4
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8008294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800829a:	d108      	bne.n	80082ae <HAL_RCCEx_GetPeriphCLKFreq+0x862>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800829c:	f107 0318 	add.w	r3, r7, #24
 80082a0:	4618      	mov	r0, r3
 80082a2:	f7ff f91b 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80082a6:	6a3b      	ldr	r3, [r7, #32]
 80082a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80082aa:	f000 bf25 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80082ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d104      	bne.n	80082be <HAL_RCCEx_GetPeriphCLKFreq+0x872>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80082b4:	f7fe f81e 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
 80082b8:	6378      	str	r0, [r7, #52]	@ 0x34
 80082ba:	f000 bf1d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80082be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80082c4:	d122      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80082c6:	4bb0      	ldr	r3, [pc, #704]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f003 0320 	and.w	r3, r3, #32
 80082ce:	2b20      	cmp	r3, #32
 80082d0:	d118      	bne.n	8008304 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80082d2:	4bad      	ldr	r3, [pc, #692]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d005      	beq.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
 80082de:	4baa      	ldr	r3, [pc, #680]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	0e1b      	lsrs	r3, r3, #24
 80082e4:	f003 030f 	and.w	r3, r3, #15
 80082e8:	e006      	b.n	80082f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80082ea:	4ba7      	ldr	r3, [pc, #668]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80082ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80082f0:	041b      	lsls	r3, r3, #16
 80082f2:	0e1b      	lsrs	r3, r3, #24
 80082f4:	f003 030f 	and.w	r3, r3, #15
 80082f8:	4aa4      	ldr	r2, [pc, #656]	@ (800858c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80082fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008300:	f000 befa 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = 0U;
 8008304:	2300      	movs	r3, #0
 8008306:	637b      	str	r3, [r7, #52]	@ 0x34
 8008308:	f000 bef6 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800830c:	4b9e      	ldr	r3, [pc, #632]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008314:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008318:	d107      	bne.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008320:	d103      	bne.n	800832a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    {
      frequency = HSE_VALUE;
 8008322:	4b9b      	ldr	r3, [pc, #620]	@ (8008590 <HAL_RCCEx_GetPeriphCLKFreq+0xb44>)
 8008324:	637b      	str	r3, [r7, #52]	@ 0x34
 8008326:	f000 bee7 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800832a:	4b97      	ldr	r3, [pc, #604]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008332:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008336:	d107      	bne.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800833e:	d103      	bne.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0x8fc>
    {
      frequency = HSI_VALUE;
 8008340:	4b94      	ldr	r3, [pc, #592]	@ (8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>)
 8008342:	637b      	str	r3, [r7, #52]	@ 0x34
 8008344:	f000 bed8 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8008348:	2300      	movs	r3, #0
 800834a:	637b      	str	r3, [r7, #52]	@ 0x34
 800834c:	f000 bed4 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8008350:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008354:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008358:	430b      	orrs	r3, r1
 800835a:	d158      	bne.n	800840e <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800835c:	4b8a      	ldr	r3, [pc, #552]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800835e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008362:	f003 0307 	and.w	r3, r3, #7
 8008366:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836a:	2b04      	cmp	r3, #4
 800836c:	d84b      	bhi.n	8008406 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 800836e:	a201      	add	r2, pc, #4	@ (adr r2, 8008374 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
 8008370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008374:	080083ad 	.word	0x080083ad
 8008378:	08008389 	.word	0x08008389
 800837c:	0800839b 	.word	0x0800839b
 8008380:	080083b7 	.word	0x080083b7
 8008384:	080083c1 	.word	0x080083c1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008388:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800838c:	4618      	mov	r0, r3
 800838e:	f7fe ff49 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8008392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008394:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008396:	f000 beaf 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800839a:	f107 030c 	add.w	r3, r7, #12
 800839e:	4618      	mov	r0, r3
 80083a0:	f7ff f9f8 	bl	8007794 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083a8:	f000 bea6 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80083ac:	f7fd ffa2 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
 80083b0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80083b2:	f000 bea1 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80083b6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80083ba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083bc:	f000 be9c 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80083c0:	4b71      	ldr	r3, [pc, #452]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f003 0320 	and.w	r3, r3, #32
 80083c8:	2b20      	cmp	r3, #32
 80083ca:	d118      	bne.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80083cc:	4b6e      	ldr	r3, [pc, #440]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d005      	beq.n	80083e4 <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 80083d8:	4b6b      	ldr	r3, [pc, #428]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	0e1b      	lsrs	r3, r3, #24
 80083de:	f003 030f 	and.w	r3, r3, #15
 80083e2:	e006      	b.n	80083f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 80083e4:	4b68      	ldr	r3, [pc, #416]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80083e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80083ea:	041b      	lsls	r3, r3, #16
 80083ec:	0e1b      	lsrs	r3, r3, #24
 80083ee:	f003 030f 	and.w	r3, r3, #15
 80083f2:	4a66      	ldr	r2, [pc, #408]	@ (800858c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80083f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083f8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80083fa:	f000 be7d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80083fe:	2300      	movs	r3, #0
 8008400:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008402:	f000 be79 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8008406:	2300      	movs	r3, #0
 8008408:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800840a:	f000 be75 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800840e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008412:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8008416:	430b      	orrs	r3, r1
 8008418:	d167      	bne.n	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800841a:	4b5b      	ldr	r3, [pc, #364]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800841c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008420:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008424:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008428:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800842c:	d036      	beq.n	800849c <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 800842e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008430:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008434:	d855      	bhi.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8008436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008438:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800843c:	d029      	beq.n	8008492 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 800843e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008440:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008444:	d84d      	bhi.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8008446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008448:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800844c:	d013      	beq.n	8008476 <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 800844e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008450:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008454:	d845      	bhi.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
 8008456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008458:	2b00      	cmp	r3, #0
 800845a:	d015      	beq.n	8008488 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 800845c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008462:	d13e      	bne.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008464:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008468:	4618      	mov	r0, r3
 800846a:	f7fe fedb 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800846e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008470:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008472:	f000 be41 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008476:	f107 030c 	add.w	r3, r7, #12
 800847a:	4618      	mov	r0, r3
 800847c:	f7ff f98a 	bl	8007794 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008484:	f000 be38 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8008488:	f7fd ff34 	bl	80062f4 <HAL_RCC_GetHCLKFreq>
 800848c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800848e:	f000 be33 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008492:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008496:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008498:	f000 be2e 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800849c:	4b3a      	ldr	r3, [pc, #232]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 0320 	and.w	r3, r3, #32
 80084a4:	2b20      	cmp	r3, #32
 80084a6:	d118      	bne.n	80084da <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80084a8:	4b37      	ldr	r3, [pc, #220]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d005      	beq.n	80084c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 80084b4:	4b34      	ldr	r3, [pc, #208]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	0e1b      	lsrs	r3, r3, #24
 80084ba:	f003 030f 	and.w	r3, r3, #15
 80084be:	e006      	b.n	80084ce <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80084c0:	4b31      	ldr	r3, [pc, #196]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80084c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80084c6:	041b      	lsls	r3, r3, #16
 80084c8:	0e1b      	lsrs	r3, r3, #24
 80084ca:	f003 030f 	and.w	r3, r3, #15
 80084ce:	4a2f      	ldr	r2, [pc, #188]	@ (800858c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80084d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084d4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80084d6:	f000 be0f 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80084da:	2300      	movs	r3, #0
 80084dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084de:	f000 be0b 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 80084e2:	2300      	movs	r3, #0
 80084e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084e6:	f000 be07 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80084ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084ee:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80084f2:	430b      	orrs	r3, r1
 80084f4:	d154      	bne.n	80085a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb54>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80084f6:	4b24      	ldr	r3, [pc, #144]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 80084f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008500:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8008502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008504:	2b00      	cmp	r3, #0
 8008506:	d104      	bne.n	8008512 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008508:	f7fd ff0e 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 800850c:	6378      	str	r0, [r7, #52]	@ 0x34
 800850e:	f000 bdf3 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8008512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008518:	d104      	bne.n	8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800851a:	f7fd fde5 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 800851e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008520:	f000 bdea 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008524:	4b18      	ldr	r3, [pc, #96]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800852c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008530:	d107      	bne.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008538:	d103      	bne.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0xaf6>
    {
      frequency = HSI_VALUE;
 800853a:	4b16      	ldr	r3, [pc, #88]	@ (8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>)
 800853c:	637b      	str	r3, [r7, #52]	@ 0x34
 800853e:	f000 bddb 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8008542:	4b11      	ldr	r3, [pc, #68]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f003 0320 	and.w	r3, r3, #32
 800854a:	2b20      	cmp	r3, #32
 800854c:	d124      	bne.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800854e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008550:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008554:	d120      	bne.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008556:	4b0c      	ldr	r3, [pc, #48]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800855e:	2b00      	cmp	r3, #0
 8008560:	d005      	beq.n	800856e <HAL_RCCEx_GetPeriphCLKFreq+0xb22>
 8008562:	4b09      	ldr	r3, [pc, #36]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	0e1b      	lsrs	r3, r3, #24
 8008568:	f003 030f 	and.w	r3, r3, #15
 800856c:	e006      	b.n	800857c <HAL_RCCEx_GetPeriphCLKFreq+0xb30>
 800856e:	4b06      	ldr	r3, [pc, #24]	@ (8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8008570:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008574:	041b      	lsls	r3, r3, #16
 8008576:	0e1b      	lsrs	r3, r3, #24
 8008578:	f003 030f 	and.w	r3, r3, #15
 800857c:	4a03      	ldr	r2, [pc, #12]	@ (800858c <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800857e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008582:	637b      	str	r3, [r7, #52]	@ 0x34
 8008584:	f000 bdb8 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8008588:	46020c00 	.word	0x46020c00
 800858c:	0800fde4 	.word	0x0800fde4
 8008590:	007a1200 	.word	0x007a1200
 8008594:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8008598:	2300      	movs	r3, #0
 800859a:	637b      	str	r3, [r7, #52]	@ 0x34
 800859c:	f000 bdac 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80085a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085a4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 80085a8:	430b      	orrs	r3, r1
 80085aa:	d14c      	bne.n	8008646 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80085ac:	4ba8      	ldr	r3, [pc, #672]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80085ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085b2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80085b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80085b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d104      	bne.n	80085c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80085be:	f7fd feb3 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 80085c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80085c4:	f000 bd98 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80085c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085ce:	d104      	bne.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80085d0:	f7fd fd8a 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80085d4:	6378      	str	r0, [r7, #52]	@ 0x34
 80085d6:	f000 bd8f 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80085da:	4b9d      	ldr	r3, [pc, #628]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085e6:	d107      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 80085e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ee:	d103      	bne.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
    {
      frequency = HSI_VALUE;
 80085f0:	4b98      	ldr	r3, [pc, #608]	@ (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 80085f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085f4:	f000 bd80 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80085f8:	4b95      	ldr	r3, [pc, #596]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0320 	and.w	r3, r3, #32
 8008600:	2b20      	cmp	r3, #32
 8008602:	d11c      	bne.n	800863e <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
 8008604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008606:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800860a:	d118      	bne.n	800863e <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800860c:	4b90      	ldr	r3, [pc, #576]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008614:	2b00      	cmp	r3, #0
 8008616:	d005      	beq.n	8008624 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8008618:	4b8d      	ldr	r3, [pc, #564]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	0e1b      	lsrs	r3, r3, #24
 800861e:	f003 030f 	and.w	r3, r3, #15
 8008622:	e006      	b.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8008624:	4b8a      	ldr	r3, [pc, #552]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008626:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800862a:	041b      	lsls	r3, r3, #16
 800862c:	0e1b      	lsrs	r3, r3, #24
 800862e:	f003 030f 	and.w	r3, r3, #15
 8008632:	4a89      	ldr	r2, [pc, #548]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 8008634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008638:	637b      	str	r3, [r7, #52]	@ 0x34
 800863a:	f000 bd5d 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800863e:	2300      	movs	r3, #0
 8008640:	637b      	str	r3, [r7, #52]	@ 0x34
 8008642:	f000 bd59 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8008646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800864a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800864e:	430b      	orrs	r3, r1
 8008650:	d158      	bne.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008652:	4b7f      	ldr	r3, [pc, #508]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008654:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008658:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800865c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800865e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008660:	2bc0      	cmp	r3, #192	@ 0xc0
 8008662:	d028      	beq.n	80086b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	2bc0      	cmp	r3, #192	@ 0xc0
 8008668:	d848      	bhi.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
 800866a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866c:	2b80      	cmp	r3, #128	@ 0x80
 800866e:	d00e      	beq.n	800868e <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 8008670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008672:	2b80      	cmp	r3, #128	@ 0x80
 8008674:	d842      	bhi.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
 8008676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008678:	2b00      	cmp	r3, #0
 800867a:	d003      	beq.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 800867c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867e:	2b40      	cmp	r3, #64	@ 0x40
 8008680:	d014      	beq.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
 8008682:	e03b      	b.n	80086fc <HAL_RCCEx_GetPeriphCLKFreq+0xcb0>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8008684:	f7fd fe78 	bl	8006378 <HAL_RCC_GetPCLK3Freq>
 8008688:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800868a:	f000 bd35 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800868e:	4b70      	ldr	r3, [pc, #448]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008696:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800869a:	d103      	bne.n	80086a4 <HAL_RCCEx_GetPeriphCLKFreq+0xc58>
        {
          frequency = HSI_VALUE;
 800869c:	4b6d      	ldr	r3, [pc, #436]	@ (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 800869e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80086a0:	f000 bd2a 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086a8:	f000 bd26 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 80086ac:	f7fd fd1c 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80086b0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80086b2:	f000 bd21 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80086b6:	4b66      	ldr	r3, [pc, #408]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f003 0320 	and.w	r3, r3, #32
 80086be:	2b20      	cmp	r3, #32
 80086c0:	d118      	bne.n	80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80086c2:	4b63      	ldr	r3, [pc, #396]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d005      	beq.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0xc8e>
 80086ce:	4b60      	ldr	r3, [pc, #384]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	0e1b      	lsrs	r3, r3, #24
 80086d4:	f003 030f 	and.w	r3, r3, #15
 80086d8:	e006      	b.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0xc9c>
 80086da:	4b5d      	ldr	r3, [pc, #372]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80086dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086e0:	041b      	lsls	r3, r3, #16
 80086e2:	0e1b      	lsrs	r3, r3, #24
 80086e4:	f003 030f 	and.w	r3, r3, #15
 80086e8:	4a5b      	ldr	r2, [pc, #364]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 80086ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086ee:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80086f0:	f000 bd02 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 80086f4:	2300      	movs	r3, #0
 80086f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086f8:	f000 bcfe 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      default:
      {
        frequency = 0U;
 80086fc:	2300      	movs	r3, #0
 80086fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008700:	f000 bcfa 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8008704:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008708:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800870c:	430b      	orrs	r3, r1
 800870e:	d14c      	bne.n	80087aa <HAL_RCCEx_GetPeriphCLKFreq+0xd5e>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008710:	4b4f      	ldr	r3, [pc, #316]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008712:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008716:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800871a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800871c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871e:	2b00      	cmp	r3, #0
 8008720:	d104      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0xce0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008722:	f7fd fe01 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 8008726:	6378      	str	r0, [r7, #52]	@ 0x34
 8008728:	f000 bce6 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800872c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008732:	d104      	bne.n	800873e <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008734:	f7fd fcd8 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008738:	6378      	str	r0, [r7, #52]	@ 0x34
 800873a:	f000 bcdd 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800873e:	4b44      	ldr	r3, [pc, #272]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800874a:	d107      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0xd10>
 800874c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008752:	d103      	bne.n	800875c <HAL_RCCEx_GetPeriphCLKFreq+0xd10>
    {
      frequency = HSI_VALUE;
 8008754:	4b3f      	ldr	r3, [pc, #252]	@ (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 8008756:	637b      	str	r3, [r7, #52]	@ 0x34
 8008758:	f000 bcce 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800875c:	4b3c      	ldr	r3, [pc, #240]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f003 0320 	and.w	r3, r3, #32
 8008764:	2b20      	cmp	r3, #32
 8008766:	d11c      	bne.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0xd56>
 8008768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800876e:	d118      	bne.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0xd56>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008770:	4b37      	ldr	r3, [pc, #220]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008778:	2b00      	cmp	r3, #0
 800877a:	d005      	beq.n	8008788 <HAL_RCCEx_GetPeriphCLKFreq+0xd3c>
 800877c:	4b34      	ldr	r3, [pc, #208]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	0e1b      	lsrs	r3, r3, #24
 8008782:	f003 030f 	and.w	r3, r3, #15
 8008786:	e006      	b.n	8008796 <HAL_RCCEx_GetPeriphCLKFreq+0xd4a>
 8008788:	4b31      	ldr	r3, [pc, #196]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 800878a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800878e:	041b      	lsls	r3, r3, #16
 8008790:	0e1b      	lsrs	r3, r3, #24
 8008792:	f003 030f 	and.w	r3, r3, #15
 8008796:	4a30      	ldr	r2, [pc, #192]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 8008798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800879c:	637b      	str	r3, [r7, #52]	@ 0x34
 800879e:	f000 bcab 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80087a2:	2300      	movs	r3, #0
 80087a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80087a6:	f000 bca7 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined (I2C5)
  else if (PeriphClk == RCC_PERIPHCLK_I2C5)
 80087aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087ae:	f102 4140 	add.w	r1, r2, #3221225472	@ 0xc0000000
 80087b2:	430b      	orrs	r3, r1
 80087b4:	d152      	bne.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0xe10>
  {
    /* Get the current I2C5 source */
    srcclk = __HAL_RCC_GET_I2C5_SOURCE();
 80087b6:	4b26      	ldr	r3, [pc, #152]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80087b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80087bc:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80087c0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C5CLKSOURCE_PCLK1)
 80087c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d104      	bne.n	80087d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd86>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80087c8:	f7fd fdae 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 80087cc:	6378      	str	r0, [r7, #52]	@ 0x34
 80087ce:	f000 bc93 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C5CLKSOURCE_SYSCLK)
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087d8:	d104      	bne.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80087da:	f7fd fc85 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 80087de:	6378      	str	r0, [r7, #52]	@ 0x34
 80087e0:	f000 bc8a 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C5CLKSOURCE_HSI))
 80087e4:	4b1a      	ldr	r3, [pc, #104]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f0:	d107      	bne.n	8008802 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
 80087f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087f8:	d103      	bne.n	8008802 <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
    {
      frequency = HSI_VALUE;
 80087fa:	4b16      	ldr	r3, [pc, #88]	@ (8008854 <HAL_RCCEx_GetPeriphCLKFreq+0xe08>)
 80087fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80087fe:	f000 bc7b 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C5CLKSOURCE_MSIK))
 8008802:	4b13      	ldr	r3, [pc, #76]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f003 0320 	and.w	r3, r3, #32
 800880a:	2b20      	cmp	r3, #32
 800880c:	d11c      	bne.n	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800880e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008810:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008814:	d118      	bne.n	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008816:	4b0e      	ldr	r3, [pc, #56]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800881e:	2b00      	cmp	r3, #0
 8008820:	d005      	beq.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8008822:	4b0b      	ldr	r3, [pc, #44]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008824:	689b      	ldr	r3, [r3, #8]
 8008826:	0e1b      	lsrs	r3, r3, #24
 8008828:	f003 030f 	and.w	r3, r3, #15
 800882c:	e006      	b.n	800883c <HAL_RCCEx_GetPeriphCLKFreq+0xdf0>
 800882e:	4b08      	ldr	r3, [pc, #32]	@ (8008850 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>)
 8008830:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008834:	041b      	lsls	r3, r3, #16
 8008836:	0e1b      	lsrs	r3, r3, #24
 8008838:	f003 030f 	and.w	r3, r3, #15
 800883c:	4a06      	ldr	r2, [pc, #24]	@ (8008858 <HAL_RCCEx_GetPeriphCLKFreq+0xe0c>)
 800883e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008842:	637b      	str	r3, [r7, #52]	@ 0x34
 8008844:	f000 bc58 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C5 */
    else
    {
      frequency = 0U;
 8008848:	2300      	movs	r3, #0
 800884a:	637b      	str	r3, [r7, #52]	@ 0x34
 800884c:	f000 bc54 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8008850:	46020c00 	.word	0x46020c00
 8008854:	00f42400 	.word	0x00f42400
 8008858:	0800fde4 	.word	0x0800fde4
    }
  }
#endif /* I2C5 */
#if defined (I2C6)
  else if (PeriphClk == RCC_PERIPHCLK_I2C6)
 800885c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008860:	f102 4100 	add.w	r1, r2, #2147483648	@ 0x80000000
 8008864:	430b      	orrs	r3, r1
 8008866:	d14a      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
  {
    /* Get the current I2C6 source */
    srcclk = __HAL_RCC_GET_I2C6_SOURCE();
 8008868:	4ba5      	ldr	r3, [pc, #660]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800886a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800886e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8008872:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C6CLKSOURCE_PCLK1)
 8008874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008876:	2b00      	cmp	r3, #0
 8008878:	d104      	bne.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800887a:	f7fd fd55 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 800887e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008880:	f000 bc3a 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_I2C6CLKSOURCE_SYSCLK)
 8008884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008886:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800888a:	d104      	bne.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800888c:	f7fd fc2c 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008890:	6378      	str	r0, [r7, #52]	@ 0x34
 8008892:	f000 bc31 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C6CLKSOURCE_HSI))
 8008896:	4b9a      	ldr	r3, [pc, #616]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800889e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088a2:	d107      	bne.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe68>
 80088a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088aa:	d103      	bne.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe68>
    {
      frequency = HSI_VALUE;
 80088ac:	4b95      	ldr	r3, [pc, #596]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 80088ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80088b0:	f000 bc22 	b.w	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C6CLKSOURCE_MSIK))
 80088b4:	4b92      	ldr	r3, [pc, #584]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f003 0320 	and.w	r3, r3, #32
 80088bc:	2b20      	cmp	r3, #32
 80088be:	d11b      	bne.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
 80088c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80088c6:	d117      	bne.n	80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80088c8:	4b8d      	ldr	r3, [pc, #564]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d005      	beq.n	80088e0 <HAL_RCCEx_GetPeriphCLKFreq+0xe94>
 80088d4:	4b8a      	ldr	r3, [pc, #552]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	0e1b      	lsrs	r3, r3, #24
 80088da:	f003 030f 	and.w	r3, r3, #15
 80088de:	e006      	b.n	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
 80088e0:	4b87      	ldr	r3, [pc, #540]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80088e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80088e6:	041b      	lsls	r3, r3, #16
 80088e8:	0e1b      	lsrs	r3, r3, #24
 80088ea:	f003 030f 	and.w	r3, r3, #15
 80088ee:	4a86      	ldr	r2, [pc, #536]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 80088f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80088f6:	e3ff      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for I2C6 */
    else
    {
      frequency = 0U;
 80088f8:	2300      	movs	r3, #0
 80088fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80088fc:	e3fc      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80088fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008902:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008906:	430b      	orrs	r3, r1
 8008908:	d164      	bne.n	80089d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800890a:	4b7d      	ldr	r3, [pc, #500]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800890c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008910:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008914:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8008916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008918:	2b00      	cmp	r3, #0
 800891a:	d120      	bne.n	800895e <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800891c:	4b78      	ldr	r3, [pc, #480]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f003 0320 	and.w	r3, r3, #32
 8008924:	2b20      	cmp	r3, #32
 8008926:	d117      	bne.n	8008958 <HAL_RCCEx_GetPeriphCLKFreq+0xf0c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008928:	4b75      	ldr	r3, [pc, #468]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008930:	2b00      	cmp	r3, #0
 8008932:	d005      	beq.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8008934:	4b72      	ldr	r3, [pc, #456]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	0e1b      	lsrs	r3, r3, #24
 800893a:	f003 030f 	and.w	r3, r3, #15
 800893e:	e006      	b.n	800894e <HAL_RCCEx_GetPeriphCLKFreq+0xf02>
 8008940:	4b6f      	ldr	r3, [pc, #444]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008942:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008946:	041b      	lsls	r3, r3, #16
 8008948:	0e1b      	lsrs	r3, r3, #24
 800894a:	f003 030f 	and.w	r3, r3, #15
 800894e:	4a6e      	ldr	r2, [pc, #440]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 8008950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008954:	637b      	str	r3, [r7, #52]	@ 0x34
 8008956:	e3cf      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = 0U;
 8008958:	2300      	movs	r3, #0
 800895a:	637b      	str	r3, [r7, #52]	@ 0x34
 800895c:	e3cc      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800895e:	4b68      	ldr	r3, [pc, #416]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008960:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008964:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008968:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800896c:	d112      	bne.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
 800896e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008970:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008974:	d10e      	bne.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0xf48>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008976:	4b62      	ldr	r3, [pc, #392]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008978:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800897c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008980:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008984:	d102      	bne.n	800898c <HAL_RCCEx_GetPeriphCLKFreq+0xf40>
      {
        frequency = LSI_VALUE / 128U;
 8008986:	23fa      	movs	r3, #250	@ 0xfa
 8008988:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800898a:	e3b5      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 800898c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008990:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008992:	e3b1      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008994:	4b5a      	ldr	r3, [pc, #360]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800899c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089a0:	d106      	bne.n	80089b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
 80089a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089a8:	d102      	bne.n	80089b0 <HAL_RCCEx_GetPeriphCLKFreq+0xf64>
    {
      frequency = HSI_VALUE;
 80089aa:	4b56      	ldr	r3, [pc, #344]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 80089ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80089ae:	e3a3      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80089b0:	4b53      	ldr	r3, [pc, #332]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80089b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089b6:	f003 0302 	and.w	r3, r3, #2
 80089ba:	2b02      	cmp	r3, #2
 80089bc:	d107      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
 80089be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089c4:	d103      	bne.n	80089ce <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
    {
      frequency = LSE_VALUE;
 80089c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80089cc:	e394      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80089ce:	2300      	movs	r3, #0
 80089d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80089d2:	e391      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80089d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089d8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80089dc:	430b      	orrs	r3, r1
 80089de:	d164      	bne.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x105e>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80089e0:	4b47      	ldr	r3, [pc, #284]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80089e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80089e6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80089ea:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80089ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d120      	bne.n	8008a34 <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80089f2:	4b43      	ldr	r3, [pc, #268]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 0320 	and.w	r3, r3, #32
 80089fa:	2b20      	cmp	r3, #32
 80089fc:	d117      	bne.n	8008a2e <HAL_RCCEx_GetPeriphCLKFreq+0xfe2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80089fe:	4b40      	ldr	r3, [pc, #256]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008a00:	689b      	ldr	r3, [r3, #8]
 8008a02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d005      	beq.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
 8008a0a:	4b3d      	ldr	r3, [pc, #244]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	0e1b      	lsrs	r3, r3, #24
 8008a10:	f003 030f 	and.w	r3, r3, #15
 8008a14:	e006      	b.n	8008a24 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8008a16:	4b3a      	ldr	r3, [pc, #232]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008a18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008a1c:	041b      	lsls	r3, r3, #16
 8008a1e:	0e1b      	lsrs	r3, r3, #24
 8008a20:	f003 030f 	and.w	r3, r3, #15
 8008a24:	4a38      	ldr	r2, [pc, #224]	@ (8008b08 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>)
 8008a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a2c:	e364      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = 0U;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a32:	e361      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008a34:	4b32      	ldr	r3, [pc, #200]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008a36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a42:	d112      	bne.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8008a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a4a:	d10e      	bne.n	8008a6a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008a4c:	4b2c      	ldr	r3, [pc, #176]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008a4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a5a:	d102      	bne.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
      {
        frequency = LSI_VALUE / 128U;
 8008a5c:	23fa      	movs	r3, #250	@ 0xfa
 8008a5e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008a60:	e34a      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 8008a62:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008a66:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008a68:	e346      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008a6a:	4b25      	ldr	r3, [pc, #148]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a76:	d106      	bne.n	8008a86 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a7e:	d102      	bne.n	8008a86 <HAL_RCCEx_GetPeriphCLKFreq+0x103a>
    {
      frequency = HSI_VALUE;
 8008a80:	4b20      	ldr	r3, [pc, #128]	@ (8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x10b8>)
 8008a82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a84:	e338      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008a86:	4b1e      	ldr	r3, [pc, #120]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008a88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a8c:	f003 0302 	and.w	r3, r3, #2
 8008a90:	2b02      	cmp	r3, #2
 8008a92:	d107      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
 8008a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008a9a:	d103      	bne.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1058>
    {
      frequency = LSE_VALUE;
 8008a9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008aa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aa2:	e329      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aa8:	e326      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8008aaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aae:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008ab2:	430b      	orrs	r3, r1
 8008ab4:	d14e      	bne.n	8008b54 <HAL_RCCEx_GetPeriphCLKFreq+0x1108>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008ab6:	4b12      	ldr	r3, [pc, #72]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008abc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008ac0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d103      	bne.n	8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x1084>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008ac8:	f7fd fc2e 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 8008acc:	6378      	str	r0, [r7, #52]	@ 0x34
 8008ace:	e313      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8008ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008ad2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ad6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ada:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ade:	d119      	bne.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
 8008ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008ae6:	d115      	bne.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x10c8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008ae8:	4b05      	ldr	r3, [pc, #20]	@ (8008b00 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>)
 8008aea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008af2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008af6:	d109      	bne.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x10c0>
      {
        frequency = LSI_VALUE / 128U;
 8008af8:	23fa      	movs	r3, #250	@ 0xfa
 8008afa:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008afc:	e2fc      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8008afe:	bf00      	nop
 8008b00:	46020c00 	.word	0x46020c00
 8008b04:	00f42400 	.word	0x00f42400
 8008b08:	0800fde4 	.word	0x0800fde4
      }
      else
      {
        frequency = LSI_VALUE;
 8008b0c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008b10:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008b12:	e2f1      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008b14:	4ba8      	ldr	r3, [pc, #672]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b20:	d106      	bne.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
 8008b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b24:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008b28:	d102      	bne.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
    {
      frequency = HSI_VALUE;
 8008b2a:	4ba4      	ldr	r3, [pc, #656]	@ (8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 8008b2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b2e:	e2e3      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008b30:	4ba1      	ldr	r3, [pc, #644]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008b32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008b36:	f003 0302 	and.w	r3, r3, #2
 8008b3a:	2b02      	cmp	r3, #2
 8008b3c:	d107      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b40:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008b44:	d103      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
    {
      frequency = LSE_VALUE;
 8008b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b4c:	e2d4      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8008b4e:	2300      	movs	r3, #0
 8008b50:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b52:	e2d1      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8008b54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b58:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8008b5c:	430b      	orrs	r3, r1
 8008b5e:	d12d      	bne.n	8008bbc <HAL_RCCEx_GetPeriphCLKFreq+0x1170>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8008b60:	4b95      	ldr	r3, [pc, #596]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008b62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b66:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008b6a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8008b6c:	4b92      	ldr	r3, [pc, #584]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b78:	d105      	bne.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8008b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d102      	bne.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
    {
      frequency = HSE_VALUE;
 8008b80:	4b8f      	ldr	r3, [pc, #572]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x1374>)
 8008b82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b84:	e2b8      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b8c:	d107      	bne.n	8008b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7fe fb46 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b9c:	e2ac      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8008b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ba4:	d107      	bne.n	8008bb6 <HAL_RCCEx_GetPeriphCLKFreq+0x116a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ba6:	f107 0318 	add.w	r3, r7, #24
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7fe fc96 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bb4:	e2a0      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bba:	e29d      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8008bbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bc0:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8008bc4:	430b      	orrs	r3, r1
 8008bc6:	d156      	bne.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x122a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008bc8:	4b7b      	ldr	r3, [pc, #492]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008bca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008bce:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008bd2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008bda:	d028      	beq.n	8008c2e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8008bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bde:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008be2:	d845      	bhi.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8008be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bea:	d013      	beq.n	8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0x11c8>
 8008bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bf2:	d83d      	bhi.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8008bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d004      	beq.n	8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x11b8>
 8008bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c00:	d004      	beq.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 8008c02:	e035      	b.n	8008c70 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8008c04:	f7fd fba4 	bl	8006350 <HAL_RCC_GetPCLK2Freq>
 8008c08:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008c0a:	e275      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008c0c:	f7fd fa6c 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008c10:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008c12:	e271      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c14:	4b68      	ldr	r3, [pc, #416]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c20:	d102      	bne.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x11dc>
        {
          frequency = HSI_VALUE;
 8008c22:	4b66      	ldr	r3, [pc, #408]	@ (8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 8008c24:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008c26:	e267      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c2c:	e264      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008c2e:	4b62      	ldr	r3, [pc, #392]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 0320 	and.w	r3, r3, #32
 8008c36:	2b20      	cmp	r3, #32
 8008c38:	d117      	bne.n	8008c6a <HAL_RCCEx_GetPeriphCLKFreq+0x121e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008c3a:	4b5f      	ldr	r3, [pc, #380]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d005      	beq.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x1206>
 8008c46:	4b5c      	ldr	r3, [pc, #368]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	0e1b      	lsrs	r3, r3, #24
 8008c4c:	f003 030f 	and.w	r3, r3, #15
 8008c50:	e006      	b.n	8008c60 <HAL_RCCEx_GetPeriphCLKFreq+0x1214>
 8008c52:	4b59      	ldr	r3, [pc, #356]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008c54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c58:	041b      	lsls	r3, r3, #16
 8008c5a:	0e1b      	lsrs	r3, r3, #24
 8008c5c:	f003 030f 	and.w	r3, r3, #15
 8008c60:	4a58      	ldr	r2, [pc, #352]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1378>)
 8008c62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c66:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008c68:	e246      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c6e:	e243      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8008c70:	2300      	movs	r3, #0
 8008c72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c74:	e240      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008c76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c7a:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8008c7e:	430b      	orrs	r3, r1
 8008c80:	d156      	bne.n	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x12e4>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008c82:	4b4d      	ldr	r3, [pc, #308]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008c88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008c8c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c90:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008c94:	d028      	beq.n	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 8008c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008c9c:	d845      	bhi.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 8008c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ca4:	d013      	beq.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x1282>
 8008ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cac:	d83d      	bhi.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
 8008cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d004      	beq.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x1272>
 8008cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008cba:	d004      	beq.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x127a>
 8008cbc:	e035      	b.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x12de>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8008cbe:	f7fd fb33 	bl	8006328 <HAL_RCC_GetPCLK1Freq>
 8008cc2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008cc4:	e218      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008cc6:	f7fd fa0f 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008cca:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008ccc:	e214      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008cce:	4b3a      	ldr	r3, [pc, #232]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cda:	d102      	bne.n	8008ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x1296>
        {
          frequency = HSI_VALUE;
 8008cdc:	4b37      	ldr	r3, [pc, #220]	@ (8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1370>)
 8008cde:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008ce0:	e20a      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ce6:	e207      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008ce8:	4b33      	ldr	r3, [pc, #204]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0320 	and.w	r3, r3, #32
 8008cf0:	2b20      	cmp	r3, #32
 8008cf2:	d117      	bne.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008cf4:	4b30      	ldr	r3, [pc, #192]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d005      	beq.n	8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8008d00:	4b2d      	ldr	r3, [pc, #180]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	0e1b      	lsrs	r3, r3, #24
 8008d06:	f003 030f 	and.w	r3, r3, #15
 8008d0a:	e006      	b.n	8008d1a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8008d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008d0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008d12:	041b      	lsls	r3, r3, #16
 8008d14:	0e1b      	lsrs	r3, r3, #24
 8008d16:	f003 030f 	and.w	r3, r3, #15
 8008d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1378>)
 8008d1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d20:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008d22:	e1e9      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008d24:	2300      	movs	r3, #0
 8008d26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d28:	e1e6      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008d2e:	e1e3      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8008d30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d34:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8008d38:	430b      	orrs	r3, r1
 8008d3a:	d17e      	bne.n	8008e3a <HAL_RCCEx_GetPeriphCLKFreq+0x13ee>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8008db8 <HAL_RCCEx_GetPeriphCLKFreq+0x136c>)
 8008d3e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008d42:	f003 0318 	and.w	r3, r3, #24
 8008d46:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d4a:	2b18      	cmp	r3, #24
 8008d4c:	d872      	bhi.n	8008e34 <HAL_RCCEx_GetPeriphCLKFreq+0x13e8>
 8008d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>)
 8008d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d54:	08008dc9 	.word	0x08008dc9
 8008d58:	08008e35 	.word	0x08008e35
 8008d5c:	08008e35 	.word	0x08008e35
 8008d60:	08008e35 	.word	0x08008e35
 8008d64:	08008e35 	.word	0x08008e35
 8008d68:	08008e35 	.word	0x08008e35
 8008d6c:	08008e35 	.word	0x08008e35
 8008d70:	08008e35 	.word	0x08008e35
 8008d74:	08008dd1 	.word	0x08008dd1
 8008d78:	08008e35 	.word	0x08008e35
 8008d7c:	08008e35 	.word	0x08008e35
 8008d80:	08008e35 	.word	0x08008e35
 8008d84:	08008e35 	.word	0x08008e35
 8008d88:	08008e35 	.word	0x08008e35
 8008d8c:	08008e35 	.word	0x08008e35
 8008d90:	08008e35 	.word	0x08008e35
 8008d94:	08008dd9 	.word	0x08008dd9
 8008d98:	08008e35 	.word	0x08008e35
 8008d9c:	08008e35 	.word	0x08008e35
 8008da0:	08008e35 	.word	0x08008e35
 8008da4:	08008e35 	.word	0x08008e35
 8008da8:	08008e35 	.word	0x08008e35
 8008dac:	08008e35 	.word	0x08008e35
 8008db0:	08008e35 	.word	0x08008e35
 8008db4:	08008df3 	.word	0x08008df3
 8008db8:	46020c00 	.word	0x46020c00
 8008dbc:	00f42400 	.word	0x00f42400
 8008dc0:	007a1200 	.word	0x007a1200
 8008dc4:	0800fde4 	.word	0x0800fde4
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008dc8:	f7fd fad6 	bl	8006378 <HAL_RCC_GetPCLK3Freq>
 8008dcc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008dce:	e193      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008dd0:	f7fd f98a 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008dd4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008dd6:	e18f      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008dd8:	4b9f      	ldr	r3, [pc, #636]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008de0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008de4:	d102      	bne.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
        {
          frequency = HSI_VALUE;
 8008de6:	4b9d      	ldr	r3, [pc, #628]	@ (800905c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 8008de8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008dea:	e185      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008df0:	e182      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008df2:	4b99      	ldr	r3, [pc, #612]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f003 0320 	and.w	r3, r3, #32
 8008dfa:	2b20      	cmp	r3, #32
 8008dfc:	d117      	bne.n	8008e2e <HAL_RCCEx_GetPeriphCLKFreq+0x13e2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008dfe:	4b96      	ldr	r3, [pc, #600]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d005      	beq.n	8008e16 <HAL_RCCEx_GetPeriphCLKFreq+0x13ca>
 8008e0a:	4b93      	ldr	r3, [pc, #588]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008e0c:	689b      	ldr	r3, [r3, #8]
 8008e0e:	0e1b      	lsrs	r3, r3, #24
 8008e10:	f003 030f 	and.w	r3, r3, #15
 8008e14:	e006      	b.n	8008e24 <HAL_RCCEx_GetPeriphCLKFreq+0x13d8>
 8008e16:	4b90      	ldr	r3, [pc, #576]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008e18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008e1c:	041b      	lsls	r3, r3, #16
 8008e1e:	0e1b      	lsrs	r3, r3, #24
 8008e20:	f003 030f 	and.w	r3, r3, #15
 8008e24:	4a8e      	ldr	r2, [pc, #568]	@ (8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>)
 8008e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e2a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008e2c:	e164      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e32:	e161      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8008e34:	2300      	movs	r3, #0
 8008e36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e38:	e15e      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8008e3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e3e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8008e42:	430b      	orrs	r3, r1
 8008e44:	d155      	bne.n	8008ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008e46:	4b84      	ldr	r3, [pc, #528]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008e48:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008e4c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008e50:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e54:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e58:	d013      	beq.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0x1436>
 8008e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008e60:	d844      	bhi.n	8008eec <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>
 8008e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e68:	d013      	beq.n	8008e92 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
 8008e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008e70:	d83c      	bhi.n	8008eec <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>
 8008e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d014      	beq.n	8008ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x1456>
 8008e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e7e:	d014      	beq.n	8008eaa <HAL_RCCEx_GetPeriphCLKFreq+0x145e>
 8008e80:	e034      	b.n	8008eec <HAL_RCCEx_GetPeriphCLKFreq+0x14a0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e82:	f107 0318 	add.w	r3, r7, #24
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7fe fb28 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008e90:	e132      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e96:	4618      	mov	r0, r3
 8008e98:	f7fe f9c4 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ea0:	e12a      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008ea2:	f7fd f921 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008ea6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008ea8:	e126      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008eaa:	4b6b      	ldr	r3, [pc, #428]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f003 0320 	and.w	r3, r3, #32
 8008eb2:	2b20      	cmp	r3, #32
 8008eb4:	d117      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x149a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008eb6:	4b68      	ldr	r3, [pc, #416]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d005      	beq.n	8008ece <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
 8008ec2:	4b65      	ldr	r3, [pc, #404]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	0e1b      	lsrs	r3, r3, #24
 8008ec8:	f003 030f 	and.w	r3, r3, #15
 8008ecc:	e006      	b.n	8008edc <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
 8008ece:	4b62      	ldr	r3, [pc, #392]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008ed0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ed4:	041b      	lsls	r3, r3, #16
 8008ed6:	0e1b      	lsrs	r3, r3, #24
 8008ed8:	f003 030f 	and.w	r3, r3, #15
 8008edc:	4a60      	ldr	r2, [pc, #384]	@ (8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x1614>)
 8008ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ee2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008ee4:	e108      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
          frequency = 0U;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008eea:	e105      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8008eec:	2300      	movs	r3, #0
 8008eee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ef0:	e102      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#if defined(HSPI1)

  else if (PeriphClk == RCC_PERIPHCLK_HSPI)
 8008ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ef6:	1e59      	subs	r1, r3, #1
 8008ef8:	ea52 0301 	orrs.w	r3, r2, r1
 8008efc:	d13c      	bne.n	8008f78 <HAL_RCCEx_GetPeriphCLKFreq+0x152c>
  {
    /* Get the current HSPI kernel source */
    srcclk = __HAL_RCC_GET_HSPI_SOURCE();
 8008efe:	4b56      	ldr	r3, [pc, #344]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008f00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008f04:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008f08:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f0c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008f10:	d027      	beq.n	8008f62 <HAL_RCCEx_GetPeriphCLKFreq+0x1516>
 8008f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f14:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008f18:	d82b      	bhi.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x1526>
 8008f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f20:	d017      	beq.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x1506>
 8008f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f28:	d823      	bhi.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x1526>
 8008f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d004      	beq.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0x14ee>
 8008f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f36:	d004      	beq.n	8008f42 <HAL_RCCEx_GetPeriphCLKFreq+0x14f6>
 8008f38:	e01b      	b.n	8008f72 <HAL_RCCEx_GetPeriphCLKFreq+0x1526>
    {
      case RCC_HSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008f3a:	f7fd f8d5 	bl	80060e8 <HAL_RCC_GetSysClockFreq>
 8008f3e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008f40:	e0da      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_HSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7fe f96c 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f50:	e0d2      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      case RCC_HSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f52:	f107 0318 	add.w	r3, r7, #24
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7fe fac0 	bl	80074dc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f60:	e0ca      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      case RCC_HSPICLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f62:	f107 030c 	add.w	r3, r7, #12
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe fc14 	bl	8007794 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_R_Frequency;
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f70:	e0c2      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>

      default:

        frequency = 0U;
 8008f72:	2300      	movs	r3, #0
 8008f74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008f76:	e0bf      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8008f78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f7c:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8008f80:	430b      	orrs	r3, r1
 8008f82:	d131      	bne.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x159c>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8008f84:	4b34      	ldr	r3, [pc, #208]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008f86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008f8e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8008f90:	4b31      	ldr	r3, [pc, #196]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008f92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f96:	f003 0302 	and.w	r3, r3, #2
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d106      	bne.n	8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x1560>
 8008f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d103      	bne.n	8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x1560>
    {
      frequency = LSE_VALUE;
 8008fa4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008faa:	e0a5      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8008fac:	4b2a      	ldr	r3, [pc, #168]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008fae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fba:	d112      	bne.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
 8008fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fc2:	d10e      	bne.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008fc4:	4b24      	ldr	r3, [pc, #144]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008fc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008fce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008fd2:	d102      	bne.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x158e>
      {
        frequency = LSI_VALUE / 128U;
 8008fd4:	23fa      	movs	r3, #250	@ 0xfa
 8008fd6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008fd8:	e08e      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
      else
      {
        frequency = LSI_VALUE;
 8008fda:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008fde:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008fe0:	e08a      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fe6:	e087      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008fe8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fec:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008ff0:	430b      	orrs	r3, r1
 8008ff2:	d13b      	bne.n	800906c <HAL_RCCEx_GetPeriphCLKFreq+0x1620>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008ff4:	4b18      	ldr	r3, [pc, #96]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8008ff6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ffa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008ffe:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009000:	4b15      	ldr	r3, [pc, #84]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800900c:	d105      	bne.n	800901a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	2b00      	cmp	r3, #0
 8009012:	d102      	bne.n	800901a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
    {
      frequency = HSI48_VALUE;
 8009014:	4b13      	ldr	r3, [pc, #76]	@ (8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>)
 8009016:	637b      	str	r3, [r7, #52]	@ 0x34
 8009018:	e06e      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800901a:	4b0f      	ldr	r3, [pc, #60]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009022:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009026:	d106      	bne.n	8009036 <HAL_RCCEx_GetPeriphCLKFreq+0x15ea>
 8009028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800902e:	d102      	bne.n	8009036 <HAL_RCCEx_GetPeriphCLKFreq+0x15ea>
    {
      frequency = HSI48_VALUE >> 1U ;
 8009030:	4b0d      	ldr	r3, [pc, #52]	@ (8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x161c>)
 8009032:	637b      	str	r3, [r7, #52]	@ 0x34
 8009034:	e060      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8009036:	4b08      	ldr	r3, [pc, #32]	@ (8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x160c>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800903e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009042:	d106      	bne.n	8009052 <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
 8009044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009046:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800904a:	d102      	bne.n	8009052 <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
    {
      frequency = HSI_VALUE;
 800904c:	4b03      	ldr	r3, [pc, #12]	@ (800905c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>)
 800904e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009050:	e052      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8009052:	2300      	movs	r3, #0
 8009054:	637b      	str	r3, [r7, #52]	@ 0x34
 8009056:	e04f      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
 8009058:	46020c00 	.word	0x46020c00
 800905c:	00f42400 	.word	0x00f42400
 8009060:	0800fde4 	.word	0x0800fde4
 8009064:	02dc6c00 	.word	0x02dc6c00
 8009068:	016e3600 	.word	0x016e3600
  }
#endif /* defined(LTDC) */

#if defined(USB_OTG_HS)

  else if (PeriphClk == RCC_PERIPHCLK_USBPHY)
 800906c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009070:	f1a3 0108 	sub.w	r1, r3, #8
 8009074:	ea52 0301 	orrs.w	r3, r2, r1
 8009078:	d13c      	bne.n	80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0x16a8>
  {
    /* Get the current USB_OTG_HS kernel source */
    srcclk = __HAL_RCC_GET_USBPHY_SOURCE();
 800907a:	4b22      	ldr	r3, [pc, #136]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x16b8>)
 800907c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009080:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009084:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE))
 8009086:	4b1f      	ldr	r3, [pc, #124]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x16b8>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800908e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009092:	d105      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
 8009094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009096:	2b00      	cmp	r3, #0
 8009098:	d102      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
    {
      frequency = HSE_VALUE;
 800909a:	4b1b      	ldr	r3, [pc, #108]	@ (8009108 <HAL_RCCEx_GetPeriphCLKFreq+0x16bc>)
 800909c:	637b      	str	r3, [r7, #52]	@ 0x34
 800909e:	e02b      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_USBPHYCLKSOURCE_HSE_DIV2))
 80090a0:	4b18      	ldr	r3, [pc, #96]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0x16b8>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090ac:	d106      	bne.n	80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
 80090ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090b4:	d102      	bne.n	80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
    {
      frequency = HSE_VALUE >> 1U ;
 80090b6:	4b15      	ldr	r3, [pc, #84]	@ (800910c <HAL_RCCEx_GetPeriphCLKFreq+0x16c0>)
 80090b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ba:	e01d      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1) /* PLL1P */
 80090bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090c2:	d107      	bne.n	80090d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1688>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7fe f8ab 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80090ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80090d2:	e011      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    else if (srcclk == RCC_USBPHYCLKSOURCE_PLL1_DIV2) /* PLL1P_DIV2 */
 80090d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d6:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80090da:	d108      	bne.n	80090ee <HAL_RCCEx_GetPeriphCLKFreq+0x16a2>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090e0:	4618      	mov	r0, r3
 80090e2:	f7fe f89f 	bl	8007224 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = (pll1_clocks.PLL1_P_Frequency) / 2U;
 80090e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e8:	085b      	lsrs	r3, r3, #1
 80090ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ec:	e004      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
    }
    /* Clock not enabled for USB_OTG_HS */
    else
    {
      frequency = 0U;
 80090ee:	2300      	movs	r3, #0
 80090f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80090f2:	e001      	b.n	80090f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16ac>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80090f4:	2300      	movs	r3, #0
 80090f6:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80090f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	3738      	adds	r7, #56	@ 0x38
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop
 8009104:	46020c00 	.word	0x46020c00
 8009108:	007a1200 	.word	0x007a1200
 800910c:	003d0900 	.word	0x003d0900

08009110 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8009118:	4b47      	ldr	r3, [pc, #284]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4a46      	ldr	r2, [pc, #280]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 800911e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009122:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009124:	f7fa fa78 	bl	8003618 <HAL_GetTick>
 8009128:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800912a:	e008      	b.n	800913e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800912c:	f7fa fa74 	bl	8003618 <HAL_GetTick>
 8009130:	4602      	mov	r2, r0
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	1ad3      	subs	r3, r2, r3
 8009136:	2b02      	cmp	r3, #2
 8009138:	d901      	bls.n	800913e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800913a:	2303      	movs	r3, #3
 800913c:	e077      	b.n	800922e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800913e:	4b3e      	ldr	r3, [pc, #248]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1f0      	bne.n	800912c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800914a:	4b3b      	ldr	r3, [pc, #236]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 800914c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800914e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009152:	f023 0303 	bic.w	r3, r3, #3
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	6811      	ldr	r1, [r2, #0]
 800915a:	687a      	ldr	r2, [r7, #4]
 800915c:	6852      	ldr	r2, [r2, #4]
 800915e:	3a01      	subs	r2, #1
 8009160:	0212      	lsls	r2, r2, #8
 8009162:	430a      	orrs	r2, r1
 8009164:	4934      	ldr	r1, [pc, #208]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 8009166:	4313      	orrs	r3, r2
 8009168:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800916a:	4b33      	ldr	r3, [pc, #204]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 800916c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800916e:	4b33      	ldr	r3, [pc, #204]	@ (800923c <RCCEx_PLL2_Config+0x12c>)
 8009170:	4013      	ands	r3, r2
 8009172:	687a      	ldr	r2, [r7, #4]
 8009174:	6892      	ldr	r2, [r2, #8]
 8009176:	3a01      	subs	r2, #1
 8009178:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	68d2      	ldr	r2, [r2, #12]
 8009180:	3a01      	subs	r2, #1
 8009182:	0252      	lsls	r2, r2, #9
 8009184:	b292      	uxth	r2, r2
 8009186:	4311      	orrs	r1, r2
 8009188:	687a      	ldr	r2, [r7, #4]
 800918a:	6912      	ldr	r2, [r2, #16]
 800918c:	3a01      	subs	r2, #1
 800918e:	0412      	lsls	r2, r2, #16
 8009190:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009194:	4311      	orrs	r1, r2
 8009196:	687a      	ldr	r2, [r7, #4]
 8009198:	6952      	ldr	r2, [r2, #20]
 800919a:	3a01      	subs	r2, #1
 800919c:	0612      	lsls	r2, r2, #24
 800919e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80091a2:	430a      	orrs	r2, r1
 80091a4:	4924      	ldr	r1, [pc, #144]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091a6:	4313      	orrs	r3, r2
 80091a8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80091aa:	4b23      	ldr	r3, [pc, #140]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ae:	f023 020c 	bic.w	r2, r3, #12
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	699b      	ldr	r3, [r3, #24]
 80091b6:	4920      	ldr	r1, [pc, #128]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091b8:	4313      	orrs	r3, r2
 80091ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80091bc:	4b1e      	ldr	r3, [pc, #120]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a1b      	ldr	r3, [r3, #32]
 80091c4:	491c      	ldr	r1, [pc, #112]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091c6:	4313      	orrs	r3, r2
 80091c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80091ca:	4b1b      	ldr	r3, [pc, #108]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ce:	4a1a      	ldr	r2, [pc, #104]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091d0:	f023 0310 	bic.w	r3, r3, #16
 80091d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80091d6:	4b18      	ldr	r3, [pc, #96]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80091de:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	69d2      	ldr	r2, [r2, #28]
 80091e6:	00d2      	lsls	r2, r2, #3
 80091e8:	4913      	ldr	r1, [pc, #76]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091ea:	4313      	orrs	r3, r2
 80091ec:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80091ee:	4b12      	ldr	r3, [pc, #72]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f2:	4a11      	ldr	r2, [pc, #68]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091f4:	f043 0310 	orr.w	r3, r3, #16
 80091f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80091fa:	4b0f      	ldr	r3, [pc, #60]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a0e      	ldr	r2, [pc, #56]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 8009200:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009204:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009206:	f7fa fa07 	bl	8003618 <HAL_GetTick>
 800920a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800920c:	e008      	b.n	8009220 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800920e:	f7fa fa03 	bl	8003618 <HAL_GetTick>
 8009212:	4602      	mov	r2, r0
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	1ad3      	subs	r3, r2, r3
 8009218:	2b02      	cmp	r3, #2
 800921a:	d901      	bls.n	8009220 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800921c:	2303      	movs	r3, #3
 800921e:	e006      	b.n	800922e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009220:	4b05      	ldr	r3, [pc, #20]	@ (8009238 <RCCEx_PLL2_Config+0x128>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009228:	2b00      	cmp	r3, #0
 800922a:	d0f0      	beq.n	800920e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800922c:	2300      	movs	r3, #0

}
 800922e:	4618      	mov	r0, r3
 8009230:	3710      	adds	r7, #16
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	46020c00 	.word	0x46020c00
 800923c:	80800000 	.word	0x80800000

08009240 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009248:	4b47      	ldr	r3, [pc, #284]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a46      	ldr	r2, [pc, #280]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 800924e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009252:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009254:	f7fa f9e0 	bl	8003618 <HAL_GetTick>
 8009258:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800925a:	e008      	b.n	800926e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800925c:	f7fa f9dc 	bl	8003618 <HAL_GetTick>
 8009260:	4602      	mov	r2, r0
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	1ad3      	subs	r3, r2, r3
 8009266:	2b02      	cmp	r3, #2
 8009268:	d901      	bls.n	800926e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800926a:	2303      	movs	r3, #3
 800926c:	e077      	b.n	800935e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800926e:	4b3e      	ldr	r3, [pc, #248]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009276:	2b00      	cmp	r3, #0
 8009278:	d1f0      	bne.n	800925c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800927a:	4b3b      	ldr	r3, [pc, #236]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 800927c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800927e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009282:	f023 0303 	bic.w	r3, r3, #3
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	6811      	ldr	r1, [r2, #0]
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	6852      	ldr	r2, [r2, #4]
 800928e:	3a01      	subs	r2, #1
 8009290:	0212      	lsls	r2, r2, #8
 8009292:	430a      	orrs	r2, r1
 8009294:	4934      	ldr	r1, [pc, #208]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009296:	4313      	orrs	r3, r2
 8009298:	630b      	str	r3, [r1, #48]	@ 0x30
 800929a:	4b33      	ldr	r3, [pc, #204]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 800929c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800929e:	4b33      	ldr	r3, [pc, #204]	@ (800936c <RCCEx_PLL3_Config+0x12c>)
 80092a0:	4013      	ands	r3, r2
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	6892      	ldr	r2, [r2, #8]
 80092a6:	3a01      	subs	r2, #1
 80092a8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80092ac:	687a      	ldr	r2, [r7, #4]
 80092ae:	68d2      	ldr	r2, [r2, #12]
 80092b0:	3a01      	subs	r2, #1
 80092b2:	0252      	lsls	r2, r2, #9
 80092b4:	b292      	uxth	r2, r2
 80092b6:	4311      	orrs	r1, r2
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	6912      	ldr	r2, [r2, #16]
 80092bc:	3a01      	subs	r2, #1
 80092be:	0412      	lsls	r2, r2, #16
 80092c0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80092c4:	4311      	orrs	r1, r2
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	6952      	ldr	r2, [r2, #20]
 80092ca:	3a01      	subs	r2, #1
 80092cc:	0612      	lsls	r2, r2, #24
 80092ce:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80092d2:	430a      	orrs	r2, r1
 80092d4:	4924      	ldr	r1, [pc, #144]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 80092d6:	4313      	orrs	r3, r2
 80092d8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80092da:	4b23      	ldr	r3, [pc, #140]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 80092dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092de:	f023 020c 	bic.w	r2, r3, #12
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	699b      	ldr	r3, [r3, #24]
 80092e6:	4920      	ldr	r1, [pc, #128]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 80092e8:	4313      	orrs	r3, r2
 80092ea:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80092ec:	4b1e      	ldr	r3, [pc, #120]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 80092ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6a1b      	ldr	r3, [r3, #32]
 80092f4:	491c      	ldr	r1, [pc, #112]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 80092f6:	4313      	orrs	r3, r2
 80092f8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80092fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 80092fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092fe:	4a1a      	ldr	r2, [pc, #104]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009300:	f023 0310 	bic.w	r3, r3, #16
 8009304:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009306:	4b18      	ldr	r3, [pc, #96]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800930a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800930e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009312:	687a      	ldr	r2, [r7, #4]
 8009314:	69d2      	ldr	r2, [r2, #28]
 8009316:	00d2      	lsls	r2, r2, #3
 8009318:	4913      	ldr	r1, [pc, #76]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 800931a:	4313      	orrs	r3, r2
 800931c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800931e:	4b12      	ldr	r3, [pc, #72]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009322:	4a11      	ldr	r2, [pc, #68]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009324:	f043 0310 	orr.w	r3, r3, #16
 8009328:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800932a:	4b0f      	ldr	r3, [pc, #60]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	4a0e      	ldr	r2, [pc, #56]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009334:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009336:	f7fa f96f 	bl	8003618 <HAL_GetTick>
 800933a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800933c:	e008      	b.n	8009350 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800933e:	f7fa f96b 	bl	8003618 <HAL_GetTick>
 8009342:	4602      	mov	r2, r0
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	1ad3      	subs	r3, r2, r3
 8009348:	2b02      	cmp	r3, #2
 800934a:	d901      	bls.n	8009350 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800934c:	2303      	movs	r3, #3
 800934e:	e006      	b.n	800935e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009350:	4b05      	ldr	r3, [pc, #20]	@ (8009368 <RCCEx_PLL3_Config+0x128>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009358:	2b00      	cmp	r3, #0
 800935a:	d0f0      	beq.n	800933e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800935c:	2300      	movs	r3, #0
}
 800935e:	4618      	mov	r0, r3
 8009360:	3710      	adds	r7, #16
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	bf00      	nop
 8009368:	46020c00 	.word	0x46020c00
 800936c:	80800000 	.word	0x80800000

08009370 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d101      	bne.n	8009382 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800937e:	2301      	movs	r3, #1
 8009380:	e0fb      	b.n	800957a <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a7f      	ldr	r2, [pc, #508]	@ (8009584 <HAL_SPI_Init+0x214>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d004      	beq.n	8009396 <HAL_SPI_Init+0x26>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a7d      	ldr	r2, [pc, #500]	@ (8009588 <HAL_SPI_Init+0x218>)
 8009392:	4293      	cmp	r3, r2
 8009394:	e000      	b.n	8009398 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8009396:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a78      	ldr	r2, [pc, #480]	@ (8009584 <HAL_SPI_Init+0x214>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d004      	beq.n	80093b2 <HAL_SPI_Init+0x42>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a76      	ldr	r2, [pc, #472]	@ (8009588 <HAL_SPI_Init+0x218>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d105      	bne.n	80093be <HAL_SPI_Init+0x4e>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	2b0f      	cmp	r3, #15
 80093b8:	d901      	bls.n	80093be <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 80093ba:	2301      	movs	r3, #1
 80093bc:	e0dd      	b.n	800957a <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 fd1a 	bl	8009df8 <SPI_GetPacketSize>
 80093c4:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a6e      	ldr	r2, [pc, #440]	@ (8009584 <HAL_SPI_Init+0x214>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d004      	beq.n	80093da <HAL_SPI_Init+0x6a>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a6c      	ldr	r2, [pc, #432]	@ (8009588 <HAL_SPI_Init+0x218>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d102      	bne.n	80093e0 <HAL_SPI_Init+0x70>
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2b08      	cmp	r3, #8
 80093de:	d816      	bhi.n	800940e <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80093e4:	4a69      	ldr	r2, [pc, #420]	@ (800958c <HAL_SPI_Init+0x21c>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d00e      	beq.n	8009408 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a68      	ldr	r2, [pc, #416]	@ (8009590 <HAL_SPI_Init+0x220>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d009      	beq.n	8009408 <HAL_SPI_Init+0x98>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a66      	ldr	r2, [pc, #408]	@ (8009594 <HAL_SPI_Init+0x224>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d004      	beq.n	8009408 <HAL_SPI_Init+0x98>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a65      	ldr	r2, [pc, #404]	@ (8009598 <HAL_SPI_Init+0x228>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d104      	bne.n	8009412 <HAL_SPI_Init+0xa2>
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2b10      	cmp	r3, #16
 800940c:	d901      	bls.n	8009412 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800940e:	2301      	movs	r3, #1
 8009410:	e0b3      	b.n	800957a <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009418:	b2db      	uxtb	r3, r3
 800941a:	2b00      	cmp	r3, #0
 800941c:	d106      	bne.n	800942c <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2200      	movs	r2, #0
 8009422:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f7f9 fcb8 	bl	8002d9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2202      	movs	r2, #2
 8009430:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	681a      	ldr	r2, [r3, #0]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f022 0201 	bic.w	r2, r2, #1
 8009442:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	689b      	ldr	r3, [r3, #8]
 800944a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800944e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	699b      	ldr	r3, [r3, #24]
 8009454:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009458:	d119      	bne.n	800948e <HAL_SPI_Init+0x11e>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009462:	d103      	bne.n	800946c <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009468:	2b00      	cmp	r3, #0
 800946a:	d008      	beq.n	800947e <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009470:	2b00      	cmp	r3, #0
 8009472:	d10c      	bne.n	800948e <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009478:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800947c:	d107      	bne.n	800948e <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800948c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009496:	2b00      	cmp	r3, #0
 8009498:	d00f      	beq.n	80094ba <HAL_SPI_Init+0x14a>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	68db      	ldr	r3, [r3, #12]
 800949e:	2b06      	cmp	r3, #6
 80094a0:	d90b      	bls.n	80094ba <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	430a      	orrs	r2, r1
 80094b6:	601a      	str	r2, [r3, #0]
 80094b8:	e007      	b.n	80094ca <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80094c8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	69da      	ldr	r2, [r3, #28]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d2:	431a      	orrs	r2, r3
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	431a      	orrs	r2, r3
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094dc:	ea42 0103 	orr.w	r1, r2, r3
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	68da      	ldr	r2, [r3, #12]
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	430a      	orrs	r2, r1
 80094ea:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f4:	431a      	orrs	r2, r3
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094fa:	431a      	orrs	r2, r3
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	699b      	ldr	r3, [r3, #24]
 8009500:	431a      	orrs	r2, r3
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	691b      	ldr	r3, [r3, #16]
 8009506:	431a      	orrs	r2, r3
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	695b      	ldr	r3, [r3, #20]
 800950c:	431a      	orrs	r2, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6a1b      	ldr	r3, [r3, #32]
 8009512:	431a      	orrs	r2, r3
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	431a      	orrs	r2, r3
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800951e:	431a      	orrs	r2, r3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	689b      	ldr	r3, [r3, #8]
 8009524:	431a      	orrs	r2, r3
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800952a:	431a      	orrs	r2, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009530:	431a      	orrs	r2, r3
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009536:	ea42 0103 	orr.w	r1, r2, r3
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	430a      	orrs	r2, r1
 8009544:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800954e:	2b00      	cmp	r3, #0
 8009550:	d00a      	beq.n	8009568 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	430a      	orrs	r2, r1
 8009566:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2201      	movs	r2, #1
 8009574:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8009578:	2300      	movs	r3, #0
}
 800957a:	4618      	mov	r0, r3
 800957c:	3710      	adds	r7, #16
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	46002000 	.word	0x46002000
 8009588:	56002000 	.word	0x56002000
 800958c:	40013000 	.word	0x40013000
 8009590:	50013000 	.word	0x50013000
 8009594:	40003800 	.word	0x40003800
 8009598:	50003800 	.word	0x50003800

0800959c <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b08e      	sub	sp, #56	@ 0x38
 80095a0:	af02      	add	r7, sp, #8
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	607a      	str	r2, [r7, #4]
 80095a8:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	3320      	adds	r3, #32
 80095b0:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	3330      	adds	r3, #48	@ 0x30
 80095b8:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095be:	095b      	lsrs	r3, r3, #5
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3301      	adds	r3, #1
 80095c4:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a90      	ldr	r2, [pc, #576]	@ (800980c <HAL_SPI_TransmitReceive+0x270>)
 80095cc:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80095ce:	f7fa f823 	bl	8003618 <HAL_GetTick>
 80095d2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80095d4:	887b      	ldrh	r3, [r7, #2]
 80095d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80095d8:	887b      	ldrh	r3, [r7, #2]
 80095da:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80095e2:	b2db      	uxtb	r3, r3
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d001      	beq.n	80095ec <HAL_SPI_TransmitReceive+0x50>
  {
    return HAL_BUSY;
 80095e8:	2302      	movs	r3, #2
 80095ea:	e332      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x6b6>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d005      	beq.n	80095fe <HAL_SPI_TransmitReceive+0x62>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d002      	beq.n	80095fe <HAL_SPI_TransmitReceive+0x62>
 80095f8:	887b      	ldrh	r3, [r7, #2]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <HAL_SPI_TransmitReceive+0x66>
  {
    return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e327      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x6b6>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009608:	2b01      	cmp	r3, #1
 800960a:	d101      	bne.n	8009610 <HAL_SPI_TransmitReceive+0x74>
 800960c:	2302      	movs	r3, #2
 800960e:	e320      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x6b6>
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2201      	movs	r2, #1
 8009614:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	2205      	movs	r2, #5
 800961c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2200      	movs	r2, #0
 8009624:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	687a      	ldr	r2, [r7, #4]
 800962c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferCount = Size;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	887a      	ldrh	r2, [r7, #2]
 8009632:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxXferSize  = Size;
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	887a      	ldrh	r2, [r7, #2]
 800963a:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount = Size;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	887a      	ldrh	r2, [r7, #2]
 8009648:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferSize  = Size;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	887a      	ldrh	r2, [r7, #2]
 8009650:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2200      	movs	r2, #0
 8009658:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68da      	ldr	r2, [r3, #12]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800966e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_FULL_INSTANCE(hspi->Instance))
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a66      	ldr	r2, [pc, #408]	@ (8009810 <HAL_SPI_TransmitReceive+0x274>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d00e      	beq.n	8009698 <HAL_SPI_TransmitReceive+0xfc>
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a65      	ldr	r2, [pc, #404]	@ (8009814 <HAL_SPI_TransmitReceive+0x278>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d009      	beq.n	8009698 <HAL_SPI_TransmitReceive+0xfc>
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	4a63      	ldr	r2, [pc, #396]	@ (8009818 <HAL_SPI_TransmitReceive+0x27c>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d004      	beq.n	8009698 <HAL_SPI_TransmitReceive+0xfc>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4a62      	ldr	r2, [pc, #392]	@ (800981c <HAL_SPI_TransmitReceive+0x280>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d102      	bne.n	800969e <HAL_SPI_TransmitReceive+0x102>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8009698:	2310      	movs	r3, #16
 800969a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800969c:	e001      	b.n	80096a2 <HAL_SPI_TransmitReceive+0x106>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800969e:	2308      	movs	r3, #8
 80096a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	0c1b      	lsrs	r3, r3, #16
 80096aa:	041b      	lsls	r3, r3, #16
 80096ac:	8879      	ldrh	r1, [r7, #2]
 80096ae:	68fa      	ldr	r2, [r7, #12]
 80096b0:	6812      	ldr	r2, [r2, #0]
 80096b2:	430b      	orrs	r3, r1
 80096b4:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f042 0201 	orr.w	r2, r2, #1
 80096c4:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	69db      	ldr	r3, [r3, #28]
 80096cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d10c      	bne.n	80096ee <HAL_SPI_TransmitReceive+0x152>
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80096dc:	d107      	bne.n	80096ee <HAL_SPI_TransmitReceive+0x152>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80096ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	68db      	ldr	r3, [r3, #12]
 80096f2:	2b0f      	cmp	r3, #15
 80096f4:	f240 80c1 	bls.w	800987a <HAL_SPI_TransmitReceive+0x2de>
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a44      	ldr	r2, [pc, #272]	@ (8009810 <HAL_SPI_TransmitReceive+0x274>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d00f      	beq.n	8009722 <HAL_SPI_TransmitReceive+0x186>
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a43      	ldr	r2, [pc, #268]	@ (8009814 <HAL_SPI_TransmitReceive+0x278>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d00a      	beq.n	8009722 <HAL_SPI_TransmitReceive+0x186>
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a41      	ldr	r2, [pc, #260]	@ (8009818 <HAL_SPI_TransmitReceive+0x27c>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d005      	beq.n	8009722 <HAL_SPI_TransmitReceive+0x186>
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a40      	ldr	r2, [pc, #256]	@ (800981c <HAL_SPI_TransmitReceive+0x280>)
 800971c:	4293      	cmp	r3, r2
 800971e:	f040 80ac 	bne.w	800987a <HAL_SPI_TransmitReceive+0x2de>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8009722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009724:	089b      	lsrs	r3, r3, #2
 8009726:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009728:	e09e      	b.n	8009868 <HAL_SPI_TransmitReceive+0x2cc>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	695b      	ldr	r3, [r3, #20]
 8009730:	f003 0302 	and.w	r3, r3, #2
 8009734:	2b02      	cmp	r3, #2
 8009736:	d120      	bne.n	800977a <HAL_SPI_TransmitReceive+0x1de>
 8009738:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800973a:	2b00      	cmp	r3, #0
 800973c:	d01d      	beq.n	800977a <HAL_SPI_TransmitReceive+0x1de>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800973e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009740:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009744:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009746:	429a      	cmp	r2, r3
 8009748:	d217      	bcs.n	800977a <HAL_SPI_TransmitReceive+0x1de>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	6812      	ldr	r2, [r2, #0]
 8009754:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800975a:	1d1a      	adds	r2, r3, #4
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount --;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009766:	b29b      	uxth	r3, r3
 8009768:	3b01      	subs	r3, #1
 800976a:	b29a      	uxth	r2, r3
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009778:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	695b      	ldr	r3, [r3, #20]
 8009780:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009782:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009784:	2b00      	cmp	r3, #0
 8009786:	d06f      	beq.n	8009868 <HAL_SPI_TransmitReceive+0x2cc>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	695b      	ldr	r3, [r3, #20]
 800978e:	f003 0301 	and.w	r3, r3, #1
 8009792:	2b01      	cmp	r3, #1
 8009794:	d118      	bne.n	80097c8 <HAL_SPI_TransmitReceive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800979e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80097a0:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097a6:	1d1a      	adds	r2, r3, #4
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	3b01      	subs	r3, #1
 80097b6:	b29a      	uxth	r2, r3
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80097c4:	853b      	strh	r3, [r7, #40]	@ 0x28
 80097c6:	e04f      	b.n	8009868 <HAL_SPI_TransmitReceive+0x2cc>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80097c8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80097ca:	8bfb      	ldrh	r3, [r7, #30]
 80097cc:	429a      	cmp	r2, r3
 80097ce:	d227      	bcs.n	8009820 <HAL_SPI_TransmitReceive+0x284>
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d022      	beq.n	8009820 <HAL_SPI_TransmitReceive+0x284>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097e2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80097e4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097ea:	1d1a      	adds	r2, r3, #4
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	3b01      	subs	r3, #1
 80097fa:	b29a      	uxth	r2, r3
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009808:	853b      	strh	r3, [r7, #40]	@ 0x28
 800980a:	e02d      	b.n	8009868 <HAL_SPI_TransmitReceive+0x2cc>
 800980c:	46002000 	.word	0x46002000
 8009810:	40013000 	.word	0x40013000
 8009814:	50013000 	.word	0x50013000
 8009818:	40003800 	.word	0x40003800
 800981c:	50003800 	.word	0x50003800
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009820:	f7f9 fefa 	bl	8003618 <HAL_GetTick>
 8009824:	4602      	mov	r2, r0
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	1ad3      	subs	r3, r2, r3
 800982a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800982c:	429a      	cmp	r2, r3
 800982e:	d803      	bhi.n	8009838 <HAL_SPI_TransmitReceive+0x29c>
 8009830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009832:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009836:	d102      	bne.n	800983e <HAL_SPI_TransmitReceive+0x2a2>
 8009838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983a:	2b00      	cmp	r3, #0
 800983c:	d114      	bne.n	8009868 <HAL_SPI_TransmitReceive+0x2cc>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800983e:	68f8      	ldr	r0, [r7, #12]
 8009840:	f000 fa0c 	bl	8009c5c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800984a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2201      	movs	r2, #1
 8009858:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2200      	movs	r2, #0
 8009860:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8009864:	2303      	movs	r3, #3
 8009866:	e1f4      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009868:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800986a:	2b00      	cmp	r3, #0
 800986c:	f47f af5d 	bne.w	800972a <HAL_SPI_TransmitReceive+0x18e>
 8009870:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009872:	2b00      	cmp	r3, #0
 8009874:	f47f af59 	bne.w	800972a <HAL_SPI_TransmitReceive+0x18e>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8009878:	e1c5      	b.n	8009c06 <HAL_SPI_TransmitReceive+0x66a>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	2b07      	cmp	r3, #7
 8009880:	f240 81b9 	bls.w	8009bf6 <HAL_SPI_TransmitReceive+0x65a>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 8009884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009886:	085b      	lsrs	r3, r3, #1
 8009888:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800988a:	e0c0      	b.n	8009a0e <HAL_SPI_TransmitReceive+0x472>
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	695b      	ldr	r3, [r3, #20]
 8009892:	f003 0302 	and.w	r3, r3, #2
 8009896:	2b02      	cmp	r3, #2
 8009898:	d11f      	bne.n	80098da <HAL_SPI_TransmitReceive+0x33e>
 800989a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800989c:	2b00      	cmp	r3, #0
 800989e:	d01c      	beq.n	80098da <HAL_SPI_TransmitReceive+0x33e>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80098a0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80098a2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80098a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098a6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d216      	bcs.n	80098da <HAL_SPI_TransmitReceive+0x33e>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098b0:	881a      	ldrh	r2, [r3, #0]
 80098b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b4:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098ba:	1c9a      	adds	r2, r3, #2
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80098c6:	b29b      	uxth	r3, r3
 80098c8:	3b01      	subs	r3, #1
 80098ca:	b29a      	uxth	r2, r3
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80098d8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	695b      	ldr	r3, [r3, #20]
 80098e0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80098e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 8092 	beq.w	8009a0e <HAL_SPI_TransmitReceive+0x472>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	695b      	ldr	r3, [r3, #20]
 80098f0:	f003 0301 	and.w	r3, r3, #1
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d118      	bne.n	800992a <HAL_SPI_TransmitReceive+0x38e>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098fc:	6a3a      	ldr	r2, [r7, #32]
 80098fe:	8812      	ldrh	r2, [r2, #0]
 8009900:	b292      	uxth	r2, r2
 8009902:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009908:	1c9a      	adds	r2, r3, #2
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009914:	b29b      	uxth	r3, r3
 8009916:	3b01      	subs	r3, #1
 8009918:	b29a      	uxth	r2, r3
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009926:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009928:	e071      	b.n	8009a0e <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800992a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800992c:	8bfb      	ldrh	r3, [r7, #30]
 800992e:	429a      	cmp	r2, r3
 8009930:	d228      	bcs.n	8009984 <HAL_SPI_TransmitReceive+0x3e8>
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009938:	2b00      	cmp	r3, #0
 800993a:	d023      	beq.n	8009984 <HAL_SPI_TransmitReceive+0x3e8>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009940:	6a3a      	ldr	r2, [r7, #32]
 8009942:	8812      	ldrh	r2, [r2, #0]
 8009944:	b292      	uxth	r2, r2
 8009946:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800994c:	1c9a      	adds	r2, r3, #2
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009956:	6a3a      	ldr	r2, [r7, #32]
 8009958:	8812      	ldrh	r2, [r2, #0]
 800995a:	b292      	uxth	r2, r2
 800995c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009962:	1c9a      	adds	r2, r3, #2
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)2UL;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800996e:	b29b      	uxth	r3, r3
 8009970:	3b02      	subs	r3, #2
 8009972:	b29a      	uxth	r2, r3
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009980:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009982:	e044      	b.n	8009a0e <HAL_SPI_TransmitReceive+0x472>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8009984:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009986:	2b01      	cmp	r3, #1
 8009988:	d11d      	bne.n	80099c6 <HAL_SPI_TransmitReceive+0x42a>
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009990:	2b00      	cmp	r3, #0
 8009992:	d018      	beq.n	80099c6 <HAL_SPI_TransmitReceive+0x42a>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009998:	6a3a      	ldr	r2, [r7, #32]
 800999a:	8812      	ldrh	r2, [r2, #0]
 800999c:	b292      	uxth	r2, r2
 800999e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099a4:	1c9a      	adds	r2, r3, #2
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	3b01      	subs	r3, #1
 80099b4:	b29a      	uxth	r2, r3
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80099c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80099c4:	e023      	b.n	8009a0e <HAL_SPI_TransmitReceive+0x472>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099c6:	f7f9 fe27 	bl	8003618 <HAL_GetTick>
 80099ca:	4602      	mov	r2, r0
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	1ad3      	subs	r3, r2, r3
 80099d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d803      	bhi.n	80099de <HAL_SPI_TransmitReceive+0x442>
 80099d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80099dc:	d102      	bne.n	80099e4 <HAL_SPI_TransmitReceive+0x448>
 80099de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d114      	bne.n	8009a0e <HAL_SPI_TransmitReceive+0x472>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 f939 	bl	8009c5c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80099f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2201      	movs	r2, #1
 80099fe:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	e121      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009a0e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f47f af3b 	bne.w	800988c <HAL_SPI_TransmitReceive+0x2f0>
 8009a16:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f47f af37 	bne.w	800988c <HAL_SPI_TransmitReceive+0x2f0>
 8009a1e:	e0f2      	b.n	8009c06 <HAL_SPI_TransmitReceive+0x66a>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	695b      	ldr	r3, [r3, #20]
 8009a26:	f003 0302 	and.w	r3, r3, #2
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d121      	bne.n	8009a72 <HAL_SPI_TransmitReceive+0x4d6>
 8009a2e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d01e      	beq.n	8009a72 <HAL_SPI_TransmitReceive+0x4d6>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009a34:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009a36:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a3a:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d218      	bcs.n	8009a72 <HAL_SPI_TransmitReceive+0x4d6>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	3320      	adds	r3, #32
 8009a4a:	7812      	ldrb	r2, [r2, #0]
 8009a4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a52:	1c5a      	adds	r2, r3, #1
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a5e:	b29b      	uxth	r3, r3
 8009a60:	3b01      	subs	r3, #1
 8009a62:	b29a      	uxth	r2, r3
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
        initial_TxXferCount = hspi->TxXferCount;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a70:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	695b      	ldr	r3, [r3, #20]
 8009a78:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009a7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 80ba 	beq.w	8009bf6 <HAL_SPI_TransmitReceive+0x65a>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	695b      	ldr	r3, [r3, #20]
 8009a88:	f003 0301 	and.w	r3, r3, #1
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d11b      	bne.n	8009ac8 <HAL_SPI_TransmitReceive+0x52c>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a9c:	7812      	ldrb	r2, [r2, #0]
 8009a9e:	b2d2      	uxtb	r2, r2
 8009aa0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009aa6:	1c5a      	adds	r2, r3, #1
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	3b01      	subs	r3, #1
 8009ab6:	b29a      	uxth	r2, r3
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009ac4:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009ac6:	e096      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009ac8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009aca:	8bfb      	ldrh	r3, [r7, #30]
 8009acc:	429a      	cmp	r2, r3
 8009ace:	d24a      	bcs.n	8009b66 <HAL_SPI_TransmitReceive+0x5ca>
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d045      	beq.n	8009b66 <HAL_SPI_TransmitReceive+0x5ca>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ae6:	7812      	ldrb	r2, [r2, #0]
 8009ae8:	b2d2      	uxtb	r2, r2
 8009aea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009af0:	1c5a      	adds	r2, r3, #1
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b02:	7812      	ldrb	r2, [r2, #0]
 8009b04:	b2d2      	uxtb	r2, r2
 8009b06:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b0c:	1c5a      	adds	r2, r3, #1
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b1e:	7812      	ldrb	r2, [r2, #0]
 8009b20:	b2d2      	uxtb	r2, r2
 8009b22:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b28:	1c5a      	adds	r2, r3, #1
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	66da      	str	r2, [r3, #108]	@ 0x6c
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b3a:	7812      	ldrb	r2, [r2, #0]
 8009b3c:	b2d2      	uxtb	r2, r2
 8009b3e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b44:	1c5a      	adds	r2, r3, #1
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount -= (uint16_t)4UL;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	3b04      	subs	r3, #4
 8009b54:	b29a      	uxth	r2, r3
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b62:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009b64:	e047      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x65a>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8009b66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009b68:	2b03      	cmp	r3, #3
 8009b6a:	d820      	bhi.n	8009bae <HAL_SPI_TransmitReceive+0x612>
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d01b      	beq.n	8009bae <HAL_SPI_TransmitReceive+0x612>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b82:	7812      	ldrb	r2, [r2, #0]
 8009b84:	b2d2      	uxtb	r2, r2
 8009b86:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b8c:	1c5a      	adds	r2, r3, #1
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	66da      	str	r2, [r3, #108]	@ 0x6c
          hspi->RxXferCount--;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	3b01      	subs	r3, #1
 8009b9c:	b29a      	uxth	r2, r3
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
          initial_RxXferCount = hspi->RxXferCount;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8009baa:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009bac:	e023      	b.n	8009bf6 <HAL_SPI_TransmitReceive+0x65a>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009bae:	f7f9 fd33 	bl	8003618 <HAL_GetTick>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	1ad3      	subs	r3, r2, r3
 8009bb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d803      	bhi.n	8009bc6 <HAL_SPI_TransmitReceive+0x62a>
 8009bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009bc4:	d102      	bne.n	8009bcc <HAL_SPI_TransmitReceive+0x630>
 8009bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d114      	bne.n	8009bf6 <HAL_SPI_TransmitReceive+0x65a>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009bcc:	68f8      	ldr	r0, [r7, #12]
 8009bce:	f000 f845 	bl	8009c5c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bd8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            hspi->State = HAL_SPI_STATE_READY;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2201      	movs	r2, #1
 8009be6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

            return HAL_TIMEOUT;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	e02d      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x6b6>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009bf6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	f47f af11 	bne.w	8009a20 <HAL_SPI_TransmitReceive+0x484>
 8009bfe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	f47f af0d 	bne.w	8009a20 <HAL_SPI_TransmitReceive+0x484>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8009c06:	69bb      	ldr	r3, [r7, #24]
 8009c08:	9300      	str	r3, [sp, #0]
 8009c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	2108      	movs	r1, #8
 8009c10:	68f8      	ldr	r0, [r7, #12]
 8009c12:	f000 f8c3 	bl	8009d9c <SPI_WaitOnFlagUntilTimeout>
 8009c16:	4603      	mov	r3, r0
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d007      	beq.n	8009c2c <HAL_SPI_TransmitReceive+0x690>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c22:	f043 0220 	orr.w	r2, r3, #32
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009c2c:	68f8      	ldr	r0, [r7, #12]
 8009c2e:	f000 f815 	bl	8009c5c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2201      	movs	r2, #1
 8009c36:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d001      	beq.n	8009c50 <HAL_SPI_TransmitReceive+0x6b4>
  {
    return HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	e000      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x6b6>
  }
  else
  {
    return HAL_OK;
 8009c50:	2300      	movs	r3, #0
  }
}
 8009c52:	4618      	mov	r0, r3
 8009c54:	3730      	adds	r7, #48	@ 0x30
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop

08009c5c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b085      	sub	sp, #20
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	695b      	ldr	r3, [r3, #20]
 8009c6a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	699a      	ldr	r2, [r3, #24]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f042 0208 	orr.w	r2, r2, #8
 8009c7a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	699a      	ldr	r2, [r3, #24]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f042 0210 	orr.w	r2, r2, #16
 8009c8a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f022 0201 	bic.w	r2, r2, #1
 8009c9a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	691b      	ldr	r3, [r3, #16]
 8009ca2:	687a      	ldr	r2, [r7, #4]
 8009ca4:	6812      	ldr	r2, [r2, #0]
 8009ca6:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8009caa:	f023 0303 	bic.w	r3, r3, #3
 8009cae:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	689a      	ldr	r2, [r3, #8]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009cbe:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009cc6:	b2db      	uxtb	r3, r3
 8009cc8:	2b04      	cmp	r3, #4
 8009cca:	d014      	beq.n	8009cf6 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f003 0320 	and.w	r3, r3, #32
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00f      	beq.n	8009cf6 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009cdc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	699a      	ldr	r2, [r3, #24]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	f042 0220 	orr.w	r2, r2, #32
 8009cf4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009cfc:	b2db      	uxtb	r3, r3
 8009cfe:	2b03      	cmp	r3, #3
 8009d00:	d014      	beq.n	8009d2c <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d00f      	beq.n	8009d2c <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d12:	f043 0204 	orr.w	r2, r3, #4
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	699a      	ldr	r2, [r3, #24]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d2a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00f      	beq.n	8009d56 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d3c:	f043 0201 	orr.w	r2, r3, #1
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	699a      	ldr	r2, [r3, #24]
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009d54:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d00f      	beq.n	8009d80 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d66:	f043 0208 	orr.w	r2, r3, #8
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	699a      	ldr	r2, [r3, #24]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d7e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2200      	movs	r2, #0
 8009d84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 8009d90:	bf00      	nop
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	60b9      	str	r1, [r7, #8]
 8009da6:	603b      	str	r3, [r7, #0]
 8009da8:	4613      	mov	r3, r2
 8009daa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009dac:	e010      	b.n	8009dd0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009dae:	f7f9 fc33 	bl	8003618 <HAL_GetTick>
 8009db2:	4602      	mov	r2, r0
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	1ad3      	subs	r3, r2, r3
 8009db8:	683a      	ldr	r2, [r7, #0]
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d803      	bhi.n	8009dc6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009dc4:	d102      	bne.n	8009dcc <SPI_WaitOnFlagUntilTimeout+0x30>
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d101      	bne.n	8009dd0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009dcc:	2303      	movs	r3, #3
 8009dce:	e00f      	b.n	8009df0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	695a      	ldr	r2, [r3, #20]
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	4013      	ands	r3, r2
 8009dda:	68ba      	ldr	r2, [r7, #8]
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	bf0c      	ite	eq
 8009de0:	2301      	moveq	r3, #1
 8009de2:	2300      	movne	r3, #0
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	461a      	mov	r2, r3
 8009de8:	79fb      	ldrb	r3, [r7, #7]
 8009dea:	429a      	cmp	r2, r3
 8009dec:	d0df      	beq.n	8009dae <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009dee:	2300      	movs	r3, #0
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3710      	adds	r7, #16
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b085      	sub	sp, #20
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e04:	095b      	lsrs	r3, r3, #5
 8009e06:	3301      	adds	r3, #1
 8009e08:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	3301      	adds	r3, #1
 8009e10:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009e12:	68bb      	ldr	r3, [r7, #8]
 8009e14:	3307      	adds	r3, #7
 8009e16:	08db      	lsrs	r3, r3, #3
 8009e18:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	68fa      	ldr	r2, [r7, #12]
 8009e1e:	fb02 f303 	mul.w	r3, r2, r3
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3714      	adds	r7, #20
 8009e26:	46bd      	mov	sp, r7
 8009e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2c:	4770      	bx	lr

08009e2e <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b083      	sub	sp, #12
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
 8009e36:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	2b01      	cmp	r3, #1
 8009e42:	d12e      	bne.n	8009ea2 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009e4a:	2b01      	cmp	r3, #1
 8009e4c:	d101      	bne.n	8009e52 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8009e4e:	2302      	movs	r3, #2
 8009e50:	e028      	b.n	8009ea4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2201      	movs	r2, #1
 8009e56:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2202      	movs	r2, #2
 8009e5e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f022 0201 	bic.w	r2, r2, #1
 8009e70:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8009e7e:	ea42 0103 	orr.w	r1, r2, r3
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	689a      	ldr	r2, [r3, #8]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	430a      	orrs	r2, r1
 8009e8c:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2201      	movs	r2, #1
 8009e92:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	e000      	b.n	8009ea4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8009ea2:	2301      	movs	r3, #1
  }
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	370c      	adds	r7, #12
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr

08009eb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b082      	sub	sp, #8
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d101      	bne.n	8009ec2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e049      	b.n	8009f56 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ec8:	b2db      	uxtb	r3, r3
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d106      	bne.n	8009edc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f7f8 ffcc 	bl	8002e74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2202      	movs	r2, #2
 8009ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	3304      	adds	r3, #4
 8009eec:	4619      	mov	r1, r3
 8009eee:	4610      	mov	r0, r2
 8009ef0:	f000 f9d0 	bl	800a294 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2201      	movs	r2, #1
 8009f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2201      	movs	r2, #1
 8009f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2201      	movs	r2, #1
 8009f28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2201      	movs	r2, #1
 8009f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2201      	movs	r2, #1
 8009f40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2201      	movs	r2, #1
 8009f48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f54:	2300      	movs	r3, #0
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	3708      	adds	r7, #8
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
	...

08009f60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b085      	sub	sp, #20
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f6e:	b2db      	uxtb	r3, r3
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d001      	beq.n	8009f78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e06a      	b.n	800a04e <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4a35      	ldr	r2, [pc, #212]	@ (800a05c <HAL_TIM_Base_Start+0xfc>)
 8009f86:	4293      	cmp	r3, r2
 8009f88:	d040      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a34      	ldr	r2, [pc, #208]	@ (800a060 <HAL_TIM_Base_Start+0x100>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d03b      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f9c:	d036      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009fa6:	d031      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4a2d      	ldr	r2, [pc, #180]	@ (800a064 <HAL_TIM_Base_Start+0x104>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d02c      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4a2c      	ldr	r2, [pc, #176]	@ (800a068 <HAL_TIM_Base_Start+0x108>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d027      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a2a      	ldr	r2, [pc, #168]	@ (800a06c <HAL_TIM_Base_Start+0x10c>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d022      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a29      	ldr	r2, [pc, #164]	@ (800a070 <HAL_TIM_Base_Start+0x110>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d01d      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a27      	ldr	r2, [pc, #156]	@ (800a074 <HAL_TIM_Base_Start+0x114>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d018      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4a26      	ldr	r2, [pc, #152]	@ (800a078 <HAL_TIM_Base_Start+0x118>)
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d013      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	4a24      	ldr	r2, [pc, #144]	@ (800a07c <HAL_TIM_Base_Start+0x11c>)
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d00e      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	4a23      	ldr	r2, [pc, #140]	@ (800a080 <HAL_TIM_Base_Start+0x120>)
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d009      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4a21      	ldr	r2, [pc, #132]	@ (800a084 <HAL_TIM_Base_Start+0x124>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d004      	beq.n	800a00c <HAL_TIM_Base_Start+0xac>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	4a20      	ldr	r2, [pc, #128]	@ (800a088 <HAL_TIM_Base_Start+0x128>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d115      	bne.n	800a038 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	689a      	ldr	r2, [r3, #8]
 800a012:	4b1e      	ldr	r3, [pc, #120]	@ (800a08c <HAL_TIM_Base_Start+0x12c>)
 800a014:	4013      	ands	r3, r2
 800a016:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2b06      	cmp	r3, #6
 800a01c:	d015      	beq.n	800a04a <HAL_TIM_Base_Start+0xea>
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a024:	d011      	beq.n	800a04a <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f042 0201 	orr.w	r2, r2, #1
 800a034:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a036:	e008      	b.n	800a04a <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	681a      	ldr	r2, [r3, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f042 0201 	orr.w	r2, r2, #1
 800a046:	601a      	str	r2, [r3, #0]
 800a048:	e000      	b.n	800a04c <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a04a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	40012c00 	.word	0x40012c00
 800a060:	50012c00 	.word	0x50012c00
 800a064:	40000400 	.word	0x40000400
 800a068:	50000400 	.word	0x50000400
 800a06c:	40000800 	.word	0x40000800
 800a070:	50000800 	.word	0x50000800
 800a074:	40000c00 	.word	0x40000c00
 800a078:	50000c00 	.word	0x50000c00
 800a07c:	40013400 	.word	0x40013400
 800a080:	50013400 	.word	0x50013400
 800a084:	40014000 	.word	0x40014000
 800a088:	50014000 	.word	0x50014000
 800a08c:	00010007 	.word	0x00010007

0800a090 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a09a:	2300      	movs	r3, #0
 800a09c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d101      	bne.n	800a0ac <HAL_TIM_ConfigClockSource+0x1c>
 800a0a8:	2302      	movs	r3, #2
 800a0aa:	e0e6      	b.n	800a27a <HAL_TIM_ConfigClockSource+0x1ea>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2202      	movs	r2, #2
 800a0b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a0ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a0ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a0d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	4a67      	ldr	r2, [pc, #412]	@ (800a284 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	f000 80b1 	beq.w	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a0ec:	4a65      	ldr	r2, [pc, #404]	@ (800a284 <HAL_TIM_ConfigClockSource+0x1f4>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	f200 80b6 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a0f4:	4a64      	ldr	r2, [pc, #400]	@ (800a288 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	f000 80a9 	beq.w	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a0fc:	4a62      	ldr	r2, [pc, #392]	@ (800a288 <HAL_TIM_ConfigClockSource+0x1f8>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	f200 80ae 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a104:	4a61      	ldr	r2, [pc, #388]	@ (800a28c <HAL_TIM_ConfigClockSource+0x1fc>)
 800a106:	4293      	cmp	r3, r2
 800a108:	f000 80a1 	beq.w	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a10c:	4a5f      	ldr	r2, [pc, #380]	@ (800a28c <HAL_TIM_ConfigClockSource+0x1fc>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	f200 80a6 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a114:	4a5e      	ldr	r2, [pc, #376]	@ (800a290 <HAL_TIM_ConfigClockSource+0x200>)
 800a116:	4293      	cmp	r3, r2
 800a118:	f000 8099 	beq.w	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a11c:	4a5c      	ldr	r2, [pc, #368]	@ (800a290 <HAL_TIM_ConfigClockSource+0x200>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	f200 809e 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a124:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a128:	f000 8091 	beq.w	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a12c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a130:	f200 8096 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a134:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a138:	f000 8089 	beq.w	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a13c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a140:	f200 808e 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a144:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a148:	d03e      	beq.n	800a1c8 <HAL_TIM_ConfigClockSource+0x138>
 800a14a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a14e:	f200 8087 	bhi.w	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a156:	f000 8086 	beq.w	800a266 <HAL_TIM_ConfigClockSource+0x1d6>
 800a15a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a15e:	d87f      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a160:	2b70      	cmp	r3, #112	@ 0x70
 800a162:	d01a      	beq.n	800a19a <HAL_TIM_ConfigClockSource+0x10a>
 800a164:	2b70      	cmp	r3, #112	@ 0x70
 800a166:	d87b      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a168:	2b60      	cmp	r3, #96	@ 0x60
 800a16a:	d050      	beq.n	800a20e <HAL_TIM_ConfigClockSource+0x17e>
 800a16c:	2b60      	cmp	r3, #96	@ 0x60
 800a16e:	d877      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a170:	2b50      	cmp	r3, #80	@ 0x50
 800a172:	d03c      	beq.n	800a1ee <HAL_TIM_ConfigClockSource+0x15e>
 800a174:	2b50      	cmp	r3, #80	@ 0x50
 800a176:	d873      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a178:	2b40      	cmp	r3, #64	@ 0x40
 800a17a:	d058      	beq.n	800a22e <HAL_TIM_ConfigClockSource+0x19e>
 800a17c:	2b40      	cmp	r3, #64	@ 0x40
 800a17e:	d86f      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a180:	2b30      	cmp	r3, #48	@ 0x30
 800a182:	d064      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a184:	2b30      	cmp	r3, #48	@ 0x30
 800a186:	d86b      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a188:	2b20      	cmp	r3, #32
 800a18a:	d060      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a18c:	2b20      	cmp	r3, #32
 800a18e:	d867      	bhi.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
 800a190:	2b00      	cmp	r3, #0
 800a192:	d05c      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a194:	2b10      	cmp	r3, #16
 800a196:	d05a      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x1be>
 800a198:	e062      	b.n	800a260 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a1aa:	f000 fa50 	bl	800a64e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a1bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	609a      	str	r2, [r3, #8]
      break;
 800a1c6:	e04f      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a1d8:	f000 fa39 	bl	800a64e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	689a      	ldr	r2, [r3, #8]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a1ea:	609a      	str	r2, [r3, #8]
      break;
 800a1ec:	e03c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	f000 f94a 	bl	800a494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	2150      	movs	r1, #80	@ 0x50
 800a206:	4618      	mov	r0, r3
 800a208:	f000 fa04 	bl	800a614 <TIM_ITRx_SetConfig>
      break;
 800a20c:	e02c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a21a:	461a      	mov	r2, r3
 800a21c:	f000 f9ac 	bl	800a578 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2160      	movs	r1, #96	@ 0x60
 800a226:	4618      	mov	r0, r3
 800a228:	f000 f9f4 	bl	800a614 <TIM_ITRx_SetConfig>
      break;
 800a22c:	e01c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a232:	683b      	ldr	r3, [r7, #0]
 800a234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a23a:	461a      	mov	r2, r3
 800a23c:	f000 f92a 	bl	800a494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	2140      	movs	r1, #64	@ 0x40
 800a246:	4618      	mov	r0, r3
 800a248:	f000 f9e4 	bl	800a614 <TIM_ITRx_SetConfig>
      break;
 800a24c:	e00c      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4619      	mov	r1, r3
 800a258:	4610      	mov	r0, r2
 800a25a:	f000 f9db 	bl	800a614 <TIM_ITRx_SetConfig>
      break;
 800a25e:	e003      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 800a260:	2301      	movs	r3, #1
 800a262:	73fb      	strb	r3, [r7, #15]
      break;
 800a264:	e000      	b.n	800a268 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 800a266:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2201      	movs	r2, #1
 800a26c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a278:	7bfb      	ldrb	r3, [r7, #15]
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3710      	adds	r7, #16
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
 800a282:	bf00      	nop
 800a284:	00100070 	.word	0x00100070
 800a288:	00100040 	.word	0x00100040
 800a28c:	00100030 	.word	0x00100030
 800a290:	00100020 	.word	0x00100020

0800a294 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a294:	b480      	push	{r7}
 800a296:	b085      	sub	sp, #20
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a6b      	ldr	r2, [pc, #428]	@ (800a454 <TIM_Base_SetConfig+0x1c0>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d02b      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	4a6a      	ldr	r2, [pc, #424]	@ (800a458 <TIM_Base_SetConfig+0x1c4>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d027      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2ba:	d023      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a2c2:	d01f      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	4a65      	ldr	r2, [pc, #404]	@ (800a45c <TIM_Base_SetConfig+0x1c8>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d01b      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4a64      	ldr	r2, [pc, #400]	@ (800a460 <TIM_Base_SetConfig+0x1cc>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d017      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	4a63      	ldr	r2, [pc, #396]	@ (800a464 <TIM_Base_SetConfig+0x1d0>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d013      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	4a62      	ldr	r2, [pc, #392]	@ (800a468 <TIM_Base_SetConfig+0x1d4>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d00f      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	4a61      	ldr	r2, [pc, #388]	@ (800a46c <TIM_Base_SetConfig+0x1d8>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d00b      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	4a60      	ldr	r2, [pc, #384]	@ (800a470 <TIM_Base_SetConfig+0x1dc>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d007      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	4a5f      	ldr	r2, [pc, #380]	@ (800a474 <TIM_Base_SetConfig+0x1e0>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d003      	beq.n	800a304 <TIM_Base_SetConfig+0x70>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	4a5e      	ldr	r2, [pc, #376]	@ (800a478 <TIM_Base_SetConfig+0x1e4>)
 800a300:	4293      	cmp	r3, r2
 800a302:	d108      	bne.n	800a316 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a30a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	4313      	orrs	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a4e      	ldr	r2, [pc, #312]	@ (800a454 <TIM_Base_SetConfig+0x1c0>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d043      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a4d      	ldr	r2, [pc, #308]	@ (800a458 <TIM_Base_SetConfig+0x1c4>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d03f      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a32c:	d03b      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a334:	d037      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	4a48      	ldr	r2, [pc, #288]	@ (800a45c <TIM_Base_SetConfig+0x1c8>)
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d033      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4a47      	ldr	r2, [pc, #284]	@ (800a460 <TIM_Base_SetConfig+0x1cc>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d02f      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4a46      	ldr	r2, [pc, #280]	@ (800a464 <TIM_Base_SetConfig+0x1d0>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d02b      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	4a45      	ldr	r2, [pc, #276]	@ (800a468 <TIM_Base_SetConfig+0x1d4>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d027      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	4a44      	ldr	r2, [pc, #272]	@ (800a46c <TIM_Base_SetConfig+0x1d8>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d023      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	4a43      	ldr	r2, [pc, #268]	@ (800a470 <TIM_Base_SetConfig+0x1dc>)
 800a362:	4293      	cmp	r3, r2
 800a364:	d01f      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	4a42      	ldr	r2, [pc, #264]	@ (800a474 <TIM_Base_SetConfig+0x1e0>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d01b      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	4a41      	ldr	r2, [pc, #260]	@ (800a478 <TIM_Base_SetConfig+0x1e4>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d017      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	4a40      	ldr	r2, [pc, #256]	@ (800a47c <TIM_Base_SetConfig+0x1e8>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d013      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	4a3f      	ldr	r2, [pc, #252]	@ (800a480 <TIM_Base_SetConfig+0x1ec>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d00f      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	4a3e      	ldr	r2, [pc, #248]	@ (800a484 <TIM_Base_SetConfig+0x1f0>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d00b      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	4a3d      	ldr	r2, [pc, #244]	@ (800a488 <TIM_Base_SetConfig+0x1f4>)
 800a392:	4293      	cmp	r3, r2
 800a394:	d007      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	4a3c      	ldr	r2, [pc, #240]	@ (800a48c <TIM_Base_SetConfig+0x1f8>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d003      	beq.n	800a3a6 <TIM_Base_SetConfig+0x112>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	4a3b      	ldr	r2, [pc, #236]	@ (800a490 <TIM_Base_SetConfig+0x1fc>)
 800a3a2:	4293      	cmp	r3, r2
 800a3a4:	d108      	bne.n	800a3b8 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3ae:	683b      	ldr	r3, [r7, #0]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	68fa      	ldr	r2, [r7, #12]
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	695b      	ldr	r3, [r3, #20]
 800a3c2:	4313      	orrs	r3, r2
 800a3c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	689a      	ldr	r2, [r3, #8]
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	681a      	ldr	r2, [r3, #0]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a1e      	ldr	r2, [pc, #120]	@ (800a454 <TIM_Base_SetConfig+0x1c0>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d023      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	4a1d      	ldr	r2, [pc, #116]	@ (800a458 <TIM_Base_SetConfig+0x1c4>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d01f      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4a22      	ldr	r2, [pc, #136]	@ (800a474 <TIM_Base_SetConfig+0x1e0>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d01b      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	4a21      	ldr	r2, [pc, #132]	@ (800a478 <TIM_Base_SetConfig+0x1e4>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d017      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	4a20      	ldr	r2, [pc, #128]	@ (800a47c <TIM_Base_SetConfig+0x1e8>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d013      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	4a1f      	ldr	r2, [pc, #124]	@ (800a480 <TIM_Base_SetConfig+0x1ec>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d00f      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	4a1e      	ldr	r2, [pc, #120]	@ (800a484 <TIM_Base_SetConfig+0x1f0>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d00b      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	4a1d      	ldr	r2, [pc, #116]	@ (800a488 <TIM_Base_SetConfig+0x1f4>)
 800a412:	4293      	cmp	r3, r2
 800a414:	d007      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	4a1c      	ldr	r2, [pc, #112]	@ (800a48c <TIM_Base_SetConfig+0x1f8>)
 800a41a:	4293      	cmp	r3, r2
 800a41c:	d003      	beq.n	800a426 <TIM_Base_SetConfig+0x192>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	4a1b      	ldr	r2, [pc, #108]	@ (800a490 <TIM_Base_SetConfig+0x1fc>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d103      	bne.n	800a42e <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	691a      	ldr	r2, [r3, #16]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f043 0204 	orr.w	r2, r3, #4
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2201      	movs	r2, #1
 800a43e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	68fa      	ldr	r2, [r7, #12]
 800a444:	601a      	str	r2, [r3, #0]
}
 800a446:	bf00      	nop
 800a448:	3714      	adds	r7, #20
 800a44a:	46bd      	mov	sp, r7
 800a44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a450:	4770      	bx	lr
 800a452:	bf00      	nop
 800a454:	40012c00 	.word	0x40012c00
 800a458:	50012c00 	.word	0x50012c00
 800a45c:	40000400 	.word	0x40000400
 800a460:	50000400 	.word	0x50000400
 800a464:	40000800 	.word	0x40000800
 800a468:	50000800 	.word	0x50000800
 800a46c:	40000c00 	.word	0x40000c00
 800a470:	50000c00 	.word	0x50000c00
 800a474:	40013400 	.word	0x40013400
 800a478:	50013400 	.word	0x50013400
 800a47c:	40014000 	.word	0x40014000
 800a480:	50014000 	.word	0x50014000
 800a484:	40014400 	.word	0x40014400
 800a488:	50014400 	.word	0x50014400
 800a48c:	40014800 	.word	0x40014800
 800a490:	50014800 	.word	0x50014800

0800a494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a494:	b480      	push	{r7}
 800a496:	b087      	sub	sp, #28
 800a498:	af00      	add	r7, sp, #0
 800a49a:	60f8      	str	r0, [r7, #12]
 800a49c:	60b9      	str	r1, [r7, #8]
 800a49e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	6a1b      	ldr	r3, [r3, #32]
 800a4a4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	6a1b      	ldr	r3, [r3, #32]
 800a4aa:	f023 0201 	bic.w	r2, r3, #1
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	4a26      	ldr	r2, [pc, #152]	@ (800a550 <TIM_TI1_ConfigInputStage+0xbc>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d023      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	4a25      	ldr	r2, [pc, #148]	@ (800a554 <TIM_TI1_ConfigInputStage+0xc0>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d01f      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	4a24      	ldr	r2, [pc, #144]	@ (800a558 <TIM_TI1_ConfigInputStage+0xc4>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d01b      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	4a23      	ldr	r2, [pc, #140]	@ (800a55c <TIM_TI1_ConfigInputStage+0xc8>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d017      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	4a22      	ldr	r2, [pc, #136]	@ (800a560 <TIM_TI1_ConfigInputStage+0xcc>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d013      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	4a21      	ldr	r2, [pc, #132]	@ (800a564 <TIM_TI1_ConfigInputStage+0xd0>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d00f      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	4a20      	ldr	r2, [pc, #128]	@ (800a568 <TIM_TI1_ConfigInputStage+0xd4>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d00b      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	4a1f      	ldr	r2, [pc, #124]	@ (800a56c <TIM_TI1_ConfigInputStage+0xd8>)
 800a4ee:	4293      	cmp	r3, r2
 800a4f0:	d007      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	4a1e      	ldr	r2, [pc, #120]	@ (800a570 <TIM_TI1_ConfigInputStage+0xdc>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d003      	beq.n	800a502 <TIM_TI1_ConfigInputStage+0x6e>
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	4a1d      	ldr	r2, [pc, #116]	@ (800a574 <TIM_TI1_ConfigInputStage+0xe0>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d105      	bne.n	800a50e <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	6a1b      	ldr	r3, [r3, #32]
 800a506:	f023 0204 	bic.w	r2, r3, #4
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	699b      	ldr	r3, [r3, #24]
 800a512:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a51a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	011b      	lsls	r3, r3, #4
 800a520:	693a      	ldr	r2, [r7, #16]
 800a522:	4313      	orrs	r3, r2
 800a524:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	f023 030a 	bic.w	r3, r3, #10
 800a52c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a52e:	697a      	ldr	r2, [r7, #20]
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	4313      	orrs	r3, r2
 800a534:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	693a      	ldr	r2, [r7, #16]
 800a53a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	697a      	ldr	r2, [r7, #20]
 800a540:	621a      	str	r2, [r3, #32]
}
 800a542:	bf00      	nop
 800a544:	371c      	adds	r7, #28
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr
 800a54e:	bf00      	nop
 800a550:	40012c00 	.word	0x40012c00
 800a554:	50012c00 	.word	0x50012c00
 800a558:	40013400 	.word	0x40013400
 800a55c:	50013400 	.word	0x50013400
 800a560:	40014000 	.word	0x40014000
 800a564:	50014000 	.word	0x50014000
 800a568:	40014400 	.word	0x40014400
 800a56c:	50014400 	.word	0x50014400
 800a570:	40014800 	.word	0x40014800
 800a574:	50014800 	.word	0x50014800

0800a578 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a578:	b480      	push	{r7}
 800a57a:	b087      	sub	sp, #28
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	6a1b      	ldr	r3, [r3, #32]
 800a588:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	6a1b      	ldr	r3, [r3, #32]
 800a58e:	f023 0210 	bic.w	r2, r3, #16
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	4a1a      	ldr	r2, [pc, #104]	@ (800a604 <TIM_TI2_ConfigInputStage+0x8c>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	d00b      	beq.n	800a5b6 <TIM_TI2_ConfigInputStage+0x3e>
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	4a19      	ldr	r2, [pc, #100]	@ (800a608 <TIM_TI2_ConfigInputStage+0x90>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d007      	beq.n	800a5b6 <TIM_TI2_ConfigInputStage+0x3e>
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	4a18      	ldr	r2, [pc, #96]	@ (800a60c <TIM_TI2_ConfigInputStage+0x94>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d003      	beq.n	800a5b6 <TIM_TI2_ConfigInputStage+0x3e>
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	4a17      	ldr	r2, [pc, #92]	@ (800a610 <TIM_TI2_ConfigInputStage+0x98>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d105      	bne.n	800a5c2 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6a1b      	ldr	r3, [r3, #32]
 800a5ba:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	699b      	ldr	r3, [r3, #24]
 800a5c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a5ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	031b      	lsls	r3, r3, #12
 800a5d4:	693a      	ldr	r2, [r7, #16]
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a5e0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	011b      	lsls	r3, r3, #4
 800a5e6:	697a      	ldr	r2, [r7, #20]
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	693a      	ldr	r2, [r7, #16]
 800a5f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	697a      	ldr	r2, [r7, #20]
 800a5f6:	621a      	str	r2, [r3, #32]
}
 800a5f8:	bf00      	nop
 800a5fa:	371c      	adds	r7, #28
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr
 800a604:	40012c00 	.word	0x40012c00
 800a608:	50012c00 	.word	0x50012c00
 800a60c:	40013400 	.word	0x40013400
 800a610:	50013400 	.word	0x50013400

0800a614 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a614:	b480      	push	{r7}
 800a616:	b085      	sub	sp, #20
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	689b      	ldr	r3, [r3, #8]
 800a622:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a62a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a62e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a630:	683a      	ldr	r2, [r7, #0]
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	4313      	orrs	r3, r2
 800a636:	f043 0307 	orr.w	r3, r3, #7
 800a63a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	68fa      	ldr	r2, [r7, #12]
 800a640:	609a      	str	r2, [r3, #8]
}
 800a642:	bf00      	nop
 800a644:	3714      	adds	r7, #20
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr

0800a64e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a64e:	b480      	push	{r7}
 800a650:	b087      	sub	sp, #28
 800a652:	af00      	add	r7, sp, #0
 800a654:	60f8      	str	r0, [r7, #12]
 800a656:	60b9      	str	r1, [r7, #8]
 800a658:	607a      	str	r2, [r7, #4]
 800a65a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a662:	697b      	ldr	r3, [r7, #20]
 800a664:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a668:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	021a      	lsls	r2, r3, #8
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	431a      	orrs	r2, r3
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	4313      	orrs	r3, r2
 800a676:	697a      	ldr	r2, [r7, #20]
 800a678:	4313      	orrs	r3, r2
 800a67a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	697a      	ldr	r2, [r7, #20]
 800a680:	609a      	str	r2, [r3, #8]
}
 800a682:	bf00      	nop
 800a684:	371c      	adds	r7, #28
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr
	...

0800a690 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a690:	b480      	push	{r7}
 800a692:	b085      	sub	sp, #20
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d101      	bne.n	800a6a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a6a4:	2302      	movs	r3, #2
 800a6a6:	e097      	b.n	800a7d8 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2201      	movs	r2, #1
 800a6ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2202      	movs	r2, #2
 800a6b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	689b      	ldr	r3, [r3, #8]
 800a6c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a45      	ldr	r2, [pc, #276]	@ (800a7e4 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d00e      	beq.n	800a6f0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a44      	ldr	r2, [pc, #272]	@ (800a7e8 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d009      	beq.n	800a6f0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	4a42      	ldr	r2, [pc, #264]	@ (800a7ec <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d004      	beq.n	800a6f0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a41      	ldr	r2, [pc, #260]	@ (800a7f0 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d108      	bne.n	800a702 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a6f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a708:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a70c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	68fa      	ldr	r2, [r7, #12]
 800a714:	4313      	orrs	r3, r2
 800a716:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	68fa      	ldr	r2, [r7, #12]
 800a71e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4a2f      	ldr	r2, [pc, #188]	@ (800a7e4 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d040      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a2e      	ldr	r2, [pc, #184]	@ (800a7e8 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d03b      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a73c:	d036      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a746:	d031      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a29      	ldr	r2, [pc, #164]	@ (800a7f4 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d02c      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a28      	ldr	r2, [pc, #160]	@ (800a7f8 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d027      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a26      	ldr	r2, [pc, #152]	@ (800a7fc <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d022      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a25      	ldr	r2, [pc, #148]	@ (800a800 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d01d      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a23      	ldr	r2, [pc, #140]	@ (800a804 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d018      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a22      	ldr	r2, [pc, #136]	@ (800a808 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d013      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a18      	ldr	r2, [pc, #96]	@ (800a7ec <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d00e      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a17      	ldr	r2, [pc, #92]	@ (800a7f0 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d009      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a1b      	ldr	r2, [pc, #108]	@ (800a80c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d004      	beq.n	800a7ac <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a1a      	ldr	r2, [pc, #104]	@ (800a810 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d10c      	bne.n	800a7c6 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	68ba      	ldr	r2, [r7, #8]
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68ba      	ldr	r2, [r7, #8]
 800a7c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2201      	movs	r2, #1
 800a7ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2200      	movs	r2, #0
 800a7d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a7d6:	2300      	movs	r3, #0
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	3714      	adds	r7, #20
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr
 800a7e4:	40012c00 	.word	0x40012c00
 800a7e8:	50012c00 	.word	0x50012c00
 800a7ec:	40013400 	.word	0x40013400
 800a7f0:	50013400 	.word	0x50013400
 800a7f4:	40000400 	.word	0x40000400
 800a7f8:	50000400 	.word	0x50000400
 800a7fc:	40000800 	.word	0x40000800
 800a800:	50000800 	.word	0x50000800
 800a804:	40000c00 	.word	0x40000c00
 800a808:	50000c00 	.word	0x50000c00
 800a80c:	40014000 	.word	0x40014000
 800a810:	50014000 	.word	0x50014000

0800a814 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b082      	sub	sp, #8
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d101      	bne.n	800a826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a822:	2301      	movs	r3, #1
 800a824:	e042      	b.n	800a8ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d106      	bne.n	800a83e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2200      	movs	r2, #0
 800a834:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f7f8 fb3b 	bl	8002eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2224      	movs	r2, #36	@ 0x24
 800a842:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	681a      	ldr	r2, [r3, #0]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f022 0201 	bic.w	r2, r2, #1
 800a854:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d002      	beq.n	800a864 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fa64 	bl	800ad2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 f8b3 	bl	800a9d0 <UART_SetConfig>
 800a86a:	4603      	mov	r3, r0
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d101      	bne.n	800a874 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a870:	2301      	movs	r3, #1
 800a872:	e01b      	b.n	800a8ac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	685a      	ldr	r2, [r3, #4]
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a882:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	689a      	ldr	r2, [r3, #8]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a892:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	681a      	ldr	r2, [r3, #0]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f042 0201 	orr.w	r2, r2, #1
 800a8a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 fae3 	bl	800ae70 <UART_CheckIdleState>
 800a8aa:	4603      	mov	r3, r0
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3708      	adds	r7, #8
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b08a      	sub	sp, #40	@ 0x28
 800a8b8:	af02      	add	r7, sp, #8
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	603b      	str	r3, [r7, #0]
 800a8c0:	4613      	mov	r3, r2
 800a8c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8ca:	2b20      	cmp	r3, #32
 800a8cc:	d17b      	bne.n	800a9c6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d002      	beq.n	800a8da <HAL_UART_Transmit+0x26>
 800a8d4:	88fb      	ldrh	r3, [r7, #6]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d101      	bne.n	800a8de <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e074      	b.n	800a9c8 <HAL_UART_Transmit+0x114>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2200      	movs	r2, #0
 800a8e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2221      	movs	r2, #33	@ 0x21
 800a8ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a8ee:	f7f8 fe93 	bl	8003618 <HAL_GetTick>
 800a8f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	88fa      	ldrh	r2, [r7, #6]
 800a8f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	88fa      	ldrh	r2, [r7, #6]
 800a900:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a90c:	d108      	bne.n	800a920 <HAL_UART_Transmit+0x6c>
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	691b      	ldr	r3, [r3, #16]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d104      	bne.n	800a920 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a916:	2300      	movs	r3, #0
 800a918:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	61bb      	str	r3, [r7, #24]
 800a91e:	e003      	b.n	800a928 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a924:	2300      	movs	r3, #0
 800a926:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a928:	e030      	b.n	800a98c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	9300      	str	r3, [sp, #0]
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	2200      	movs	r2, #0
 800a932:	2180      	movs	r1, #128	@ 0x80
 800a934:	68f8      	ldr	r0, [r7, #12]
 800a936:	f000 fb45 	bl	800afc4 <UART_WaitOnFlagUntilTimeout>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d005      	beq.n	800a94c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	2220      	movs	r2, #32
 800a944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a948:	2303      	movs	r3, #3
 800a94a:	e03d      	b.n	800a9c8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a94c:	69fb      	ldr	r3, [r7, #28]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d10b      	bne.n	800a96a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	881b      	ldrh	r3, [r3, #0]
 800a956:	461a      	mov	r2, r3
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a960:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a962:	69bb      	ldr	r3, [r7, #24]
 800a964:	3302      	adds	r3, #2
 800a966:	61bb      	str	r3, [r7, #24]
 800a968:	e007      	b.n	800a97a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a96a:	69fb      	ldr	r3, [r7, #28]
 800a96c:	781a      	ldrb	r2, [r3, #0]
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	3301      	adds	r3, #1
 800a978:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a980:	b29b      	uxth	r3, r3
 800a982:	3b01      	subs	r3, #1
 800a984:	b29a      	uxth	r2, r3
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a992:	b29b      	uxth	r3, r3
 800a994:	2b00      	cmp	r3, #0
 800a996:	d1c8      	bne.n	800a92a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	9300      	str	r3, [sp, #0]
 800a99c:	697b      	ldr	r3, [r7, #20]
 800a99e:	2200      	movs	r2, #0
 800a9a0:	2140      	movs	r1, #64	@ 0x40
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	f000 fb0e 	bl	800afc4 <UART_WaitOnFlagUntilTimeout>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d005      	beq.n	800a9ba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	2220      	movs	r2, #32
 800a9b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a9b6:	2303      	movs	r3, #3
 800a9b8:	e006      	b.n	800a9c8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2220      	movs	r2, #32
 800a9be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	e000      	b.n	800a9c8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a9c6:	2302      	movs	r3, #2
  }
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3720      	adds	r7, #32
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a9d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a9d4:	b094      	sub	sp, #80	@ 0x50
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800a9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	4b83      	ldr	r3, [pc, #524]	@ (800abf4 <UART_SetConfig+0x224>)
 800a9e6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ea:	689a      	ldr	r2, [r3, #8]
 800a9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ee:	691b      	ldr	r3, [r3, #16]
 800a9f0:	431a      	orrs	r2, r3
 800a9f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9f4:	695b      	ldr	r3, [r3, #20]
 800a9f6:	431a      	orrs	r2, r3
 800a9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9fa:	69db      	ldr	r3, [r3, #28]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aa00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	497c      	ldr	r1, [pc, #496]	@ (800abf8 <UART_SetConfig+0x228>)
 800aa08:	4019      	ands	r1, r3
 800aa0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa0c:	681a      	ldr	r2, [r3, #0]
 800aa0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa10:	430b      	orrs	r3, r1
 800aa12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	685b      	ldr	r3, [r3, #4]
 800aa1a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800aa1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa20:	68d9      	ldr	r1, [r3, #12]
 800aa22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	ea40 0301 	orr.w	r3, r0, r1
 800aa2a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aa2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa2e:	699b      	ldr	r3, [r3, #24]
 800aa30:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aa32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa34:	681a      	ldr	r2, [r3, #0]
 800aa36:	4b6f      	ldr	r3, [pc, #444]	@ (800abf4 <UART_SetConfig+0x224>)
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d009      	beq.n	800aa50 <UART_SetConfig+0x80>
 800aa3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa3e:	681a      	ldr	r2, [r3, #0]
 800aa40:	4b6e      	ldr	r3, [pc, #440]	@ (800abfc <UART_SetConfig+0x22c>)
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d004      	beq.n	800aa50 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aa46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa48:	6a1a      	ldr	r2, [r3, #32]
 800aa4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	689b      	ldr	r3, [r3, #8]
 800aa56:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800aa5a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800aa5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa64:	430b      	orrs	r3, r1
 800aa66:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa6e:	f023 000f 	bic.w	r0, r3, #15
 800aa72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa74:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800aa76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	ea40 0301 	orr.w	r3, r0, r1
 800aa7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	4b5e      	ldr	r3, [pc, #376]	@ (800ac00 <UART_SetConfig+0x230>)
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d102      	bne.n	800aa90 <UART_SetConfig+0xc0>
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa8e:	e032      	b.n	800aaf6 <UART_SetConfig+0x126>
 800aa90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	4b5b      	ldr	r3, [pc, #364]	@ (800ac04 <UART_SetConfig+0x234>)
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d102      	bne.n	800aaa0 <UART_SetConfig+0xd0>
 800aa9a:	2302      	movs	r3, #2
 800aa9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa9e:	e02a      	b.n	800aaf6 <UART_SetConfig+0x126>
 800aaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa2:	681a      	ldr	r2, [r3, #0]
 800aaa4:	4b58      	ldr	r3, [pc, #352]	@ (800ac08 <UART_SetConfig+0x238>)
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d102      	bne.n	800aab0 <UART_SetConfig+0xe0>
 800aaaa:	2304      	movs	r3, #4
 800aaac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aaae:	e022      	b.n	800aaf6 <UART_SetConfig+0x126>
 800aab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aab2:	681a      	ldr	r2, [r3, #0]
 800aab4:	4b55      	ldr	r3, [pc, #340]	@ (800ac0c <UART_SetConfig+0x23c>)
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d102      	bne.n	800aac0 <UART_SetConfig+0xf0>
 800aaba:	2308      	movs	r3, #8
 800aabc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aabe:	e01a      	b.n	800aaf6 <UART_SetConfig+0x126>
 800aac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	4b52      	ldr	r3, [pc, #328]	@ (800ac10 <UART_SetConfig+0x240>)
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d102      	bne.n	800aad0 <UART_SetConfig+0x100>
 800aaca:	2310      	movs	r3, #16
 800aacc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aace:	e012      	b.n	800aaf6 <UART_SetConfig+0x126>
 800aad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad2:	681a      	ldr	r2, [r3, #0]
 800aad4:	4b4f      	ldr	r3, [pc, #316]	@ (800ac14 <UART_SetConfig+0x244>)
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d103      	bne.n	800aae2 <UART_SetConfig+0x112>
 800aada:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800aade:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aae0:	e009      	b.n	800aaf6 <UART_SetConfig+0x126>
 800aae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae4:	681a      	ldr	r2, [r3, #0]
 800aae6:	4b43      	ldr	r3, [pc, #268]	@ (800abf4 <UART_SetConfig+0x224>)
 800aae8:	429a      	cmp	r2, r3
 800aaea:	d102      	bne.n	800aaf2 <UART_SetConfig+0x122>
 800aaec:	2320      	movs	r3, #32
 800aaee:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aaf0:	e001      	b.n	800aaf6 <UART_SetConfig+0x126>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aaf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaf8:	681a      	ldr	r2, [r3, #0]
 800aafa:	4b3e      	ldr	r3, [pc, #248]	@ (800abf4 <UART_SetConfig+0x224>)
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d005      	beq.n	800ab0c <UART_SetConfig+0x13c>
 800ab00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab02:	681a      	ldr	r2, [r3, #0]
 800ab04:	4b3d      	ldr	r3, [pc, #244]	@ (800abfc <UART_SetConfig+0x22c>)
 800ab06:	429a      	cmp	r2, r3
 800ab08:	f040 8088 	bne.w	800ac1c <UART_SetConfig+0x24c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ab0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab0e:	2200      	movs	r2, #0
 800ab10:	623b      	str	r3, [r7, #32]
 800ab12:	627a      	str	r2, [r7, #36]	@ 0x24
 800ab14:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ab18:	f7fc ff98 	bl	8007a4c <HAL_RCCEx_GetPeriphCLKFreq>
 800ab1c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800ab1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	f000 80eb 	beq.w	800acfc <UART_SetConfig+0x32c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ab26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab2a:	4a3b      	ldr	r2, [pc, #236]	@ (800ac18 <UART_SetConfig+0x248>)
 800ab2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab30:	461a      	mov	r2, r3
 800ab32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab34:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab38:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab3c:	685a      	ldr	r2, [r3, #4]
 800ab3e:	4613      	mov	r3, r2
 800ab40:	005b      	lsls	r3, r3, #1
 800ab42:	4413      	add	r3, r2
 800ab44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d305      	bcc.n	800ab56 <UART_SetConfig+0x186>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ab4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d903      	bls.n	800ab5e <UART_SetConfig+0x18e>
      {
        ret = HAL_ERROR;
 800ab56:	2301      	movs	r3, #1
 800ab58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ab5c:	e048      	b.n	800abf0 <UART_SetConfig+0x220>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab60:	2200      	movs	r2, #0
 800ab62:	61bb      	str	r3, [r7, #24]
 800ab64:	61fa      	str	r2, [r7, #28]
 800ab66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab6a:	4a2b      	ldr	r2, [pc, #172]	@ (800ac18 <UART_SetConfig+0x248>)
 800ab6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab70:	b29b      	uxth	r3, r3
 800ab72:	2200      	movs	r2, #0
 800ab74:	613b      	str	r3, [r7, #16]
 800ab76:	617a      	str	r2, [r7, #20]
 800ab78:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ab7c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ab80:	f7f6 f892 	bl	8000ca8 <__aeabi_uldivmod>
 800ab84:	4602      	mov	r2, r0
 800ab86:	460b      	mov	r3, r1
 800ab88:	4610      	mov	r0, r2
 800ab8a:	4619      	mov	r1, r3
 800ab8c:	f04f 0200 	mov.w	r2, #0
 800ab90:	f04f 0300 	mov.w	r3, #0
 800ab94:	020b      	lsls	r3, r1, #8
 800ab96:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab9a:	0202      	lsls	r2, r0, #8
 800ab9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab9e:	6849      	ldr	r1, [r1, #4]
 800aba0:	0849      	lsrs	r1, r1, #1
 800aba2:	2000      	movs	r0, #0
 800aba4:	460c      	mov	r4, r1
 800aba6:	4605      	mov	r5, r0
 800aba8:	eb12 0804 	adds.w	r8, r2, r4
 800abac:	eb43 0905 	adc.w	r9, r3, r5
 800abb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	2200      	movs	r2, #0
 800abb6:	60bb      	str	r3, [r7, #8]
 800abb8:	60fa      	str	r2, [r7, #12]
 800abba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800abbe:	4640      	mov	r0, r8
 800abc0:	4649      	mov	r1, r9
 800abc2:	f7f6 f871 	bl	8000ca8 <__aeabi_uldivmod>
 800abc6:	4602      	mov	r2, r0
 800abc8:	460b      	mov	r3, r1
 800abca:	4613      	mov	r3, r2
 800abcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800abce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800abd4:	d308      	bcc.n	800abe8 <UART_SetConfig+0x218>
 800abd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abdc:	d204      	bcs.n	800abe8 <UART_SetConfig+0x218>
        {
          huart->Instance->BRR = usartdiv;
 800abde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800abe4:	60da      	str	r2, [r3, #12]
 800abe6:	e003      	b.n	800abf0 <UART_SetConfig+0x220>
        }
        else
        {
          ret = HAL_ERROR;
 800abe8:	2301      	movs	r3, #1
 800abea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800abee:	e085      	b.n	800acfc <UART_SetConfig+0x32c>
 800abf0:	e084      	b.n	800acfc <UART_SetConfig+0x32c>
 800abf2:	bf00      	nop
 800abf4:	46002400 	.word	0x46002400
 800abf8:	cfff69f3 	.word	0xcfff69f3
 800abfc:	56002400 	.word	0x56002400
 800ac00:	40013800 	.word	0x40013800
 800ac04:	40004400 	.word	0x40004400
 800ac08:	40004800 	.word	0x40004800
 800ac0c:	40004c00 	.word	0x40004c00
 800ac10:	40005000 	.word	0x40005000
 800ac14:	40006400 	.word	0x40006400
 800ac18:	0800feb0 	.word	0x0800feb0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ac1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac1e:	69db      	ldr	r3, [r3, #28]
 800ac20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac24:	d13c      	bne.n	800aca0 <UART_SetConfig+0x2d0>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ac26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac28:	2200      	movs	r2, #0
 800ac2a:	603b      	str	r3, [r7, #0]
 800ac2c:	607a      	str	r2, [r7, #4]
 800ac2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac32:	f7fc ff0b 	bl	8007a4c <HAL_RCCEx_GetPeriphCLKFreq>
 800ac36:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ac38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d05e      	beq.n	800acfc <UART_SetConfig+0x32c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac42:	4a39      	ldr	r2, [pc, #228]	@ (800ad28 <UART_SetConfig+0x358>)
 800ac44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac48:	461a      	mov	r2, r3
 800ac4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac4c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac50:	005a      	lsls	r2, r3, #1
 800ac52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	085b      	lsrs	r3, r3, #1
 800ac58:	441a      	add	r2, r3
 800ac5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac62:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac66:	2b0f      	cmp	r3, #15
 800ac68:	d916      	bls.n	800ac98 <UART_SetConfig+0x2c8>
 800ac6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac70:	d212      	bcs.n	800ac98 <UART_SetConfig+0x2c8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ac72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	f023 030f 	bic.w	r3, r3, #15
 800ac7a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ac7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac7e:	085b      	lsrs	r3, r3, #1
 800ac80:	b29b      	uxth	r3, r3
 800ac82:	f003 0307 	and.w	r3, r3, #7
 800ac86:	b29a      	uxth	r2, r3
 800ac88:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800ac8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ac94:	60da      	str	r2, [r3, #12]
 800ac96:	e031      	b.n	800acfc <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ac9e:	e02d      	b.n	800acfc <UART_SetConfig+0x32c>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800aca0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aca2:	2200      	movs	r2, #0
 800aca4:	469a      	mov	sl, r3
 800aca6:	4693      	mov	fp, r2
 800aca8:	4650      	mov	r0, sl
 800acaa:	4659      	mov	r1, fp
 800acac:	f7fc fece 	bl	8007a4c <HAL_RCCEx_GetPeriphCLKFreq>
 800acb0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800acb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d021      	beq.n	800acfc <UART_SetConfig+0x32c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800acb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acbc:	4a1a      	ldr	r2, [pc, #104]	@ (800ad28 <UART_SetConfig+0x358>)
 800acbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acc2:	461a      	mov	r2, r3
 800acc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acc6:	fbb3 f2f2 	udiv	r2, r3, r2
 800acca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	085b      	lsrs	r3, r3, #1
 800acd0:	441a      	add	r2, r3
 800acd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800acda:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800acdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acde:	2b0f      	cmp	r3, #15
 800ace0:	d909      	bls.n	800acf6 <UART_SetConfig+0x326>
 800ace2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ace8:	d205      	bcs.n	800acf6 <UART_SetConfig+0x326>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800acea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acec:	b29a      	uxth	r2, r3
 800acee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	60da      	str	r2, [r3, #12]
 800acf4:	e002      	b.n	800acfc <UART_SetConfig+0x32c>
      }
      else
      {
        ret = HAL_ERROR;
 800acf6:	2301      	movs	r3, #1
 800acf8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800acfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acfe:	2201      	movs	r2, #1
 800ad00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ad04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad06:	2201      	movs	r2, #1
 800ad08:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ad0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad0e:	2200      	movs	r2, #0
 800ad10:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ad12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad14:	2200      	movs	r2, #0
 800ad16:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ad18:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	3750      	adds	r7, #80	@ 0x50
 800ad20:	46bd      	mov	sp, r7
 800ad22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad26:	bf00      	nop
 800ad28:	0800feb0 	.word	0x0800feb0

0800ad2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b083      	sub	sp, #12
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad38:	f003 0308 	and.w	r3, r3, #8
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00a      	beq.n	800ad56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	430a      	orrs	r2, r1
 800ad54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad5a:	f003 0301 	and.w	r3, r3, #1
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d00a      	beq.n	800ad78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	430a      	orrs	r2, r1
 800ad76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad7c:	f003 0302 	and.w	r3, r3, #2
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d00a      	beq.n	800ad9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	685b      	ldr	r3, [r3, #4]
 800ad8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	430a      	orrs	r2, r1
 800ad98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad9e:	f003 0304 	and.w	r3, r3, #4
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d00a      	beq.n	800adbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	430a      	orrs	r2, r1
 800adba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adc0:	f003 0310 	and.w	r3, r3, #16
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d00a      	beq.n	800adde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	689b      	ldr	r3, [r3, #8]
 800adce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	430a      	orrs	r2, r1
 800addc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ade2:	f003 0320 	and.w	r3, r3, #32
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d00a      	beq.n	800ae00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	689b      	ldr	r3, [r3, #8]
 800adf0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	430a      	orrs	r2, r1
 800adfe:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d01a      	beq.n	800ae42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	430a      	orrs	r2, r1
 800ae20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae2a:	d10a      	bne.n	800ae42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	430a      	orrs	r2, r1
 800ae40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d00a      	beq.n	800ae64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	685b      	ldr	r3, [r3, #4]
 800ae54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	430a      	orrs	r2, r1
 800ae62:	605a      	str	r2, [r3, #4]
  }
}
 800ae64:	bf00      	nop
 800ae66:	370c      	adds	r7, #12
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b098      	sub	sp, #96	@ 0x60
 800ae74:	af02      	add	r7, sp, #8
 800ae76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ae80:	f7f8 fbca 	bl	8003618 <HAL_GetTick>
 800ae84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	f003 0308 	and.w	r3, r3, #8
 800ae90:	2b08      	cmp	r3, #8
 800ae92:	d12f      	bne.n	800aef4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ae98:	9300      	str	r3, [sp, #0]
 800ae9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f000 f88e 	bl	800afc4 <UART_WaitOnFlagUntilTimeout>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d022      	beq.n	800aef4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aeb6:	e853 3f00 	ldrex	r3, [r3]
 800aeba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aebe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aec2:	653b      	str	r3, [r7, #80]	@ 0x50
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	461a      	mov	r2, r3
 800aeca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aecc:	647b      	str	r3, [r7, #68]	@ 0x44
 800aece:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aed2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aed4:	e841 2300 	strex	r3, r2, [r1]
 800aed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aeda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d1e6      	bne.n	800aeae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2220      	movs	r2, #32
 800aee4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aef0:	2303      	movs	r3, #3
 800aef2:	e063      	b.n	800afbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f003 0304 	and.w	r3, r3, #4
 800aefe:	2b04      	cmp	r3, #4
 800af00:	d149      	bne.n	800af96 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800af02:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800af06:	9300      	str	r3, [sp, #0]
 800af08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800af0a:	2200      	movs	r2, #0
 800af0c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 f857 	bl	800afc4 <UART_WaitOnFlagUntilTimeout>
 800af16:	4603      	mov	r3, r0
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d03c      	beq.n	800af96 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af24:	e853 3f00 	ldrex	r3, [r3]
 800af28:	623b      	str	r3, [r7, #32]
   return(result);
 800af2a:	6a3b      	ldr	r3, [r7, #32]
 800af2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	461a      	mov	r2, r3
 800af38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af3a:	633b      	str	r3, [r7, #48]	@ 0x30
 800af3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af42:	e841 2300 	strex	r3, r2, [r1]
 800af46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d1e6      	bne.n	800af1c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	3308      	adds	r3, #8
 800af54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	e853 3f00 	ldrex	r3, [r3]
 800af5c:	60fb      	str	r3, [r7, #12]
   return(result);
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	f023 0301 	bic.w	r3, r3, #1
 800af64:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	3308      	adds	r3, #8
 800af6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af6e:	61fa      	str	r2, [r7, #28]
 800af70:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af72:	69b9      	ldr	r1, [r7, #24]
 800af74:	69fa      	ldr	r2, [r7, #28]
 800af76:	e841 2300 	strex	r3, r2, [r1]
 800af7a:	617b      	str	r3, [r7, #20]
   return(result);
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d1e5      	bne.n	800af4e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2220      	movs	r2, #32
 800af86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2200      	movs	r2, #0
 800af8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af92:	2303      	movs	r3, #3
 800af94:	e012      	b.n	800afbc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2220      	movs	r2, #32
 800af9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2220      	movs	r2, #32
 800afa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2200      	movs	r2, #0
 800afaa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2200      	movs	r2, #0
 800afb0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800afba:	2300      	movs	r3, #0
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3758      	adds	r7, #88	@ 0x58
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b084      	sub	sp, #16
 800afc8:	af00      	add	r7, sp, #0
 800afca:	60f8      	str	r0, [r7, #12]
 800afcc:	60b9      	str	r1, [r7, #8]
 800afce:	603b      	str	r3, [r7, #0]
 800afd0:	4613      	mov	r3, r2
 800afd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800afd4:	e04f      	b.n	800b076 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afd6:	69bb      	ldr	r3, [r7, #24]
 800afd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800afdc:	d04b      	beq.n	800b076 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800afde:	f7f8 fb1b 	bl	8003618 <HAL_GetTick>
 800afe2:	4602      	mov	r2, r0
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	1ad3      	subs	r3, r2, r3
 800afe8:	69ba      	ldr	r2, [r7, #24]
 800afea:	429a      	cmp	r2, r3
 800afec:	d302      	bcc.n	800aff4 <UART_WaitOnFlagUntilTimeout+0x30>
 800afee:	69bb      	ldr	r3, [r7, #24]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d101      	bne.n	800aff8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aff4:	2303      	movs	r3, #3
 800aff6:	e04e      	b.n	800b096 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f003 0304 	and.w	r3, r3, #4
 800b002:	2b00      	cmp	r3, #0
 800b004:	d037      	beq.n	800b076 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	2b80      	cmp	r3, #128	@ 0x80
 800b00a:	d034      	beq.n	800b076 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	2b40      	cmp	r3, #64	@ 0x40
 800b010:	d031      	beq.n	800b076 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	69db      	ldr	r3, [r3, #28]
 800b018:	f003 0308 	and.w	r3, r3, #8
 800b01c:	2b08      	cmp	r3, #8
 800b01e:	d110      	bne.n	800b042 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	2208      	movs	r2, #8
 800b026:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b028:	68f8      	ldr	r0, [r7, #12]
 800b02a:	f000 f838 	bl	800b09e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	2208      	movs	r2, #8
 800b032:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	2200      	movs	r2, #0
 800b03a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	e029      	b.n	800b096 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	69db      	ldr	r3, [r3, #28]
 800b048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b04c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b050:	d111      	bne.n	800b076 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b05a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b05c:	68f8      	ldr	r0, [r7, #12]
 800b05e:	f000 f81e 	bl	800b09e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	2220      	movs	r2, #32
 800b066:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	2200      	movs	r2, #0
 800b06e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b072:	2303      	movs	r3, #3
 800b074:	e00f      	b.n	800b096 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	69da      	ldr	r2, [r3, #28]
 800b07c:	68bb      	ldr	r3, [r7, #8]
 800b07e:	4013      	ands	r3, r2
 800b080:	68ba      	ldr	r2, [r7, #8]
 800b082:	429a      	cmp	r2, r3
 800b084:	bf0c      	ite	eq
 800b086:	2301      	moveq	r3, #1
 800b088:	2300      	movne	r3, #0
 800b08a:	b2db      	uxtb	r3, r3
 800b08c:	461a      	mov	r2, r3
 800b08e:	79fb      	ldrb	r3, [r7, #7]
 800b090:	429a      	cmp	r2, r3
 800b092:	d0a0      	beq.n	800afd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b094:	2300      	movs	r3, #0
}
 800b096:	4618      	mov	r0, r3
 800b098:	3710      	adds	r7, #16
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b09e:	b480      	push	{r7}
 800b0a0:	b095      	sub	sp, #84	@ 0x54
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0ae:	e853 3f00 	ldrex	r3, [r3]
 800b0b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b0b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b0ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	461a      	mov	r2, r3
 800b0c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0c4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b0ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b0cc:	e841 2300 	strex	r3, r2, [r1]
 800b0d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b0d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d1e6      	bne.n	800b0a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	3308      	adds	r3, #8
 800b0de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0e0:	6a3b      	ldr	r3, [r7, #32]
 800b0e2:	e853 3f00 	ldrex	r3, [r3]
 800b0e6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b0e8:	69fb      	ldr	r3, [r7, #28]
 800b0ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0ee:	f023 0301 	bic.w	r3, r3, #1
 800b0f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	3308      	adds	r3, #8
 800b0fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b0fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b100:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b102:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b104:	e841 2300 	strex	r3, r2, [r1]
 800b108:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1e3      	bne.n	800b0d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b114:	2b01      	cmp	r3, #1
 800b116:	d118      	bne.n	800b14a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	e853 3f00 	ldrex	r3, [r3]
 800b124:	60bb      	str	r3, [r7, #8]
   return(result);
 800b126:	68bb      	ldr	r3, [r7, #8]
 800b128:	f023 0310 	bic.w	r3, r3, #16
 800b12c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	461a      	mov	r2, r3
 800b134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b136:	61bb      	str	r3, [r7, #24]
 800b138:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13a:	6979      	ldr	r1, [r7, #20]
 800b13c:	69ba      	ldr	r2, [r7, #24]
 800b13e:	e841 2300 	strex	r3, r2, [r1]
 800b142:	613b      	str	r3, [r7, #16]
   return(result);
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d1e6      	bne.n	800b118 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2220      	movs	r2, #32
 800b14e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2200      	movs	r2, #0
 800b156:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b15e:	bf00      	nop
 800b160:	3754      	adds	r7, #84	@ 0x54
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr

0800b16a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b16a:	b480      	push	{r7}
 800b16c:	b085      	sub	sp, #20
 800b16e:	af00      	add	r7, sp, #0
 800b170:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d101      	bne.n	800b180 <HAL_UARTEx_DisableFifoMode+0x16>
 800b17c:	2302      	movs	r3, #2
 800b17e:	e027      	b.n	800b1d0 <HAL_UARTEx_DisableFifoMode+0x66>
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2201      	movs	r2, #1
 800b184:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	2224      	movs	r2, #36	@ 0x24
 800b18c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	681a      	ldr	r2, [r3, #0]
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f022 0201 	bic.w	r2, r2, #1
 800b1a6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b1ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	68fa      	ldr	r2, [r7, #12]
 800b1bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2220      	movs	r2, #32
 800b1c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1ce:	2300      	movs	r3, #0
}
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	3714      	adds	r7, #20
 800b1d4:	46bd      	mov	sp, r7
 800b1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1da:	4770      	bx	lr

0800b1dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b084      	sub	sp, #16
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d101      	bne.n	800b1f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b1f0:	2302      	movs	r3, #2
 800b1f2:	e02d      	b.n	800b250 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2224      	movs	r2, #36	@ 0x24
 800b200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	681a      	ldr	r2, [r3, #0]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f022 0201 	bic.w	r2, r2, #1
 800b21a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	689b      	ldr	r3, [r3, #8]
 800b222:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	683a      	ldr	r2, [r7, #0]
 800b22c:	430a      	orrs	r2, r1
 800b22e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 f84f 	bl	800b2d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	68fa      	ldr	r2, [r7, #12]
 800b23c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2220      	movs	r2, #32
 800b242:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2200      	movs	r2, #0
 800b24a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b24e:	2300      	movs	r3, #0
}
 800b250:	4618      	mov	r0, r3
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b084      	sub	sp, #16
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d101      	bne.n	800b270 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b26c:	2302      	movs	r3, #2
 800b26e:	e02d      	b.n	800b2cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2201      	movs	r2, #1
 800b274:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2224      	movs	r2, #36	@ 0x24
 800b27c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	681a      	ldr	r2, [r3, #0]
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	f022 0201 	bic.w	r2, r2, #1
 800b296:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	683a      	ldr	r2, [r7, #0]
 800b2a8:	430a      	orrs	r2, r1
 800b2aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 f811 	bl	800b2d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	68fa      	ldr	r2, [r7, #12]
 800b2b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2220      	movs	r2, #32
 800b2be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b2ca:	2300      	movs	r3, #0
}
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	3710      	adds	r7, #16
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	bd80      	pop	{r7, pc}

0800b2d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b085      	sub	sp, #20
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d108      	bne.n	800b2f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b2f4:	e031      	b.n	800b35a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b2f6:	2308      	movs	r3, #8
 800b2f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b2fa:	2308      	movs	r3, #8
 800b2fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	689b      	ldr	r3, [r3, #8]
 800b304:	0e5b      	lsrs	r3, r3, #25
 800b306:	b2db      	uxtb	r3, r3
 800b308:	f003 0307 	and.w	r3, r3, #7
 800b30c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	0f5b      	lsrs	r3, r3, #29
 800b316:	b2db      	uxtb	r3, r3
 800b318:	f003 0307 	and.w	r3, r3, #7
 800b31c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b31e:	7bbb      	ldrb	r3, [r7, #14]
 800b320:	7b3a      	ldrb	r2, [r7, #12]
 800b322:	4911      	ldr	r1, [pc, #68]	@ (800b368 <UARTEx_SetNbDataToProcess+0x94>)
 800b324:	5c8a      	ldrb	r2, [r1, r2]
 800b326:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b32a:	7b3a      	ldrb	r2, [r7, #12]
 800b32c:	490f      	ldr	r1, [pc, #60]	@ (800b36c <UARTEx_SetNbDataToProcess+0x98>)
 800b32e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b330:	fb93 f3f2 	sdiv	r3, r3, r2
 800b334:	b29a      	uxth	r2, r3
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b33c:	7bfb      	ldrb	r3, [r7, #15]
 800b33e:	7b7a      	ldrb	r2, [r7, #13]
 800b340:	4909      	ldr	r1, [pc, #36]	@ (800b368 <UARTEx_SetNbDataToProcess+0x94>)
 800b342:	5c8a      	ldrb	r2, [r1, r2]
 800b344:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b348:	7b7a      	ldrb	r2, [r7, #13]
 800b34a:	4908      	ldr	r1, [pc, #32]	@ (800b36c <UARTEx_SetNbDataToProcess+0x98>)
 800b34c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b34e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b352:	b29a      	uxth	r2, r3
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b35a:	bf00      	nop
 800b35c:	3714      	adds	r7, #20
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr
 800b366:	bf00      	nop
 800b368:	0800fec8 	.word	0x0800fec8
 800b36c:	0800fed0 	.word	0x0800fed0

0800b370 <__cvt>:
 800b370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b374:	ec57 6b10 	vmov	r6, r7, d0
 800b378:	2f00      	cmp	r7, #0
 800b37a:	460c      	mov	r4, r1
 800b37c:	4619      	mov	r1, r3
 800b37e:	463b      	mov	r3, r7
 800b380:	bfb4      	ite	lt
 800b382:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b386:	2300      	movge	r3, #0
 800b388:	4691      	mov	r9, r2
 800b38a:	bfbf      	itttt	lt
 800b38c:	4632      	movlt	r2, r6
 800b38e:	461f      	movlt	r7, r3
 800b390:	232d      	movlt	r3, #45	@ 0x2d
 800b392:	4616      	movlt	r6, r2
 800b394:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b398:	700b      	strb	r3, [r1, #0]
 800b39a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b39c:	f023 0820 	bic.w	r8, r3, #32
 800b3a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b3a4:	d005      	beq.n	800b3b2 <__cvt+0x42>
 800b3a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b3aa:	d100      	bne.n	800b3ae <__cvt+0x3e>
 800b3ac:	3401      	adds	r4, #1
 800b3ae:	2102      	movs	r1, #2
 800b3b0:	e000      	b.n	800b3b4 <__cvt+0x44>
 800b3b2:	2103      	movs	r1, #3
 800b3b4:	ab03      	add	r3, sp, #12
 800b3b6:	4622      	mov	r2, r4
 800b3b8:	9301      	str	r3, [sp, #4]
 800b3ba:	ab02      	add	r3, sp, #8
 800b3bc:	ec47 6b10 	vmov	d0, r6, r7
 800b3c0:	9300      	str	r3, [sp, #0]
 800b3c2:	4653      	mov	r3, sl
 800b3c4:	f001 fedc 	bl	800d180 <_dtoa_r>
 800b3c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b3cc:	4605      	mov	r5, r0
 800b3ce:	d119      	bne.n	800b404 <__cvt+0x94>
 800b3d0:	f019 0f01 	tst.w	r9, #1
 800b3d4:	d00e      	beq.n	800b3f4 <__cvt+0x84>
 800b3d6:	eb00 0904 	add.w	r9, r0, r4
 800b3da:	2200      	movs	r2, #0
 800b3dc:	2300      	movs	r3, #0
 800b3de:	4630      	mov	r0, r6
 800b3e0:	4639      	mov	r1, r7
 800b3e2:	f7f5 fb81 	bl	8000ae8 <__aeabi_dcmpeq>
 800b3e6:	b108      	cbz	r0, 800b3ec <__cvt+0x7c>
 800b3e8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b3ec:	2230      	movs	r2, #48	@ 0x30
 800b3ee:	9b03      	ldr	r3, [sp, #12]
 800b3f0:	454b      	cmp	r3, r9
 800b3f2:	d31e      	bcc.n	800b432 <__cvt+0xc2>
 800b3f4:	9b03      	ldr	r3, [sp, #12]
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3fa:	1b5b      	subs	r3, r3, r5
 800b3fc:	6013      	str	r3, [r2, #0]
 800b3fe:	b004      	add	sp, #16
 800b400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b404:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b408:	eb00 0904 	add.w	r9, r0, r4
 800b40c:	d1e5      	bne.n	800b3da <__cvt+0x6a>
 800b40e:	7803      	ldrb	r3, [r0, #0]
 800b410:	2b30      	cmp	r3, #48	@ 0x30
 800b412:	d10a      	bne.n	800b42a <__cvt+0xba>
 800b414:	2200      	movs	r2, #0
 800b416:	2300      	movs	r3, #0
 800b418:	4630      	mov	r0, r6
 800b41a:	4639      	mov	r1, r7
 800b41c:	f7f5 fb64 	bl	8000ae8 <__aeabi_dcmpeq>
 800b420:	b918      	cbnz	r0, 800b42a <__cvt+0xba>
 800b422:	f1c4 0401 	rsb	r4, r4, #1
 800b426:	f8ca 4000 	str.w	r4, [sl]
 800b42a:	f8da 3000 	ldr.w	r3, [sl]
 800b42e:	4499      	add	r9, r3
 800b430:	e7d3      	b.n	800b3da <__cvt+0x6a>
 800b432:	1c59      	adds	r1, r3, #1
 800b434:	9103      	str	r1, [sp, #12]
 800b436:	701a      	strb	r2, [r3, #0]
 800b438:	e7d9      	b.n	800b3ee <__cvt+0x7e>

0800b43a <__exponent>:
 800b43a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b43c:	2900      	cmp	r1, #0
 800b43e:	7002      	strb	r2, [r0, #0]
 800b440:	bfba      	itte	lt
 800b442:	4249      	neglt	r1, r1
 800b444:	232d      	movlt	r3, #45	@ 0x2d
 800b446:	232b      	movge	r3, #43	@ 0x2b
 800b448:	2909      	cmp	r1, #9
 800b44a:	7043      	strb	r3, [r0, #1]
 800b44c:	dd28      	ble.n	800b4a0 <__exponent+0x66>
 800b44e:	f10d 0307 	add.w	r3, sp, #7
 800b452:	270a      	movs	r7, #10
 800b454:	461d      	mov	r5, r3
 800b456:	461a      	mov	r2, r3
 800b458:	3b01      	subs	r3, #1
 800b45a:	fbb1 f6f7 	udiv	r6, r1, r7
 800b45e:	fb07 1416 	mls	r4, r7, r6, r1
 800b462:	3430      	adds	r4, #48	@ 0x30
 800b464:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b468:	460c      	mov	r4, r1
 800b46a:	4631      	mov	r1, r6
 800b46c:	2c63      	cmp	r4, #99	@ 0x63
 800b46e:	dcf2      	bgt.n	800b456 <__exponent+0x1c>
 800b470:	3130      	adds	r1, #48	@ 0x30
 800b472:	1e94      	subs	r4, r2, #2
 800b474:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b478:	1c41      	adds	r1, r0, #1
 800b47a:	4623      	mov	r3, r4
 800b47c:	42ab      	cmp	r3, r5
 800b47e:	d30a      	bcc.n	800b496 <__exponent+0x5c>
 800b480:	f10d 0309 	add.w	r3, sp, #9
 800b484:	1a9b      	subs	r3, r3, r2
 800b486:	42ac      	cmp	r4, r5
 800b488:	bf88      	it	hi
 800b48a:	2300      	movhi	r3, #0
 800b48c:	3302      	adds	r3, #2
 800b48e:	4403      	add	r3, r0
 800b490:	1a18      	subs	r0, r3, r0
 800b492:	b003      	add	sp, #12
 800b494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b496:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b49a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b49e:	e7ed      	b.n	800b47c <__exponent+0x42>
 800b4a0:	2330      	movs	r3, #48	@ 0x30
 800b4a2:	3130      	adds	r1, #48	@ 0x30
 800b4a4:	7083      	strb	r3, [r0, #2]
 800b4a6:	1d03      	adds	r3, r0, #4
 800b4a8:	70c1      	strb	r1, [r0, #3]
 800b4aa:	e7f1      	b.n	800b490 <__exponent+0x56>

0800b4ac <_printf_float>:
 800b4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b0:	b08d      	sub	sp, #52	@ 0x34
 800b4b2:	460c      	mov	r4, r1
 800b4b4:	4616      	mov	r6, r2
 800b4b6:	461f      	mov	r7, r3
 800b4b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b4bc:	4605      	mov	r5, r0
 800b4be:	f001 fda3 	bl	800d008 <_localeconv_r>
 800b4c2:	6803      	ldr	r3, [r0, #0]
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	9304      	str	r3, [sp, #16]
 800b4c8:	f7f4 fee2 	bl	8000290 <strlen>
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	9005      	str	r0, [sp, #20]
 800b4d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4d2:	f8d8 3000 	ldr.w	r3, [r8]
 800b4d6:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b4da:	3307      	adds	r3, #7
 800b4dc:	f8d4 b000 	ldr.w	fp, [r4]
 800b4e0:	f023 0307 	bic.w	r3, r3, #7
 800b4e4:	f103 0208 	add.w	r2, r3, #8
 800b4e8:	f8c8 2000 	str.w	r2, [r8]
 800b4ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b4f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b4f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b4f8:	f8cd 8018 	str.w	r8, [sp, #24]
 800b4fc:	9307      	str	r3, [sp, #28]
 800b4fe:	4b9d      	ldr	r3, [pc, #628]	@ (800b774 <_printf_float+0x2c8>)
 800b500:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b504:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b508:	f7f5 fb20 	bl	8000b4c <__aeabi_dcmpun>
 800b50c:	bb70      	cbnz	r0, 800b56c <_printf_float+0xc0>
 800b50e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b512:	4b98      	ldr	r3, [pc, #608]	@ (800b774 <_printf_float+0x2c8>)
 800b514:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b518:	f7f5 fafa 	bl	8000b10 <__aeabi_dcmple>
 800b51c:	bb30      	cbnz	r0, 800b56c <_printf_float+0xc0>
 800b51e:	2200      	movs	r2, #0
 800b520:	2300      	movs	r3, #0
 800b522:	4640      	mov	r0, r8
 800b524:	4649      	mov	r1, r9
 800b526:	f7f5 fae9 	bl	8000afc <__aeabi_dcmplt>
 800b52a:	b110      	cbz	r0, 800b532 <_printf_float+0x86>
 800b52c:	232d      	movs	r3, #45	@ 0x2d
 800b52e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b532:	4a91      	ldr	r2, [pc, #580]	@ (800b778 <_printf_float+0x2cc>)
 800b534:	4b91      	ldr	r3, [pc, #580]	@ (800b77c <_printf_float+0x2d0>)
 800b536:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b53a:	bf8c      	ite	hi
 800b53c:	4690      	movhi	r8, r2
 800b53e:	4698      	movls	r8, r3
 800b540:	2303      	movs	r3, #3
 800b542:	f04f 0900 	mov.w	r9, #0
 800b546:	6123      	str	r3, [r4, #16]
 800b548:	f02b 0304 	bic.w	r3, fp, #4
 800b54c:	6023      	str	r3, [r4, #0]
 800b54e:	4633      	mov	r3, r6
 800b550:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b552:	4621      	mov	r1, r4
 800b554:	4628      	mov	r0, r5
 800b556:	9700      	str	r7, [sp, #0]
 800b558:	f000 f9d2 	bl	800b900 <_printf_common>
 800b55c:	3001      	adds	r0, #1
 800b55e:	f040 808d 	bne.w	800b67c <_printf_float+0x1d0>
 800b562:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b566:	b00d      	add	sp, #52	@ 0x34
 800b568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b56c:	4642      	mov	r2, r8
 800b56e:	464b      	mov	r3, r9
 800b570:	4640      	mov	r0, r8
 800b572:	4649      	mov	r1, r9
 800b574:	f7f5 faea 	bl	8000b4c <__aeabi_dcmpun>
 800b578:	b140      	cbz	r0, 800b58c <_printf_float+0xe0>
 800b57a:	464b      	mov	r3, r9
 800b57c:	4a80      	ldr	r2, [pc, #512]	@ (800b780 <_printf_float+0x2d4>)
 800b57e:	2b00      	cmp	r3, #0
 800b580:	bfbc      	itt	lt
 800b582:	232d      	movlt	r3, #45	@ 0x2d
 800b584:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b588:	4b7e      	ldr	r3, [pc, #504]	@ (800b784 <_printf_float+0x2d8>)
 800b58a:	e7d4      	b.n	800b536 <_printf_float+0x8a>
 800b58c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b590:	6863      	ldr	r3, [r4, #4]
 800b592:	9206      	str	r2, [sp, #24]
 800b594:	1c5a      	adds	r2, r3, #1
 800b596:	d13b      	bne.n	800b610 <_printf_float+0x164>
 800b598:	2306      	movs	r3, #6
 800b59a:	6063      	str	r3, [r4, #4]
 800b59c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	6022      	str	r2, [r4, #0]
 800b5a6:	9303      	str	r3, [sp, #12]
 800b5a8:	ab0a      	add	r3, sp, #40	@ 0x28
 800b5aa:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b5ae:	ab09      	add	r3, sp, #36	@ 0x24
 800b5b0:	ec49 8b10 	vmov	d0, r8, r9
 800b5b4:	9300      	str	r3, [sp, #0]
 800b5b6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b5ba:	6861      	ldr	r1, [r4, #4]
 800b5bc:	f7ff fed8 	bl	800b370 <__cvt>
 800b5c0:	9b06      	ldr	r3, [sp, #24]
 800b5c2:	4680      	mov	r8, r0
 800b5c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b5c6:	2b47      	cmp	r3, #71	@ 0x47
 800b5c8:	d129      	bne.n	800b61e <_printf_float+0x172>
 800b5ca:	1cc8      	adds	r0, r1, #3
 800b5cc:	db02      	blt.n	800b5d4 <_printf_float+0x128>
 800b5ce:	6863      	ldr	r3, [r4, #4]
 800b5d0:	4299      	cmp	r1, r3
 800b5d2:	dd41      	ble.n	800b658 <_printf_float+0x1ac>
 800b5d4:	f1aa 0a02 	sub.w	sl, sl, #2
 800b5d8:	fa5f fa8a 	uxtb.w	sl, sl
 800b5dc:	3901      	subs	r1, #1
 800b5de:	4652      	mov	r2, sl
 800b5e0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b5e4:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5e6:	f7ff ff28 	bl	800b43a <__exponent>
 800b5ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5ec:	4681      	mov	r9, r0
 800b5ee:	1813      	adds	r3, r2, r0
 800b5f0:	2a01      	cmp	r2, #1
 800b5f2:	6123      	str	r3, [r4, #16]
 800b5f4:	dc02      	bgt.n	800b5fc <_printf_float+0x150>
 800b5f6:	6822      	ldr	r2, [r4, #0]
 800b5f8:	07d2      	lsls	r2, r2, #31
 800b5fa:	d501      	bpl.n	800b600 <_printf_float+0x154>
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	6123      	str	r3, [r4, #16]
 800b600:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b604:	2b00      	cmp	r3, #0
 800b606:	d0a2      	beq.n	800b54e <_printf_float+0xa2>
 800b608:	232d      	movs	r3, #45	@ 0x2d
 800b60a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b60e:	e79e      	b.n	800b54e <_printf_float+0xa2>
 800b610:	9a06      	ldr	r2, [sp, #24]
 800b612:	2a47      	cmp	r2, #71	@ 0x47
 800b614:	d1c2      	bne.n	800b59c <_printf_float+0xf0>
 800b616:	2b00      	cmp	r3, #0
 800b618:	d1c0      	bne.n	800b59c <_printf_float+0xf0>
 800b61a:	2301      	movs	r3, #1
 800b61c:	e7bd      	b.n	800b59a <_printf_float+0xee>
 800b61e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b622:	d9db      	bls.n	800b5dc <_printf_float+0x130>
 800b624:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b628:	d118      	bne.n	800b65c <_printf_float+0x1b0>
 800b62a:	2900      	cmp	r1, #0
 800b62c:	6863      	ldr	r3, [r4, #4]
 800b62e:	dd0b      	ble.n	800b648 <_printf_float+0x19c>
 800b630:	6121      	str	r1, [r4, #16]
 800b632:	b913      	cbnz	r3, 800b63a <_printf_float+0x18e>
 800b634:	6822      	ldr	r2, [r4, #0]
 800b636:	07d0      	lsls	r0, r2, #31
 800b638:	d502      	bpl.n	800b640 <_printf_float+0x194>
 800b63a:	3301      	adds	r3, #1
 800b63c:	440b      	add	r3, r1
 800b63e:	6123      	str	r3, [r4, #16]
 800b640:	f04f 0900 	mov.w	r9, #0
 800b644:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b646:	e7db      	b.n	800b600 <_printf_float+0x154>
 800b648:	b913      	cbnz	r3, 800b650 <_printf_float+0x1a4>
 800b64a:	6822      	ldr	r2, [r4, #0]
 800b64c:	07d2      	lsls	r2, r2, #31
 800b64e:	d501      	bpl.n	800b654 <_printf_float+0x1a8>
 800b650:	3302      	adds	r3, #2
 800b652:	e7f4      	b.n	800b63e <_printf_float+0x192>
 800b654:	2301      	movs	r3, #1
 800b656:	e7f2      	b.n	800b63e <_printf_float+0x192>
 800b658:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b65c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b65e:	4299      	cmp	r1, r3
 800b660:	db05      	blt.n	800b66e <_printf_float+0x1c2>
 800b662:	6823      	ldr	r3, [r4, #0]
 800b664:	6121      	str	r1, [r4, #16]
 800b666:	07d8      	lsls	r0, r3, #31
 800b668:	d5ea      	bpl.n	800b640 <_printf_float+0x194>
 800b66a:	1c4b      	adds	r3, r1, #1
 800b66c:	e7e7      	b.n	800b63e <_printf_float+0x192>
 800b66e:	2900      	cmp	r1, #0
 800b670:	bfd4      	ite	le
 800b672:	f1c1 0202 	rsble	r2, r1, #2
 800b676:	2201      	movgt	r2, #1
 800b678:	4413      	add	r3, r2
 800b67a:	e7e0      	b.n	800b63e <_printf_float+0x192>
 800b67c:	6823      	ldr	r3, [r4, #0]
 800b67e:	055a      	lsls	r2, r3, #21
 800b680:	d407      	bmi.n	800b692 <_printf_float+0x1e6>
 800b682:	6923      	ldr	r3, [r4, #16]
 800b684:	4642      	mov	r2, r8
 800b686:	4631      	mov	r1, r6
 800b688:	4628      	mov	r0, r5
 800b68a:	47b8      	blx	r7
 800b68c:	3001      	adds	r0, #1
 800b68e:	d12b      	bne.n	800b6e8 <_printf_float+0x23c>
 800b690:	e767      	b.n	800b562 <_printf_float+0xb6>
 800b692:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b696:	f240 80dd 	bls.w	800b854 <_printf_float+0x3a8>
 800b69a:	2200      	movs	r2, #0
 800b69c:	2300      	movs	r3, #0
 800b69e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b6a2:	f7f5 fa21 	bl	8000ae8 <__aeabi_dcmpeq>
 800b6a6:	2800      	cmp	r0, #0
 800b6a8:	d033      	beq.n	800b712 <_printf_float+0x266>
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	4a36      	ldr	r2, [pc, #216]	@ (800b788 <_printf_float+0x2dc>)
 800b6ae:	4631      	mov	r1, r6
 800b6b0:	4628      	mov	r0, r5
 800b6b2:	47b8      	blx	r7
 800b6b4:	3001      	adds	r0, #1
 800b6b6:	f43f af54 	beq.w	800b562 <_printf_float+0xb6>
 800b6ba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b6be:	4543      	cmp	r3, r8
 800b6c0:	db02      	blt.n	800b6c8 <_printf_float+0x21c>
 800b6c2:	6823      	ldr	r3, [r4, #0]
 800b6c4:	07d8      	lsls	r0, r3, #31
 800b6c6:	d50f      	bpl.n	800b6e8 <_printf_float+0x23c>
 800b6c8:	4631      	mov	r1, r6
 800b6ca:	4628      	mov	r0, r5
 800b6cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6d0:	47b8      	blx	r7
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	f43f af45 	beq.w	800b562 <_printf_float+0xb6>
 800b6d8:	f04f 0900 	mov.w	r9, #0
 800b6dc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b6e0:	f104 0a1a 	add.w	sl, r4, #26
 800b6e4:	45c8      	cmp	r8, r9
 800b6e6:	dc09      	bgt.n	800b6fc <_printf_float+0x250>
 800b6e8:	6823      	ldr	r3, [r4, #0]
 800b6ea:	079b      	lsls	r3, r3, #30
 800b6ec:	f100 8103 	bmi.w	800b8f6 <_printf_float+0x44a>
 800b6f0:	68e0      	ldr	r0, [r4, #12]
 800b6f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6f4:	4298      	cmp	r0, r3
 800b6f6:	bfb8      	it	lt
 800b6f8:	4618      	movlt	r0, r3
 800b6fa:	e734      	b.n	800b566 <_printf_float+0xba>
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	4652      	mov	r2, sl
 800b700:	4631      	mov	r1, r6
 800b702:	4628      	mov	r0, r5
 800b704:	47b8      	blx	r7
 800b706:	3001      	adds	r0, #1
 800b708:	f43f af2b 	beq.w	800b562 <_printf_float+0xb6>
 800b70c:	f109 0901 	add.w	r9, r9, #1
 800b710:	e7e8      	b.n	800b6e4 <_printf_float+0x238>
 800b712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b714:	2b00      	cmp	r3, #0
 800b716:	dc39      	bgt.n	800b78c <_printf_float+0x2e0>
 800b718:	2301      	movs	r3, #1
 800b71a:	4a1b      	ldr	r2, [pc, #108]	@ (800b788 <_printf_float+0x2dc>)
 800b71c:	4631      	mov	r1, r6
 800b71e:	4628      	mov	r0, r5
 800b720:	47b8      	blx	r7
 800b722:	3001      	adds	r0, #1
 800b724:	f43f af1d 	beq.w	800b562 <_printf_float+0xb6>
 800b728:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b72c:	ea59 0303 	orrs.w	r3, r9, r3
 800b730:	d102      	bne.n	800b738 <_printf_float+0x28c>
 800b732:	6823      	ldr	r3, [r4, #0]
 800b734:	07d9      	lsls	r1, r3, #31
 800b736:	d5d7      	bpl.n	800b6e8 <_printf_float+0x23c>
 800b738:	4631      	mov	r1, r6
 800b73a:	4628      	mov	r0, r5
 800b73c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b740:	47b8      	blx	r7
 800b742:	3001      	adds	r0, #1
 800b744:	f43f af0d 	beq.w	800b562 <_printf_float+0xb6>
 800b748:	f04f 0a00 	mov.w	sl, #0
 800b74c:	f104 0b1a 	add.w	fp, r4, #26
 800b750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b752:	425b      	negs	r3, r3
 800b754:	4553      	cmp	r3, sl
 800b756:	dc01      	bgt.n	800b75c <_printf_float+0x2b0>
 800b758:	464b      	mov	r3, r9
 800b75a:	e793      	b.n	800b684 <_printf_float+0x1d8>
 800b75c:	2301      	movs	r3, #1
 800b75e:	465a      	mov	r2, fp
 800b760:	4631      	mov	r1, r6
 800b762:	4628      	mov	r0, r5
 800b764:	47b8      	blx	r7
 800b766:	3001      	adds	r0, #1
 800b768:	f43f aefb 	beq.w	800b562 <_printf_float+0xb6>
 800b76c:	f10a 0a01 	add.w	sl, sl, #1
 800b770:	e7ee      	b.n	800b750 <_printf_float+0x2a4>
 800b772:	bf00      	nop
 800b774:	7fefffff 	.word	0x7fefffff
 800b778:	0800fedc 	.word	0x0800fedc
 800b77c:	0800fed8 	.word	0x0800fed8
 800b780:	0800fee4 	.word	0x0800fee4
 800b784:	0800fee0 	.word	0x0800fee0
 800b788:	0800fee8 	.word	0x0800fee8
 800b78c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b78e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b792:	4553      	cmp	r3, sl
 800b794:	bfa8      	it	ge
 800b796:	4653      	movge	r3, sl
 800b798:	2b00      	cmp	r3, #0
 800b79a:	4699      	mov	r9, r3
 800b79c:	dc36      	bgt.n	800b80c <_printf_float+0x360>
 800b79e:	f04f 0b00 	mov.w	fp, #0
 800b7a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7a6:	f104 021a 	add.w	r2, r4, #26
 800b7aa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b7ac:	9306      	str	r3, [sp, #24]
 800b7ae:	eba3 0309 	sub.w	r3, r3, r9
 800b7b2:	455b      	cmp	r3, fp
 800b7b4:	dc31      	bgt.n	800b81a <_printf_float+0x36e>
 800b7b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7b8:	459a      	cmp	sl, r3
 800b7ba:	dc3a      	bgt.n	800b832 <_printf_float+0x386>
 800b7bc:	6823      	ldr	r3, [r4, #0]
 800b7be:	07da      	lsls	r2, r3, #31
 800b7c0:	d437      	bmi.n	800b832 <_printf_float+0x386>
 800b7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c4:	ebaa 0903 	sub.w	r9, sl, r3
 800b7c8:	9b06      	ldr	r3, [sp, #24]
 800b7ca:	ebaa 0303 	sub.w	r3, sl, r3
 800b7ce:	4599      	cmp	r9, r3
 800b7d0:	bfa8      	it	ge
 800b7d2:	4699      	movge	r9, r3
 800b7d4:	f1b9 0f00 	cmp.w	r9, #0
 800b7d8:	dc33      	bgt.n	800b842 <_printf_float+0x396>
 800b7da:	f04f 0800 	mov.w	r8, #0
 800b7de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7e2:	f104 0b1a 	add.w	fp, r4, #26
 800b7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7e8:	ebaa 0303 	sub.w	r3, sl, r3
 800b7ec:	eba3 0309 	sub.w	r3, r3, r9
 800b7f0:	4543      	cmp	r3, r8
 800b7f2:	f77f af79 	ble.w	800b6e8 <_printf_float+0x23c>
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	465a      	mov	r2, fp
 800b7fa:	4631      	mov	r1, r6
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	47b8      	blx	r7
 800b800:	3001      	adds	r0, #1
 800b802:	f43f aeae 	beq.w	800b562 <_printf_float+0xb6>
 800b806:	f108 0801 	add.w	r8, r8, #1
 800b80a:	e7ec      	b.n	800b7e6 <_printf_float+0x33a>
 800b80c:	4642      	mov	r2, r8
 800b80e:	4631      	mov	r1, r6
 800b810:	4628      	mov	r0, r5
 800b812:	47b8      	blx	r7
 800b814:	3001      	adds	r0, #1
 800b816:	d1c2      	bne.n	800b79e <_printf_float+0x2f2>
 800b818:	e6a3      	b.n	800b562 <_printf_float+0xb6>
 800b81a:	2301      	movs	r3, #1
 800b81c:	4631      	mov	r1, r6
 800b81e:	4628      	mov	r0, r5
 800b820:	9206      	str	r2, [sp, #24]
 800b822:	47b8      	blx	r7
 800b824:	3001      	adds	r0, #1
 800b826:	f43f ae9c 	beq.w	800b562 <_printf_float+0xb6>
 800b82a:	f10b 0b01 	add.w	fp, fp, #1
 800b82e:	9a06      	ldr	r2, [sp, #24]
 800b830:	e7bb      	b.n	800b7aa <_printf_float+0x2fe>
 800b832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b836:	4631      	mov	r1, r6
 800b838:	4628      	mov	r0, r5
 800b83a:	47b8      	blx	r7
 800b83c:	3001      	adds	r0, #1
 800b83e:	d1c0      	bne.n	800b7c2 <_printf_float+0x316>
 800b840:	e68f      	b.n	800b562 <_printf_float+0xb6>
 800b842:	9a06      	ldr	r2, [sp, #24]
 800b844:	464b      	mov	r3, r9
 800b846:	4631      	mov	r1, r6
 800b848:	4628      	mov	r0, r5
 800b84a:	4442      	add	r2, r8
 800b84c:	47b8      	blx	r7
 800b84e:	3001      	adds	r0, #1
 800b850:	d1c3      	bne.n	800b7da <_printf_float+0x32e>
 800b852:	e686      	b.n	800b562 <_printf_float+0xb6>
 800b854:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b858:	f1ba 0f01 	cmp.w	sl, #1
 800b85c:	dc01      	bgt.n	800b862 <_printf_float+0x3b6>
 800b85e:	07db      	lsls	r3, r3, #31
 800b860:	d536      	bpl.n	800b8d0 <_printf_float+0x424>
 800b862:	2301      	movs	r3, #1
 800b864:	4642      	mov	r2, r8
 800b866:	4631      	mov	r1, r6
 800b868:	4628      	mov	r0, r5
 800b86a:	47b8      	blx	r7
 800b86c:	3001      	adds	r0, #1
 800b86e:	f43f ae78 	beq.w	800b562 <_printf_float+0xb6>
 800b872:	4631      	mov	r1, r6
 800b874:	4628      	mov	r0, r5
 800b876:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b87a:	47b8      	blx	r7
 800b87c:	3001      	adds	r0, #1
 800b87e:	f43f ae70 	beq.w	800b562 <_printf_float+0xb6>
 800b882:	2200      	movs	r2, #0
 800b884:	2300      	movs	r3, #0
 800b886:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b88a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b88e:	f7f5 f92b 	bl	8000ae8 <__aeabi_dcmpeq>
 800b892:	b9c0      	cbnz	r0, 800b8c6 <_printf_float+0x41a>
 800b894:	4653      	mov	r3, sl
 800b896:	f108 0201 	add.w	r2, r8, #1
 800b89a:	4631      	mov	r1, r6
 800b89c:	4628      	mov	r0, r5
 800b89e:	47b8      	blx	r7
 800b8a0:	3001      	adds	r0, #1
 800b8a2:	d10c      	bne.n	800b8be <_printf_float+0x412>
 800b8a4:	e65d      	b.n	800b562 <_printf_float+0xb6>
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	465a      	mov	r2, fp
 800b8aa:	4631      	mov	r1, r6
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	47b8      	blx	r7
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	f43f ae56 	beq.w	800b562 <_printf_float+0xb6>
 800b8b6:	f108 0801 	add.w	r8, r8, #1
 800b8ba:	45d0      	cmp	r8, sl
 800b8bc:	dbf3      	blt.n	800b8a6 <_printf_float+0x3fa>
 800b8be:	464b      	mov	r3, r9
 800b8c0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b8c4:	e6df      	b.n	800b686 <_printf_float+0x1da>
 800b8c6:	f04f 0800 	mov.w	r8, #0
 800b8ca:	f104 0b1a 	add.w	fp, r4, #26
 800b8ce:	e7f4      	b.n	800b8ba <_printf_float+0x40e>
 800b8d0:	2301      	movs	r3, #1
 800b8d2:	4642      	mov	r2, r8
 800b8d4:	e7e1      	b.n	800b89a <_printf_float+0x3ee>
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	464a      	mov	r2, r9
 800b8da:	4631      	mov	r1, r6
 800b8dc:	4628      	mov	r0, r5
 800b8de:	47b8      	blx	r7
 800b8e0:	3001      	adds	r0, #1
 800b8e2:	f43f ae3e 	beq.w	800b562 <_printf_float+0xb6>
 800b8e6:	f108 0801 	add.w	r8, r8, #1
 800b8ea:	68e3      	ldr	r3, [r4, #12]
 800b8ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b8ee:	1a5b      	subs	r3, r3, r1
 800b8f0:	4543      	cmp	r3, r8
 800b8f2:	dcf0      	bgt.n	800b8d6 <_printf_float+0x42a>
 800b8f4:	e6fc      	b.n	800b6f0 <_printf_float+0x244>
 800b8f6:	f04f 0800 	mov.w	r8, #0
 800b8fa:	f104 0919 	add.w	r9, r4, #25
 800b8fe:	e7f4      	b.n	800b8ea <_printf_float+0x43e>

0800b900 <_printf_common>:
 800b900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b904:	4616      	mov	r6, r2
 800b906:	4698      	mov	r8, r3
 800b908:	688a      	ldr	r2, [r1, #8]
 800b90a:	4607      	mov	r7, r0
 800b90c:	690b      	ldr	r3, [r1, #16]
 800b90e:	460c      	mov	r4, r1
 800b910:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b914:	4293      	cmp	r3, r2
 800b916:	bfb8      	it	lt
 800b918:	4613      	movlt	r3, r2
 800b91a:	6033      	str	r3, [r6, #0]
 800b91c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b920:	b10a      	cbz	r2, 800b926 <_printf_common+0x26>
 800b922:	3301      	adds	r3, #1
 800b924:	6033      	str	r3, [r6, #0]
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	0699      	lsls	r1, r3, #26
 800b92a:	bf42      	ittt	mi
 800b92c:	6833      	ldrmi	r3, [r6, #0]
 800b92e:	3302      	addmi	r3, #2
 800b930:	6033      	strmi	r3, [r6, #0]
 800b932:	6825      	ldr	r5, [r4, #0]
 800b934:	f015 0506 	ands.w	r5, r5, #6
 800b938:	d106      	bne.n	800b948 <_printf_common+0x48>
 800b93a:	f104 0a19 	add.w	sl, r4, #25
 800b93e:	68e3      	ldr	r3, [r4, #12]
 800b940:	6832      	ldr	r2, [r6, #0]
 800b942:	1a9b      	subs	r3, r3, r2
 800b944:	42ab      	cmp	r3, r5
 800b946:	dc2b      	bgt.n	800b9a0 <_printf_common+0xa0>
 800b948:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b94c:	6822      	ldr	r2, [r4, #0]
 800b94e:	3b00      	subs	r3, #0
 800b950:	bf18      	it	ne
 800b952:	2301      	movne	r3, #1
 800b954:	0692      	lsls	r2, r2, #26
 800b956:	d430      	bmi.n	800b9ba <_printf_common+0xba>
 800b958:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b95c:	4641      	mov	r1, r8
 800b95e:	4638      	mov	r0, r7
 800b960:	47c8      	blx	r9
 800b962:	3001      	adds	r0, #1
 800b964:	d023      	beq.n	800b9ae <_printf_common+0xae>
 800b966:	6823      	ldr	r3, [r4, #0]
 800b968:	341a      	adds	r4, #26
 800b96a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800b96e:	f003 0306 	and.w	r3, r3, #6
 800b972:	2b04      	cmp	r3, #4
 800b974:	bf0a      	itet	eq
 800b976:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800b97a:	2500      	movne	r5, #0
 800b97c:	6833      	ldreq	r3, [r6, #0]
 800b97e:	f04f 0600 	mov.w	r6, #0
 800b982:	bf08      	it	eq
 800b984:	1aed      	subeq	r5, r5, r3
 800b986:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b98a:	bf08      	it	eq
 800b98c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b990:	4293      	cmp	r3, r2
 800b992:	bfc4      	itt	gt
 800b994:	1a9b      	subgt	r3, r3, r2
 800b996:	18ed      	addgt	r5, r5, r3
 800b998:	42b5      	cmp	r5, r6
 800b99a:	d11a      	bne.n	800b9d2 <_printf_common+0xd2>
 800b99c:	2000      	movs	r0, #0
 800b99e:	e008      	b.n	800b9b2 <_printf_common+0xb2>
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	4652      	mov	r2, sl
 800b9a4:	4641      	mov	r1, r8
 800b9a6:	4638      	mov	r0, r7
 800b9a8:	47c8      	blx	r9
 800b9aa:	3001      	adds	r0, #1
 800b9ac:	d103      	bne.n	800b9b6 <_printf_common+0xb6>
 800b9ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b9b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9b6:	3501      	adds	r5, #1
 800b9b8:	e7c1      	b.n	800b93e <_printf_common+0x3e>
 800b9ba:	18e1      	adds	r1, r4, r3
 800b9bc:	1c5a      	adds	r2, r3, #1
 800b9be:	2030      	movs	r0, #48	@ 0x30
 800b9c0:	3302      	adds	r3, #2
 800b9c2:	4422      	add	r2, r4
 800b9c4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b9c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b9cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b9d0:	e7c2      	b.n	800b958 <_printf_common+0x58>
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	4622      	mov	r2, r4
 800b9d6:	4641      	mov	r1, r8
 800b9d8:	4638      	mov	r0, r7
 800b9da:	47c8      	blx	r9
 800b9dc:	3001      	adds	r0, #1
 800b9de:	d0e6      	beq.n	800b9ae <_printf_common+0xae>
 800b9e0:	3601      	adds	r6, #1
 800b9e2:	e7d9      	b.n	800b998 <_printf_common+0x98>

0800b9e4 <_printf_i>:
 800b9e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9e8:	7e0f      	ldrb	r7, [r1, #24]
 800b9ea:	4691      	mov	r9, r2
 800b9ec:	4680      	mov	r8, r0
 800b9ee:	460c      	mov	r4, r1
 800b9f0:	2f78      	cmp	r7, #120	@ 0x78
 800b9f2:	469a      	mov	sl, r3
 800b9f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b9f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b9fa:	d807      	bhi.n	800ba0c <_printf_i+0x28>
 800b9fc:	2f62      	cmp	r7, #98	@ 0x62
 800b9fe:	d80a      	bhi.n	800ba16 <_printf_i+0x32>
 800ba00:	2f00      	cmp	r7, #0
 800ba02:	f000 80d1 	beq.w	800bba8 <_printf_i+0x1c4>
 800ba06:	2f58      	cmp	r7, #88	@ 0x58
 800ba08:	f000 80b8 	beq.w	800bb7c <_printf_i+0x198>
 800ba0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ba14:	e03a      	b.n	800ba8c <_printf_i+0xa8>
 800ba16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ba1a:	2b15      	cmp	r3, #21
 800ba1c:	d8f6      	bhi.n	800ba0c <_printf_i+0x28>
 800ba1e:	a101      	add	r1, pc, #4	@ (adr r1, 800ba24 <_printf_i+0x40>)
 800ba20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba24:	0800ba7d 	.word	0x0800ba7d
 800ba28:	0800ba91 	.word	0x0800ba91
 800ba2c:	0800ba0d 	.word	0x0800ba0d
 800ba30:	0800ba0d 	.word	0x0800ba0d
 800ba34:	0800ba0d 	.word	0x0800ba0d
 800ba38:	0800ba0d 	.word	0x0800ba0d
 800ba3c:	0800ba91 	.word	0x0800ba91
 800ba40:	0800ba0d 	.word	0x0800ba0d
 800ba44:	0800ba0d 	.word	0x0800ba0d
 800ba48:	0800ba0d 	.word	0x0800ba0d
 800ba4c:	0800ba0d 	.word	0x0800ba0d
 800ba50:	0800bb8f 	.word	0x0800bb8f
 800ba54:	0800babb 	.word	0x0800babb
 800ba58:	0800bb49 	.word	0x0800bb49
 800ba5c:	0800ba0d 	.word	0x0800ba0d
 800ba60:	0800ba0d 	.word	0x0800ba0d
 800ba64:	0800bbb1 	.word	0x0800bbb1
 800ba68:	0800ba0d 	.word	0x0800ba0d
 800ba6c:	0800babb 	.word	0x0800babb
 800ba70:	0800ba0d 	.word	0x0800ba0d
 800ba74:	0800ba0d 	.word	0x0800ba0d
 800ba78:	0800bb51 	.word	0x0800bb51
 800ba7c:	6833      	ldr	r3, [r6, #0]
 800ba7e:	1d1a      	adds	r2, r3, #4
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	6032      	str	r2, [r6, #0]
 800ba84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ba88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	e09c      	b.n	800bbca <_printf_i+0x1e6>
 800ba90:	6833      	ldr	r3, [r6, #0]
 800ba92:	6820      	ldr	r0, [r4, #0]
 800ba94:	1d19      	adds	r1, r3, #4
 800ba96:	6031      	str	r1, [r6, #0]
 800ba98:	0606      	lsls	r6, r0, #24
 800ba9a:	d501      	bpl.n	800baa0 <_printf_i+0xbc>
 800ba9c:	681d      	ldr	r5, [r3, #0]
 800ba9e:	e003      	b.n	800baa8 <_printf_i+0xc4>
 800baa0:	0645      	lsls	r5, r0, #25
 800baa2:	d5fb      	bpl.n	800ba9c <_printf_i+0xb8>
 800baa4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800baa8:	2d00      	cmp	r5, #0
 800baaa:	da03      	bge.n	800bab4 <_printf_i+0xd0>
 800baac:	232d      	movs	r3, #45	@ 0x2d
 800baae:	426d      	negs	r5, r5
 800bab0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bab4:	4858      	ldr	r0, [pc, #352]	@ (800bc18 <_printf_i+0x234>)
 800bab6:	230a      	movs	r3, #10
 800bab8:	e011      	b.n	800bade <_printf_i+0xfa>
 800baba:	6821      	ldr	r1, [r4, #0]
 800babc:	6833      	ldr	r3, [r6, #0]
 800babe:	0608      	lsls	r0, r1, #24
 800bac0:	f853 5b04 	ldr.w	r5, [r3], #4
 800bac4:	d402      	bmi.n	800bacc <_printf_i+0xe8>
 800bac6:	0649      	lsls	r1, r1, #25
 800bac8:	bf48      	it	mi
 800baca:	b2ad      	uxthmi	r5, r5
 800bacc:	2f6f      	cmp	r7, #111	@ 0x6f
 800bace:	6033      	str	r3, [r6, #0]
 800bad0:	4851      	ldr	r0, [pc, #324]	@ (800bc18 <_printf_i+0x234>)
 800bad2:	bf14      	ite	ne
 800bad4:	230a      	movne	r3, #10
 800bad6:	2308      	moveq	r3, #8
 800bad8:	2100      	movs	r1, #0
 800bada:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bade:	6866      	ldr	r6, [r4, #4]
 800bae0:	2e00      	cmp	r6, #0
 800bae2:	60a6      	str	r6, [r4, #8]
 800bae4:	db05      	blt.n	800baf2 <_printf_i+0x10e>
 800bae6:	6821      	ldr	r1, [r4, #0]
 800bae8:	432e      	orrs	r6, r5
 800baea:	f021 0104 	bic.w	r1, r1, #4
 800baee:	6021      	str	r1, [r4, #0]
 800baf0:	d04b      	beq.n	800bb8a <_printf_i+0x1a6>
 800baf2:	4616      	mov	r6, r2
 800baf4:	fbb5 f1f3 	udiv	r1, r5, r3
 800baf8:	fb03 5711 	mls	r7, r3, r1, r5
 800bafc:	5dc7      	ldrb	r7, [r0, r7]
 800bafe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb02:	462f      	mov	r7, r5
 800bb04:	460d      	mov	r5, r1
 800bb06:	42bb      	cmp	r3, r7
 800bb08:	d9f4      	bls.n	800baf4 <_printf_i+0x110>
 800bb0a:	2b08      	cmp	r3, #8
 800bb0c:	d10b      	bne.n	800bb26 <_printf_i+0x142>
 800bb0e:	6823      	ldr	r3, [r4, #0]
 800bb10:	07df      	lsls	r7, r3, #31
 800bb12:	d508      	bpl.n	800bb26 <_printf_i+0x142>
 800bb14:	6923      	ldr	r3, [r4, #16]
 800bb16:	6861      	ldr	r1, [r4, #4]
 800bb18:	4299      	cmp	r1, r3
 800bb1a:	bfde      	ittt	le
 800bb1c:	2330      	movle	r3, #48	@ 0x30
 800bb1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb22:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bb26:	1b92      	subs	r2, r2, r6
 800bb28:	6122      	str	r2, [r4, #16]
 800bb2a:	464b      	mov	r3, r9
 800bb2c:	aa03      	add	r2, sp, #12
 800bb2e:	4621      	mov	r1, r4
 800bb30:	4640      	mov	r0, r8
 800bb32:	f8cd a000 	str.w	sl, [sp]
 800bb36:	f7ff fee3 	bl	800b900 <_printf_common>
 800bb3a:	3001      	adds	r0, #1
 800bb3c:	d14a      	bne.n	800bbd4 <_printf_i+0x1f0>
 800bb3e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb42:	b004      	add	sp, #16
 800bb44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb48:	6823      	ldr	r3, [r4, #0]
 800bb4a:	f043 0320 	orr.w	r3, r3, #32
 800bb4e:	6023      	str	r3, [r4, #0]
 800bb50:	2778      	movs	r7, #120	@ 0x78
 800bb52:	4832      	ldr	r0, [pc, #200]	@ (800bc1c <_printf_i+0x238>)
 800bb54:	6823      	ldr	r3, [r4, #0]
 800bb56:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bb5a:	061f      	lsls	r7, r3, #24
 800bb5c:	6831      	ldr	r1, [r6, #0]
 800bb5e:	f851 5b04 	ldr.w	r5, [r1], #4
 800bb62:	d402      	bmi.n	800bb6a <_printf_i+0x186>
 800bb64:	065f      	lsls	r7, r3, #25
 800bb66:	bf48      	it	mi
 800bb68:	b2ad      	uxthmi	r5, r5
 800bb6a:	6031      	str	r1, [r6, #0]
 800bb6c:	07d9      	lsls	r1, r3, #31
 800bb6e:	bf44      	itt	mi
 800bb70:	f043 0320 	orrmi.w	r3, r3, #32
 800bb74:	6023      	strmi	r3, [r4, #0]
 800bb76:	b11d      	cbz	r5, 800bb80 <_printf_i+0x19c>
 800bb78:	2310      	movs	r3, #16
 800bb7a:	e7ad      	b.n	800bad8 <_printf_i+0xf4>
 800bb7c:	4826      	ldr	r0, [pc, #152]	@ (800bc18 <_printf_i+0x234>)
 800bb7e:	e7e9      	b.n	800bb54 <_printf_i+0x170>
 800bb80:	6823      	ldr	r3, [r4, #0]
 800bb82:	f023 0320 	bic.w	r3, r3, #32
 800bb86:	6023      	str	r3, [r4, #0]
 800bb88:	e7f6      	b.n	800bb78 <_printf_i+0x194>
 800bb8a:	4616      	mov	r6, r2
 800bb8c:	e7bd      	b.n	800bb0a <_printf_i+0x126>
 800bb8e:	6833      	ldr	r3, [r6, #0]
 800bb90:	6825      	ldr	r5, [r4, #0]
 800bb92:	1d18      	adds	r0, r3, #4
 800bb94:	6961      	ldr	r1, [r4, #20]
 800bb96:	6030      	str	r0, [r6, #0]
 800bb98:	062e      	lsls	r6, r5, #24
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	d501      	bpl.n	800bba2 <_printf_i+0x1be>
 800bb9e:	6019      	str	r1, [r3, #0]
 800bba0:	e002      	b.n	800bba8 <_printf_i+0x1c4>
 800bba2:	0668      	lsls	r0, r5, #25
 800bba4:	d5fb      	bpl.n	800bb9e <_printf_i+0x1ba>
 800bba6:	8019      	strh	r1, [r3, #0]
 800bba8:	2300      	movs	r3, #0
 800bbaa:	4616      	mov	r6, r2
 800bbac:	6123      	str	r3, [r4, #16]
 800bbae:	e7bc      	b.n	800bb2a <_printf_i+0x146>
 800bbb0:	6833      	ldr	r3, [r6, #0]
 800bbb2:	2100      	movs	r1, #0
 800bbb4:	1d1a      	adds	r2, r3, #4
 800bbb6:	6032      	str	r2, [r6, #0]
 800bbb8:	681e      	ldr	r6, [r3, #0]
 800bbba:	6862      	ldr	r2, [r4, #4]
 800bbbc:	4630      	mov	r0, r6
 800bbbe:	f001 fa27 	bl	800d010 <memchr>
 800bbc2:	b108      	cbz	r0, 800bbc8 <_printf_i+0x1e4>
 800bbc4:	1b80      	subs	r0, r0, r6
 800bbc6:	6060      	str	r0, [r4, #4]
 800bbc8:	6863      	ldr	r3, [r4, #4]
 800bbca:	6123      	str	r3, [r4, #16]
 800bbcc:	2300      	movs	r3, #0
 800bbce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbd2:	e7aa      	b.n	800bb2a <_printf_i+0x146>
 800bbd4:	6923      	ldr	r3, [r4, #16]
 800bbd6:	4632      	mov	r2, r6
 800bbd8:	4649      	mov	r1, r9
 800bbda:	4640      	mov	r0, r8
 800bbdc:	47d0      	blx	sl
 800bbde:	3001      	adds	r0, #1
 800bbe0:	d0ad      	beq.n	800bb3e <_printf_i+0x15a>
 800bbe2:	6823      	ldr	r3, [r4, #0]
 800bbe4:	079b      	lsls	r3, r3, #30
 800bbe6:	d413      	bmi.n	800bc10 <_printf_i+0x22c>
 800bbe8:	68e0      	ldr	r0, [r4, #12]
 800bbea:	9b03      	ldr	r3, [sp, #12]
 800bbec:	4298      	cmp	r0, r3
 800bbee:	bfb8      	it	lt
 800bbf0:	4618      	movlt	r0, r3
 800bbf2:	e7a6      	b.n	800bb42 <_printf_i+0x15e>
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	4632      	mov	r2, r6
 800bbf8:	4649      	mov	r1, r9
 800bbfa:	4640      	mov	r0, r8
 800bbfc:	47d0      	blx	sl
 800bbfe:	3001      	adds	r0, #1
 800bc00:	d09d      	beq.n	800bb3e <_printf_i+0x15a>
 800bc02:	3501      	adds	r5, #1
 800bc04:	68e3      	ldr	r3, [r4, #12]
 800bc06:	9903      	ldr	r1, [sp, #12]
 800bc08:	1a5b      	subs	r3, r3, r1
 800bc0a:	42ab      	cmp	r3, r5
 800bc0c:	dcf2      	bgt.n	800bbf4 <_printf_i+0x210>
 800bc0e:	e7eb      	b.n	800bbe8 <_printf_i+0x204>
 800bc10:	2500      	movs	r5, #0
 800bc12:	f104 0619 	add.w	r6, r4, #25
 800bc16:	e7f5      	b.n	800bc04 <_printf_i+0x220>
 800bc18:	0800feea 	.word	0x0800feea
 800bc1c:	0800fefb 	.word	0x0800fefb

0800bc20 <_scanf_float>:
 800bc20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc24:	b087      	sub	sp, #28
 800bc26:	4691      	mov	r9, r2
 800bc28:	4680      	mov	r8, r0
 800bc2a:	460c      	mov	r4, r1
 800bc2c:	9303      	str	r3, [sp, #12]
 800bc2e:	688b      	ldr	r3, [r1, #8]
 800bc30:	1e5a      	subs	r2, r3, #1
 800bc32:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800bc36:	460a      	mov	r2, r1
 800bc38:	bf89      	itett	hi
 800bc3a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800bc3e:	f04f 0b00 	movls.w	fp, #0
 800bc42:	eb03 0b05 	addhi.w	fp, r3, r5
 800bc46:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bc4a:	f04f 0500 	mov.w	r5, #0
 800bc4e:	bf88      	it	hi
 800bc50:	608b      	strhi	r3, [r1, #8]
 800bc52:	680b      	ldr	r3, [r1, #0]
 800bc54:	46aa      	mov	sl, r5
 800bc56:	462f      	mov	r7, r5
 800bc58:	9502      	str	r5, [sp, #8]
 800bc5a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800bc5e:	f842 3b1c 	str.w	r3, [r2], #28
 800bc62:	4616      	mov	r6, r2
 800bc64:	9201      	str	r2, [sp, #4]
 800bc66:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bc6a:	68a2      	ldr	r2, [r4, #8]
 800bc6c:	b15a      	cbz	r2, 800bc86 <_scanf_float+0x66>
 800bc6e:	f8d9 3000 	ldr.w	r3, [r9]
 800bc72:	781b      	ldrb	r3, [r3, #0]
 800bc74:	2b4e      	cmp	r3, #78	@ 0x4e
 800bc76:	d863      	bhi.n	800bd40 <_scanf_float+0x120>
 800bc78:	2b40      	cmp	r3, #64	@ 0x40
 800bc7a:	d83b      	bhi.n	800bcf4 <_scanf_float+0xd4>
 800bc7c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800bc80:	b2c8      	uxtb	r0, r1
 800bc82:	280e      	cmp	r0, #14
 800bc84:	d939      	bls.n	800bcfa <_scanf_float+0xda>
 800bc86:	b11f      	cbz	r7, 800bc90 <_scanf_float+0x70>
 800bc88:	6823      	ldr	r3, [r4, #0]
 800bc8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bc8e:	6023      	str	r3, [r4, #0]
 800bc90:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bc94:	f1ba 0f01 	cmp.w	sl, #1
 800bc98:	f200 8115 	bhi.w	800bec6 <_scanf_float+0x2a6>
 800bc9c:	9b01      	ldr	r3, [sp, #4]
 800bc9e:	429e      	cmp	r6, r3
 800bca0:	f200 8106 	bhi.w	800beb0 <_scanf_float+0x290>
 800bca4:	2001      	movs	r0, #1
 800bca6:	b007      	add	sp, #28
 800bca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcac:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bcb0:	2a0d      	cmp	r2, #13
 800bcb2:	d8e8      	bhi.n	800bc86 <_scanf_float+0x66>
 800bcb4:	a101      	add	r1, pc, #4	@ (adr r1, 800bcbc <_scanf_float+0x9c>)
 800bcb6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bcba:	bf00      	nop
 800bcbc:	0800be05 	.word	0x0800be05
 800bcc0:	0800bc87 	.word	0x0800bc87
 800bcc4:	0800bc87 	.word	0x0800bc87
 800bcc8:	0800bc87 	.word	0x0800bc87
 800bccc:	0800be61 	.word	0x0800be61
 800bcd0:	0800be3b 	.word	0x0800be3b
 800bcd4:	0800bc87 	.word	0x0800bc87
 800bcd8:	0800bc87 	.word	0x0800bc87
 800bcdc:	0800be13 	.word	0x0800be13
 800bce0:	0800bc87 	.word	0x0800bc87
 800bce4:	0800bc87 	.word	0x0800bc87
 800bce8:	0800bc87 	.word	0x0800bc87
 800bcec:	0800bc87 	.word	0x0800bc87
 800bcf0:	0800bdcf 	.word	0x0800bdcf
 800bcf4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800bcf8:	e7da      	b.n	800bcb0 <_scanf_float+0x90>
 800bcfa:	290e      	cmp	r1, #14
 800bcfc:	d8c3      	bhi.n	800bc86 <_scanf_float+0x66>
 800bcfe:	a001      	add	r0, pc, #4	@ (adr r0, 800bd04 <_scanf_float+0xe4>)
 800bd00:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bd04:	0800bdbf 	.word	0x0800bdbf
 800bd08:	0800bc87 	.word	0x0800bc87
 800bd0c:	0800bdbf 	.word	0x0800bdbf
 800bd10:	0800be4f 	.word	0x0800be4f
 800bd14:	0800bc87 	.word	0x0800bc87
 800bd18:	0800bd61 	.word	0x0800bd61
 800bd1c:	0800bda5 	.word	0x0800bda5
 800bd20:	0800bda5 	.word	0x0800bda5
 800bd24:	0800bda5 	.word	0x0800bda5
 800bd28:	0800bda5 	.word	0x0800bda5
 800bd2c:	0800bda5 	.word	0x0800bda5
 800bd30:	0800bda5 	.word	0x0800bda5
 800bd34:	0800bda5 	.word	0x0800bda5
 800bd38:	0800bda5 	.word	0x0800bda5
 800bd3c:	0800bda5 	.word	0x0800bda5
 800bd40:	2b6e      	cmp	r3, #110	@ 0x6e
 800bd42:	d809      	bhi.n	800bd58 <_scanf_float+0x138>
 800bd44:	2b60      	cmp	r3, #96	@ 0x60
 800bd46:	d8b1      	bhi.n	800bcac <_scanf_float+0x8c>
 800bd48:	2b54      	cmp	r3, #84	@ 0x54
 800bd4a:	d07b      	beq.n	800be44 <_scanf_float+0x224>
 800bd4c:	2b59      	cmp	r3, #89	@ 0x59
 800bd4e:	d19a      	bne.n	800bc86 <_scanf_float+0x66>
 800bd50:	2d07      	cmp	r5, #7
 800bd52:	d198      	bne.n	800bc86 <_scanf_float+0x66>
 800bd54:	2508      	movs	r5, #8
 800bd56:	e02f      	b.n	800bdb8 <_scanf_float+0x198>
 800bd58:	2b74      	cmp	r3, #116	@ 0x74
 800bd5a:	d073      	beq.n	800be44 <_scanf_float+0x224>
 800bd5c:	2b79      	cmp	r3, #121	@ 0x79
 800bd5e:	e7f6      	b.n	800bd4e <_scanf_float+0x12e>
 800bd60:	6821      	ldr	r1, [r4, #0]
 800bd62:	05c8      	lsls	r0, r1, #23
 800bd64:	d51e      	bpl.n	800bda4 <_scanf_float+0x184>
 800bd66:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800bd6a:	3701      	adds	r7, #1
 800bd6c:	6021      	str	r1, [r4, #0]
 800bd6e:	f1bb 0f00 	cmp.w	fp, #0
 800bd72:	d003      	beq.n	800bd7c <_scanf_float+0x15c>
 800bd74:	3201      	adds	r2, #1
 800bd76:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800bd7a:	60a2      	str	r2, [r4, #8]
 800bd7c:	68a3      	ldr	r3, [r4, #8]
 800bd7e:	3b01      	subs	r3, #1
 800bd80:	60a3      	str	r3, [r4, #8]
 800bd82:	6923      	ldr	r3, [r4, #16]
 800bd84:	3301      	adds	r3, #1
 800bd86:	6123      	str	r3, [r4, #16]
 800bd88:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bd8c:	3b01      	subs	r3, #1
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	f8c9 3004 	str.w	r3, [r9, #4]
 800bd94:	f340 8083 	ble.w	800be9e <_scanf_float+0x27e>
 800bd98:	f8d9 3000 	ldr.w	r3, [r9]
 800bd9c:	3301      	adds	r3, #1
 800bd9e:	f8c9 3000 	str.w	r3, [r9]
 800bda2:	e762      	b.n	800bc6a <_scanf_float+0x4a>
 800bda4:	eb1a 0105 	adds.w	r1, sl, r5
 800bda8:	f47f af6d 	bne.w	800bc86 <_scanf_float+0x66>
 800bdac:	6822      	ldr	r2, [r4, #0]
 800bdae:	460d      	mov	r5, r1
 800bdb0:	468a      	mov	sl, r1
 800bdb2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800bdb6:	6022      	str	r2, [r4, #0]
 800bdb8:	f806 3b01 	strb.w	r3, [r6], #1
 800bdbc:	e7de      	b.n	800bd7c <_scanf_float+0x15c>
 800bdbe:	6822      	ldr	r2, [r4, #0]
 800bdc0:	0610      	lsls	r0, r2, #24
 800bdc2:	f57f af60 	bpl.w	800bc86 <_scanf_float+0x66>
 800bdc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bdca:	6022      	str	r2, [r4, #0]
 800bdcc:	e7f4      	b.n	800bdb8 <_scanf_float+0x198>
 800bdce:	f1ba 0f00 	cmp.w	sl, #0
 800bdd2:	d10c      	bne.n	800bdee <_scanf_float+0x1ce>
 800bdd4:	b977      	cbnz	r7, 800bdf4 <_scanf_float+0x1d4>
 800bdd6:	6822      	ldr	r2, [r4, #0]
 800bdd8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bddc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bde0:	d108      	bne.n	800bdf4 <_scanf_float+0x1d4>
 800bde2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bde6:	f04f 0a01 	mov.w	sl, #1
 800bdea:	6022      	str	r2, [r4, #0]
 800bdec:	e7e4      	b.n	800bdb8 <_scanf_float+0x198>
 800bdee:	f1ba 0f02 	cmp.w	sl, #2
 800bdf2:	d051      	beq.n	800be98 <_scanf_float+0x278>
 800bdf4:	2d01      	cmp	r5, #1
 800bdf6:	d002      	beq.n	800bdfe <_scanf_float+0x1de>
 800bdf8:	2d04      	cmp	r5, #4
 800bdfa:	f47f af44 	bne.w	800bc86 <_scanf_float+0x66>
 800bdfe:	3501      	adds	r5, #1
 800be00:	b2ed      	uxtb	r5, r5
 800be02:	e7d9      	b.n	800bdb8 <_scanf_float+0x198>
 800be04:	f1ba 0f01 	cmp.w	sl, #1
 800be08:	f47f af3d 	bne.w	800bc86 <_scanf_float+0x66>
 800be0c:	f04f 0a02 	mov.w	sl, #2
 800be10:	e7d2      	b.n	800bdb8 <_scanf_float+0x198>
 800be12:	b975      	cbnz	r5, 800be32 <_scanf_float+0x212>
 800be14:	2f00      	cmp	r7, #0
 800be16:	f47f af37 	bne.w	800bc88 <_scanf_float+0x68>
 800be1a:	6822      	ldr	r2, [r4, #0]
 800be1c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800be20:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800be24:	f040 8103 	bne.w	800c02e <_scanf_float+0x40e>
 800be28:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800be2c:	2501      	movs	r5, #1
 800be2e:	6022      	str	r2, [r4, #0]
 800be30:	e7c2      	b.n	800bdb8 <_scanf_float+0x198>
 800be32:	2d03      	cmp	r5, #3
 800be34:	d0e3      	beq.n	800bdfe <_scanf_float+0x1de>
 800be36:	2d05      	cmp	r5, #5
 800be38:	e7df      	b.n	800bdfa <_scanf_float+0x1da>
 800be3a:	2d02      	cmp	r5, #2
 800be3c:	f47f af23 	bne.w	800bc86 <_scanf_float+0x66>
 800be40:	2503      	movs	r5, #3
 800be42:	e7b9      	b.n	800bdb8 <_scanf_float+0x198>
 800be44:	2d06      	cmp	r5, #6
 800be46:	f47f af1e 	bne.w	800bc86 <_scanf_float+0x66>
 800be4a:	2507      	movs	r5, #7
 800be4c:	e7b4      	b.n	800bdb8 <_scanf_float+0x198>
 800be4e:	6822      	ldr	r2, [r4, #0]
 800be50:	0591      	lsls	r1, r2, #22
 800be52:	f57f af18 	bpl.w	800bc86 <_scanf_float+0x66>
 800be56:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800be5a:	9702      	str	r7, [sp, #8]
 800be5c:	6022      	str	r2, [r4, #0]
 800be5e:	e7ab      	b.n	800bdb8 <_scanf_float+0x198>
 800be60:	6822      	ldr	r2, [r4, #0]
 800be62:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800be66:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800be6a:	d005      	beq.n	800be78 <_scanf_float+0x258>
 800be6c:	0550      	lsls	r0, r2, #21
 800be6e:	f57f af0a 	bpl.w	800bc86 <_scanf_float+0x66>
 800be72:	2f00      	cmp	r7, #0
 800be74:	f000 80db 	beq.w	800c02e <_scanf_float+0x40e>
 800be78:	0591      	lsls	r1, r2, #22
 800be7a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800be7e:	bf58      	it	pl
 800be80:	9902      	ldrpl	r1, [sp, #8]
 800be82:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800be86:	bf58      	it	pl
 800be88:	1a79      	subpl	r1, r7, r1
 800be8a:	6022      	str	r2, [r4, #0]
 800be8c:	f04f 0700 	mov.w	r7, #0
 800be90:	bf58      	it	pl
 800be92:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800be96:	e78f      	b.n	800bdb8 <_scanf_float+0x198>
 800be98:	f04f 0a03 	mov.w	sl, #3
 800be9c:	e78c      	b.n	800bdb8 <_scanf_float+0x198>
 800be9e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800bea2:	4649      	mov	r1, r9
 800bea4:	4640      	mov	r0, r8
 800bea6:	4798      	blx	r3
 800bea8:	2800      	cmp	r0, #0
 800beaa:	f43f aede 	beq.w	800bc6a <_scanf_float+0x4a>
 800beae:	e6ea      	b.n	800bc86 <_scanf_float+0x66>
 800beb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800beb4:	464a      	mov	r2, r9
 800beb6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800beba:	4640      	mov	r0, r8
 800bebc:	4798      	blx	r3
 800bebe:	6923      	ldr	r3, [r4, #16]
 800bec0:	3b01      	subs	r3, #1
 800bec2:	6123      	str	r3, [r4, #16]
 800bec4:	e6ea      	b.n	800bc9c <_scanf_float+0x7c>
 800bec6:	1e6b      	subs	r3, r5, #1
 800bec8:	2b06      	cmp	r3, #6
 800beca:	d824      	bhi.n	800bf16 <_scanf_float+0x2f6>
 800becc:	2d02      	cmp	r5, #2
 800bece:	d836      	bhi.n	800bf3e <_scanf_float+0x31e>
 800bed0:	9b01      	ldr	r3, [sp, #4]
 800bed2:	429e      	cmp	r6, r3
 800bed4:	f67f aee6 	bls.w	800bca4 <_scanf_float+0x84>
 800bed8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bedc:	464a      	mov	r2, r9
 800bede:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bee2:	4640      	mov	r0, r8
 800bee4:	4798      	blx	r3
 800bee6:	6923      	ldr	r3, [r4, #16]
 800bee8:	3b01      	subs	r3, #1
 800beea:	6123      	str	r3, [r4, #16]
 800beec:	e7f0      	b.n	800bed0 <_scanf_float+0x2b0>
 800beee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bef2:	464a      	mov	r2, r9
 800bef4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800bef8:	4640      	mov	r0, r8
 800befa:	4798      	blx	r3
 800befc:	6923      	ldr	r3, [r4, #16]
 800befe:	3b01      	subs	r3, #1
 800bf00:	6123      	str	r3, [r4, #16]
 800bf02:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bf06:	fa5f fa8a 	uxtb.w	sl, sl
 800bf0a:	f1ba 0f02 	cmp.w	sl, #2
 800bf0e:	d1ee      	bne.n	800beee <_scanf_float+0x2ce>
 800bf10:	3d03      	subs	r5, #3
 800bf12:	b2ed      	uxtb	r5, r5
 800bf14:	1b76      	subs	r6, r6, r5
 800bf16:	6823      	ldr	r3, [r4, #0]
 800bf18:	05da      	lsls	r2, r3, #23
 800bf1a:	d52f      	bpl.n	800bf7c <_scanf_float+0x35c>
 800bf1c:	055b      	lsls	r3, r3, #21
 800bf1e:	d511      	bpl.n	800bf44 <_scanf_float+0x324>
 800bf20:	9b01      	ldr	r3, [sp, #4]
 800bf22:	429e      	cmp	r6, r3
 800bf24:	f67f aebe 	bls.w	800bca4 <_scanf_float+0x84>
 800bf28:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bf2c:	464a      	mov	r2, r9
 800bf2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bf32:	4640      	mov	r0, r8
 800bf34:	4798      	blx	r3
 800bf36:	6923      	ldr	r3, [r4, #16]
 800bf38:	3b01      	subs	r3, #1
 800bf3a:	6123      	str	r3, [r4, #16]
 800bf3c:	e7f0      	b.n	800bf20 <_scanf_float+0x300>
 800bf3e:	46aa      	mov	sl, r5
 800bf40:	46b3      	mov	fp, r6
 800bf42:	e7de      	b.n	800bf02 <_scanf_float+0x2e2>
 800bf44:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bf48:	1e75      	subs	r5, r6, #1
 800bf4a:	6923      	ldr	r3, [r4, #16]
 800bf4c:	2965      	cmp	r1, #101	@ 0x65
 800bf4e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800bf52:	6123      	str	r3, [r4, #16]
 800bf54:	d00c      	beq.n	800bf70 <_scanf_float+0x350>
 800bf56:	2945      	cmp	r1, #69	@ 0x45
 800bf58:	d00a      	beq.n	800bf70 <_scanf_float+0x350>
 800bf5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bf5e:	464a      	mov	r2, r9
 800bf60:	4640      	mov	r0, r8
 800bf62:	1eb5      	subs	r5, r6, #2
 800bf64:	4798      	blx	r3
 800bf66:	6923      	ldr	r3, [r4, #16]
 800bf68:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bf6c:	3b01      	subs	r3, #1
 800bf6e:	6123      	str	r3, [r4, #16]
 800bf70:	462e      	mov	r6, r5
 800bf72:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800bf76:	464a      	mov	r2, r9
 800bf78:	4640      	mov	r0, r8
 800bf7a:	4798      	blx	r3
 800bf7c:	6822      	ldr	r2, [r4, #0]
 800bf7e:	f012 0210 	ands.w	r2, r2, #16
 800bf82:	d001      	beq.n	800bf88 <_scanf_float+0x368>
 800bf84:	2000      	movs	r0, #0
 800bf86:	e68e      	b.n	800bca6 <_scanf_float+0x86>
 800bf88:	7032      	strb	r2, [r6, #0]
 800bf8a:	6823      	ldr	r3, [r4, #0]
 800bf8c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800bf90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bf94:	d125      	bne.n	800bfe2 <_scanf_float+0x3c2>
 800bf96:	9b02      	ldr	r3, [sp, #8]
 800bf98:	429f      	cmp	r7, r3
 800bf9a:	d00a      	beq.n	800bfb2 <_scanf_float+0x392>
 800bf9c:	1bda      	subs	r2, r3, r7
 800bf9e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800bfa2:	4924      	ldr	r1, [pc, #144]	@ (800c034 <_scanf_float+0x414>)
 800bfa4:	429e      	cmp	r6, r3
 800bfa6:	bf28      	it	cs
 800bfa8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800bfac:	4630      	mov	r0, r6
 800bfae:	f000 f87b 	bl	800c0a8 <siprintf>
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	9901      	ldr	r1, [sp, #4]
 800bfb6:	4640      	mov	r0, r8
 800bfb8:	f000 ff3e 	bl	800ce38 <_strtod_r>
 800bfbc:	6821      	ldr	r1, [r4, #0]
 800bfbe:	9b03      	ldr	r3, [sp, #12]
 800bfc0:	f011 0f02 	tst.w	r1, #2
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	ec57 6b10 	vmov	r6, r7, d0
 800bfca:	f103 0204 	add.w	r2, r3, #4
 800bfce:	d015      	beq.n	800bffc <_scanf_float+0x3dc>
 800bfd0:	9903      	ldr	r1, [sp, #12]
 800bfd2:	600a      	str	r2, [r1, #0]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	e9c3 6700 	strd	r6, r7, [r3]
 800bfda:	68e3      	ldr	r3, [r4, #12]
 800bfdc:	3301      	adds	r3, #1
 800bfde:	60e3      	str	r3, [r4, #12]
 800bfe0:	e7d0      	b.n	800bf84 <_scanf_float+0x364>
 800bfe2:	9b04      	ldr	r3, [sp, #16]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d0e4      	beq.n	800bfb2 <_scanf_float+0x392>
 800bfe8:	9905      	ldr	r1, [sp, #20]
 800bfea:	230a      	movs	r3, #10
 800bfec:	4640      	mov	r0, r8
 800bfee:	3101      	adds	r1, #1
 800bff0:	f000 ffa2 	bl	800cf38 <_strtol_r>
 800bff4:	9b04      	ldr	r3, [sp, #16]
 800bff6:	9e05      	ldr	r6, [sp, #20]
 800bff8:	1ac2      	subs	r2, r0, r3
 800bffa:	e7d0      	b.n	800bf9e <_scanf_float+0x37e>
 800bffc:	f011 0f04 	tst.w	r1, #4
 800c000:	9903      	ldr	r1, [sp, #12]
 800c002:	600a      	str	r2, [r1, #0]
 800c004:	d1e6      	bne.n	800bfd4 <_scanf_float+0x3b4>
 800c006:	681d      	ldr	r5, [r3, #0]
 800c008:	4632      	mov	r2, r6
 800c00a:	463b      	mov	r3, r7
 800c00c:	4630      	mov	r0, r6
 800c00e:	4639      	mov	r1, r7
 800c010:	f7f4 fd9c 	bl	8000b4c <__aeabi_dcmpun>
 800c014:	b128      	cbz	r0, 800c022 <_scanf_float+0x402>
 800c016:	4808      	ldr	r0, [pc, #32]	@ (800c038 <_scanf_float+0x418>)
 800c018:	f001 f81e 	bl	800d058 <nanf>
 800c01c:	ed85 0a00 	vstr	s0, [r5]
 800c020:	e7db      	b.n	800bfda <_scanf_float+0x3ba>
 800c022:	4630      	mov	r0, r6
 800c024:	4639      	mov	r1, r7
 800c026:	f7f4 fdef 	bl	8000c08 <__aeabi_d2f>
 800c02a:	6028      	str	r0, [r5, #0]
 800c02c:	e7d5      	b.n	800bfda <_scanf_float+0x3ba>
 800c02e:	2700      	movs	r7, #0
 800c030:	e62e      	b.n	800bc90 <_scanf_float+0x70>
 800c032:	bf00      	nop
 800c034:	0800ff0c 	.word	0x0800ff0c
 800c038:	080100ad 	.word	0x080100ad

0800c03c <sniprintf>:
 800c03c:	b40c      	push	{r2, r3}
 800c03e:	4b19      	ldr	r3, [pc, #100]	@ (800c0a4 <sniprintf+0x68>)
 800c040:	b530      	push	{r4, r5, lr}
 800c042:	1e0c      	subs	r4, r1, #0
 800c044:	b09d      	sub	sp, #116	@ 0x74
 800c046:	681d      	ldr	r5, [r3, #0]
 800c048:	da08      	bge.n	800c05c <sniprintf+0x20>
 800c04a:	238b      	movs	r3, #139	@ 0x8b
 800c04c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c050:	602b      	str	r3, [r5, #0]
 800c052:	b01d      	add	sp, #116	@ 0x74
 800c054:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c058:	b002      	add	sp, #8
 800c05a:	4770      	bx	lr
 800c05c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c060:	9002      	str	r0, [sp, #8]
 800c062:	9006      	str	r0, [sp, #24]
 800c064:	a902      	add	r1, sp, #8
 800c066:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c06a:	f04f 0300 	mov.w	r3, #0
 800c06e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c070:	4628      	mov	r0, r5
 800c072:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c074:	bf14      	ite	ne
 800c076:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c07a:	4623      	moveq	r3, r4
 800c07c:	9304      	str	r3, [sp, #16]
 800c07e:	9307      	str	r3, [sp, #28]
 800c080:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c084:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c088:	ab21      	add	r3, sp, #132	@ 0x84
 800c08a:	9301      	str	r3, [sp, #4]
 800c08c:	f002 f9da 	bl	800e444 <_svfiprintf_r>
 800c090:	1c43      	adds	r3, r0, #1
 800c092:	bfbc      	itt	lt
 800c094:	238b      	movlt	r3, #139	@ 0x8b
 800c096:	602b      	strlt	r3, [r5, #0]
 800c098:	2c00      	cmp	r4, #0
 800c09a:	d0da      	beq.n	800c052 <sniprintf+0x16>
 800c09c:	9b02      	ldr	r3, [sp, #8]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	701a      	strb	r2, [r3, #0]
 800c0a2:	e7d6      	b.n	800c052 <sniprintf+0x16>
 800c0a4:	2000019c 	.word	0x2000019c

0800c0a8 <siprintf>:
 800c0a8:	b40e      	push	{r1, r2, r3}
 800c0aa:	b510      	push	{r4, lr}
 800c0ac:	b09d      	sub	sp, #116	@ 0x74
 800c0ae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c0b2:	2400      	movs	r4, #0
 800c0b4:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c0b6:	9002      	str	r0, [sp, #8]
 800c0b8:	9006      	str	r0, [sp, #24]
 800c0ba:	9107      	str	r1, [sp, #28]
 800c0bc:	9104      	str	r1, [sp, #16]
 800c0be:	4809      	ldr	r0, [pc, #36]	@ (800c0e4 <siprintf+0x3c>)
 800c0c0:	4909      	ldr	r1, [pc, #36]	@ (800c0e8 <siprintf+0x40>)
 800c0c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0c6:	9105      	str	r1, [sp, #20]
 800c0c8:	a902      	add	r1, sp, #8
 800c0ca:	6800      	ldr	r0, [r0, #0]
 800c0cc:	9301      	str	r3, [sp, #4]
 800c0ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c0d0:	f002 f9b8 	bl	800e444 <_svfiprintf_r>
 800c0d4:	9b02      	ldr	r3, [sp, #8]
 800c0d6:	701c      	strb	r4, [r3, #0]
 800c0d8:	b01d      	add	sp, #116	@ 0x74
 800c0da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0de:	b003      	add	sp, #12
 800c0e0:	4770      	bx	lr
 800c0e2:	bf00      	nop
 800c0e4:	2000019c 	.word	0x2000019c
 800c0e8:	ffff0208 	.word	0xffff0208

0800c0ec <std>:
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	b510      	push	{r4, lr}
 800c0f0:	4604      	mov	r4, r0
 800c0f2:	6083      	str	r3, [r0, #8]
 800c0f4:	8181      	strh	r1, [r0, #12]
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	6643      	str	r3, [r0, #100]	@ 0x64
 800c0fa:	81c2      	strh	r2, [r0, #14]
 800c0fc:	2208      	movs	r2, #8
 800c0fe:	6183      	str	r3, [r0, #24]
 800c100:	e9c0 3300 	strd	r3, r3, [r0]
 800c104:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c108:	305c      	adds	r0, #92	@ 0x5c
 800c10a:	f000 ff35 	bl	800cf78 <memset>
 800c10e:	4b0d      	ldr	r3, [pc, #52]	@ (800c144 <std+0x58>)
 800c110:	6224      	str	r4, [r4, #32]
 800c112:	6263      	str	r3, [r4, #36]	@ 0x24
 800c114:	4b0c      	ldr	r3, [pc, #48]	@ (800c148 <std+0x5c>)
 800c116:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c118:	4b0c      	ldr	r3, [pc, #48]	@ (800c14c <std+0x60>)
 800c11a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c11c:	4b0c      	ldr	r3, [pc, #48]	@ (800c150 <std+0x64>)
 800c11e:	6323      	str	r3, [r4, #48]	@ 0x30
 800c120:	4b0c      	ldr	r3, [pc, #48]	@ (800c154 <std+0x68>)
 800c122:	429c      	cmp	r4, r3
 800c124:	d006      	beq.n	800c134 <std+0x48>
 800c126:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c12a:	4294      	cmp	r4, r2
 800c12c:	d002      	beq.n	800c134 <std+0x48>
 800c12e:	33d0      	adds	r3, #208	@ 0xd0
 800c130:	429c      	cmp	r4, r3
 800c132:	d105      	bne.n	800c140 <std+0x54>
 800c134:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c138:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c13c:	f000 bf60 	b.w	800d000 <__retarget_lock_init_recursive>
 800c140:	bd10      	pop	{r4, pc}
 800c142:	bf00      	nop
 800c144:	0800f291 	.word	0x0800f291
 800c148:	0800f2b3 	.word	0x0800f2b3
 800c14c:	0800f2eb 	.word	0x0800f2eb
 800c150:	0800f30f 	.word	0x0800f30f
 800c154:	2000041c 	.word	0x2000041c

0800c158 <stdio_exit_handler>:
 800c158:	4a02      	ldr	r2, [pc, #8]	@ (800c164 <stdio_exit_handler+0xc>)
 800c15a:	4903      	ldr	r1, [pc, #12]	@ (800c168 <stdio_exit_handler+0x10>)
 800c15c:	4803      	ldr	r0, [pc, #12]	@ (800c16c <stdio_exit_handler+0x14>)
 800c15e:	f000 beed 	b.w	800cf3c <_fwalk_sglue>
 800c162:	bf00      	nop
 800c164:	20000024 	.word	0x20000024
 800c168:	0800e8bd 	.word	0x0800e8bd
 800c16c:	200001a0 	.word	0x200001a0

0800c170 <cleanup_stdio>:
 800c170:	6841      	ldr	r1, [r0, #4]
 800c172:	4b0c      	ldr	r3, [pc, #48]	@ (800c1a4 <cleanup_stdio+0x34>)
 800c174:	4299      	cmp	r1, r3
 800c176:	b510      	push	{r4, lr}
 800c178:	4604      	mov	r4, r0
 800c17a:	d001      	beq.n	800c180 <cleanup_stdio+0x10>
 800c17c:	f002 fb9e 	bl	800e8bc <_fflush_r>
 800c180:	68a1      	ldr	r1, [r4, #8]
 800c182:	4b09      	ldr	r3, [pc, #36]	@ (800c1a8 <cleanup_stdio+0x38>)
 800c184:	4299      	cmp	r1, r3
 800c186:	d002      	beq.n	800c18e <cleanup_stdio+0x1e>
 800c188:	4620      	mov	r0, r4
 800c18a:	f002 fb97 	bl	800e8bc <_fflush_r>
 800c18e:	68e1      	ldr	r1, [r4, #12]
 800c190:	4b06      	ldr	r3, [pc, #24]	@ (800c1ac <cleanup_stdio+0x3c>)
 800c192:	4299      	cmp	r1, r3
 800c194:	d004      	beq.n	800c1a0 <cleanup_stdio+0x30>
 800c196:	4620      	mov	r0, r4
 800c198:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c19c:	f002 bb8e 	b.w	800e8bc <_fflush_r>
 800c1a0:	bd10      	pop	{r4, pc}
 800c1a2:	bf00      	nop
 800c1a4:	2000041c 	.word	0x2000041c
 800c1a8:	20000484 	.word	0x20000484
 800c1ac:	200004ec 	.word	0x200004ec

0800c1b0 <global_stdio_init.part.0>:
 800c1b0:	b510      	push	{r4, lr}
 800c1b2:	4b0b      	ldr	r3, [pc, #44]	@ (800c1e0 <global_stdio_init.part.0+0x30>)
 800c1b4:	2104      	movs	r1, #4
 800c1b6:	4c0b      	ldr	r4, [pc, #44]	@ (800c1e4 <global_stdio_init.part.0+0x34>)
 800c1b8:	4a0b      	ldr	r2, [pc, #44]	@ (800c1e8 <global_stdio_init.part.0+0x38>)
 800c1ba:	4620      	mov	r0, r4
 800c1bc:	601a      	str	r2, [r3, #0]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	f7ff ff94 	bl	800c0ec <std>
 800c1c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c1c8:	2201      	movs	r2, #1
 800c1ca:	2109      	movs	r1, #9
 800c1cc:	f7ff ff8e 	bl	800c0ec <std>
 800c1d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c1d4:	2202      	movs	r2, #2
 800c1d6:	2112      	movs	r1, #18
 800c1d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1dc:	f7ff bf86 	b.w	800c0ec <std>
 800c1e0:	20000554 	.word	0x20000554
 800c1e4:	2000041c 	.word	0x2000041c
 800c1e8:	0800c159 	.word	0x0800c159

0800c1ec <__sfp_lock_acquire>:
 800c1ec:	4801      	ldr	r0, [pc, #4]	@ (800c1f4 <__sfp_lock_acquire+0x8>)
 800c1ee:	f000 bf08 	b.w	800d002 <__retarget_lock_acquire_recursive>
 800c1f2:	bf00      	nop
 800c1f4:	20000559 	.word	0x20000559

0800c1f8 <__sfp_lock_release>:
 800c1f8:	4801      	ldr	r0, [pc, #4]	@ (800c200 <__sfp_lock_release+0x8>)
 800c1fa:	f000 bf03 	b.w	800d004 <__retarget_lock_release_recursive>
 800c1fe:	bf00      	nop
 800c200:	20000559 	.word	0x20000559

0800c204 <__sinit>:
 800c204:	b510      	push	{r4, lr}
 800c206:	4604      	mov	r4, r0
 800c208:	f7ff fff0 	bl	800c1ec <__sfp_lock_acquire>
 800c20c:	6a23      	ldr	r3, [r4, #32]
 800c20e:	b11b      	cbz	r3, 800c218 <__sinit+0x14>
 800c210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c214:	f7ff bff0 	b.w	800c1f8 <__sfp_lock_release>
 800c218:	4b04      	ldr	r3, [pc, #16]	@ (800c22c <__sinit+0x28>)
 800c21a:	6223      	str	r3, [r4, #32]
 800c21c:	4b04      	ldr	r3, [pc, #16]	@ (800c230 <__sinit+0x2c>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	2b00      	cmp	r3, #0
 800c222:	d1f5      	bne.n	800c210 <__sinit+0xc>
 800c224:	f7ff ffc4 	bl	800c1b0 <global_stdio_init.part.0>
 800c228:	e7f2      	b.n	800c210 <__sinit+0xc>
 800c22a:	bf00      	nop
 800c22c:	0800c171 	.word	0x0800c171
 800c230:	20000554 	.word	0x20000554

0800c234 <sulp>:
 800c234:	b570      	push	{r4, r5, r6, lr}
 800c236:	4604      	mov	r4, r0
 800c238:	460d      	mov	r5, r1
 800c23a:	4616      	mov	r6, r2
 800c23c:	ec45 4b10 	vmov	d0, r4, r5
 800c240:	f002 fee4 	bl	800f00c <__ulp>
 800c244:	ec51 0b10 	vmov	r0, r1, d0
 800c248:	b17e      	cbz	r6, 800c26a <sulp+0x36>
 800c24a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c24e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c252:	2b00      	cmp	r3, #0
 800c254:	dd09      	ble.n	800c26a <sulp+0x36>
 800c256:	051b      	lsls	r3, r3, #20
 800c258:	2400      	movs	r4, #0
 800c25a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c25e:	4622      	mov	r2, r4
 800c260:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c264:	462b      	mov	r3, r5
 800c266:	f7f4 f9d7 	bl	8000618 <__aeabi_dmul>
 800c26a:	ec41 0b10 	vmov	d0, r0, r1
 800c26e:	bd70      	pop	{r4, r5, r6, pc}

0800c270 <_strtod_l>:
 800c270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c274:	b09f      	sub	sp, #124	@ 0x7c
 800c276:	460c      	mov	r4, r1
 800c278:	f04f 0a00 	mov.w	sl, #0
 800c27c:	f04f 0b00 	mov.w	fp, #0
 800c280:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c282:	2200      	movs	r2, #0
 800c284:	9005      	str	r0, [sp, #20]
 800c286:	921a      	str	r2, [sp, #104]	@ 0x68
 800c288:	460a      	mov	r2, r1
 800c28a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c28c:	7811      	ldrb	r1, [r2, #0]
 800c28e:	292b      	cmp	r1, #43	@ 0x2b
 800c290:	d04a      	beq.n	800c328 <_strtod_l+0xb8>
 800c292:	d838      	bhi.n	800c306 <_strtod_l+0x96>
 800c294:	290d      	cmp	r1, #13
 800c296:	d832      	bhi.n	800c2fe <_strtod_l+0x8e>
 800c298:	2908      	cmp	r1, #8
 800c29a:	d832      	bhi.n	800c302 <_strtod_l+0x92>
 800c29c:	2900      	cmp	r1, #0
 800c29e:	d03b      	beq.n	800c318 <_strtod_l+0xa8>
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	920e      	str	r2, [sp, #56]	@ 0x38
 800c2a4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c2a6:	782a      	ldrb	r2, [r5, #0]
 800c2a8:	2a30      	cmp	r2, #48	@ 0x30
 800c2aa:	f040 80b2 	bne.w	800c412 <_strtod_l+0x1a2>
 800c2ae:	786a      	ldrb	r2, [r5, #1]
 800c2b0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c2b4:	2a58      	cmp	r2, #88	@ 0x58
 800c2b6:	d16e      	bne.n	800c396 <_strtod_l+0x126>
 800c2b8:	9302      	str	r3, [sp, #8]
 800c2ba:	a919      	add	r1, sp, #100	@ 0x64
 800c2bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2be:	4a90      	ldr	r2, [pc, #576]	@ (800c500 <_strtod_l+0x290>)
 800c2c0:	9301      	str	r3, [sp, #4]
 800c2c2:	ab1a      	add	r3, sp, #104	@ 0x68
 800c2c4:	9805      	ldr	r0, [sp, #20]
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c2ca:	f001 fd91 	bl	800ddf0 <__gethex>
 800c2ce:	f010 060f 	ands.w	r6, r0, #15
 800c2d2:	4604      	mov	r4, r0
 800c2d4:	d005      	beq.n	800c2e2 <_strtod_l+0x72>
 800c2d6:	2e06      	cmp	r6, #6
 800c2d8:	d128      	bne.n	800c32c <_strtod_l+0xbc>
 800c2da:	3501      	adds	r5, #1
 800c2dc:	2300      	movs	r3, #0
 800c2de:	9519      	str	r5, [sp, #100]	@ 0x64
 800c2e0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c2e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	f040 858e 	bne.w	800ce06 <_strtod_l+0xb96>
 800c2ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2ec:	b1cb      	cbz	r3, 800c322 <_strtod_l+0xb2>
 800c2ee:	4652      	mov	r2, sl
 800c2f0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c2f4:	ec43 2b10 	vmov	d0, r2, r3
 800c2f8:	b01f      	add	sp, #124	@ 0x7c
 800c2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2fe:	2920      	cmp	r1, #32
 800c300:	d1ce      	bne.n	800c2a0 <_strtod_l+0x30>
 800c302:	3201      	adds	r2, #1
 800c304:	e7c1      	b.n	800c28a <_strtod_l+0x1a>
 800c306:	292d      	cmp	r1, #45	@ 0x2d
 800c308:	d1ca      	bne.n	800c2a0 <_strtod_l+0x30>
 800c30a:	2101      	movs	r1, #1
 800c30c:	910e      	str	r1, [sp, #56]	@ 0x38
 800c30e:	1c51      	adds	r1, r2, #1
 800c310:	9119      	str	r1, [sp, #100]	@ 0x64
 800c312:	7852      	ldrb	r2, [r2, #1]
 800c314:	2a00      	cmp	r2, #0
 800c316:	d1c5      	bne.n	800c2a4 <_strtod_l+0x34>
 800c318:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c31a:	9419      	str	r4, [sp, #100]	@ 0x64
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f040 8570 	bne.w	800ce02 <_strtod_l+0xb92>
 800c322:	4652      	mov	r2, sl
 800c324:	465b      	mov	r3, fp
 800c326:	e7e5      	b.n	800c2f4 <_strtod_l+0x84>
 800c328:	2100      	movs	r1, #0
 800c32a:	e7ef      	b.n	800c30c <_strtod_l+0x9c>
 800c32c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c32e:	b13a      	cbz	r2, 800c340 <_strtod_l+0xd0>
 800c330:	2135      	movs	r1, #53	@ 0x35
 800c332:	a81c      	add	r0, sp, #112	@ 0x70
 800c334:	f002 ff68 	bl	800f208 <__copybits>
 800c338:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c33a:	9805      	ldr	r0, [sp, #20]
 800c33c:	f002 fb32 	bl	800e9a4 <_Bfree>
 800c340:	3e01      	subs	r6, #1
 800c342:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c344:	2e04      	cmp	r6, #4
 800c346:	d806      	bhi.n	800c356 <_strtod_l+0xe6>
 800c348:	e8df f006 	tbb	[pc, r6]
 800c34c:	201d0314 	.word	0x201d0314
 800c350:	14          	.byte	0x14
 800c351:	00          	.byte	0x00
 800c352:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c356:	05e1      	lsls	r1, r4, #23
 800c358:	bf48      	it	mi
 800c35a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c35e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c362:	0d1b      	lsrs	r3, r3, #20
 800c364:	051b      	lsls	r3, r3, #20
 800c366:	2b00      	cmp	r3, #0
 800c368:	d1bb      	bne.n	800c2e2 <_strtod_l+0x72>
 800c36a:	f000 fe1f 	bl	800cfac <__errno>
 800c36e:	2322      	movs	r3, #34	@ 0x22
 800c370:	6003      	str	r3, [r0, #0]
 800c372:	e7b6      	b.n	800c2e2 <_strtod_l+0x72>
 800c374:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c378:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c37c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c380:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c384:	e7e7      	b.n	800c356 <_strtod_l+0xe6>
 800c386:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c508 <_strtod_l+0x298>
 800c38a:	e7e4      	b.n	800c356 <_strtod_l+0xe6>
 800c38c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c390:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800c394:	e7df      	b.n	800c356 <_strtod_l+0xe6>
 800c396:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c398:	1c5a      	adds	r2, r3, #1
 800c39a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c39c:	785b      	ldrb	r3, [r3, #1]
 800c39e:	2b30      	cmp	r3, #48	@ 0x30
 800c3a0:	d0f9      	beq.n	800c396 <_strtod_l+0x126>
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d09d      	beq.n	800c2e2 <_strtod_l+0x72>
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	2700      	movs	r7, #0
 800c3aa:	9308      	str	r3, [sp, #32]
 800c3ac:	220a      	movs	r2, #10
 800c3ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3b0:	46b9      	mov	r9, r7
 800c3b2:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c3b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c3b6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c3b8:	7805      	ldrb	r5, [r0, #0]
 800c3ba:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c3be:	b2d9      	uxtb	r1, r3
 800c3c0:	2909      	cmp	r1, #9
 800c3c2:	d928      	bls.n	800c416 <_strtod_l+0x1a6>
 800c3c4:	2201      	movs	r2, #1
 800c3c6:	494f      	ldr	r1, [pc, #316]	@ (800c504 <_strtod_l+0x294>)
 800c3c8:	f000 fdde 	bl	800cf88 <strncmp>
 800c3cc:	2800      	cmp	r0, #0
 800c3ce:	d032      	beq.n	800c436 <_strtod_l+0x1c6>
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	462a      	mov	r2, r5
 800c3d4:	464d      	mov	r5, r9
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	900a      	str	r0, [sp, #40]	@ 0x28
 800c3da:	2a65      	cmp	r2, #101	@ 0x65
 800c3dc:	d001      	beq.n	800c3e2 <_strtod_l+0x172>
 800c3de:	2a45      	cmp	r2, #69	@ 0x45
 800c3e0:	d114      	bne.n	800c40c <_strtod_l+0x19c>
 800c3e2:	b91d      	cbnz	r5, 800c3ec <_strtod_l+0x17c>
 800c3e4:	9a08      	ldr	r2, [sp, #32]
 800c3e6:	4302      	orrs	r2, r0
 800c3e8:	d096      	beq.n	800c318 <_strtod_l+0xa8>
 800c3ea:	2500      	movs	r5, #0
 800c3ec:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c3ee:	1c62      	adds	r2, r4, #1
 800c3f0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c3f2:	7862      	ldrb	r2, [r4, #1]
 800c3f4:	2a2b      	cmp	r2, #43	@ 0x2b
 800c3f6:	d079      	beq.n	800c4ec <_strtod_l+0x27c>
 800c3f8:	2a2d      	cmp	r2, #45	@ 0x2d
 800c3fa:	d07d      	beq.n	800c4f8 <_strtod_l+0x288>
 800c3fc:	f04f 0c00 	mov.w	ip, #0
 800c400:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c404:	2909      	cmp	r1, #9
 800c406:	f240 8085 	bls.w	800c514 <_strtod_l+0x2a4>
 800c40a:	9419      	str	r4, [sp, #100]	@ 0x64
 800c40c:	f04f 0800 	mov.w	r8, #0
 800c410:	e0a5      	b.n	800c55e <_strtod_l+0x2ee>
 800c412:	2300      	movs	r3, #0
 800c414:	e7c8      	b.n	800c3a8 <_strtod_l+0x138>
 800c416:	f1b9 0f08 	cmp.w	r9, #8
 800c41a:	f100 0001 	add.w	r0, r0, #1
 800c41e:	f109 0901 	add.w	r9, r9, #1
 800c422:	bfd4      	ite	le
 800c424:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c426:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c42a:	9019      	str	r0, [sp, #100]	@ 0x64
 800c42c:	bfdc      	itt	le
 800c42e:	fb02 3301 	mlale	r3, r2, r1, r3
 800c432:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c434:	e7bf      	b.n	800c3b6 <_strtod_l+0x146>
 800c436:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c438:	1c5a      	adds	r2, r3, #1
 800c43a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c43c:	785a      	ldrb	r2, [r3, #1]
 800c43e:	f1b9 0f00 	cmp.w	r9, #0
 800c442:	d03a      	beq.n	800c4ba <_strtod_l+0x24a>
 800c444:	464d      	mov	r5, r9
 800c446:	900a      	str	r0, [sp, #40]	@ 0x28
 800c448:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c44c:	2b09      	cmp	r3, #9
 800c44e:	d912      	bls.n	800c476 <_strtod_l+0x206>
 800c450:	2301      	movs	r3, #1
 800c452:	e7c2      	b.n	800c3da <_strtod_l+0x16a>
 800c454:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c456:	3001      	adds	r0, #1
 800c458:	1c5a      	adds	r2, r3, #1
 800c45a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c45c:	785a      	ldrb	r2, [r3, #1]
 800c45e:	2a30      	cmp	r2, #48	@ 0x30
 800c460:	d0f8      	beq.n	800c454 <_strtod_l+0x1e4>
 800c462:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c466:	2b08      	cmp	r3, #8
 800c468:	f200 84d2 	bhi.w	800ce10 <_strtod_l+0xba0>
 800c46c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c46e:	2000      	movs	r0, #0
 800c470:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c472:	4605      	mov	r5, r0
 800c474:	930c      	str	r3, [sp, #48]	@ 0x30
 800c476:	3a30      	subs	r2, #48	@ 0x30
 800c478:	f100 0301 	add.w	r3, r0, #1
 800c47c:	d017      	beq.n	800c4ae <_strtod_l+0x23e>
 800c47e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c480:	462e      	mov	r6, r5
 800c482:	f04f 0e0a 	mov.w	lr, #10
 800c486:	4419      	add	r1, r3
 800c488:	910a      	str	r1, [sp, #40]	@ 0x28
 800c48a:	1c71      	adds	r1, r6, #1
 800c48c:	eba1 0c05 	sub.w	ip, r1, r5
 800c490:	4563      	cmp	r3, ip
 800c492:	dc14      	bgt.n	800c4be <_strtod_l+0x24e>
 800c494:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c498:	182b      	adds	r3, r5, r0
 800c49a:	3501      	adds	r5, #1
 800c49c:	2b08      	cmp	r3, #8
 800c49e:	4405      	add	r5, r0
 800c4a0:	dc1a      	bgt.n	800c4d8 <_strtod_l+0x268>
 800c4a2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c4a4:	230a      	movs	r3, #10
 800c4a6:	fb03 2301 	mla	r3, r3, r1, r2
 800c4aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	1c51      	adds	r1, r2, #1
 800c4b4:	9119      	str	r1, [sp, #100]	@ 0x64
 800c4b6:	7852      	ldrb	r2, [r2, #1]
 800c4b8:	e7c6      	b.n	800c448 <_strtod_l+0x1d8>
 800c4ba:	4648      	mov	r0, r9
 800c4bc:	e7cf      	b.n	800c45e <_strtod_l+0x1ee>
 800c4be:	2e08      	cmp	r6, #8
 800c4c0:	dc05      	bgt.n	800c4ce <_strtod_l+0x25e>
 800c4c2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c4c4:	fb0e f606 	mul.w	r6, lr, r6
 800c4c8:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c4ca:	460e      	mov	r6, r1
 800c4cc:	e7dd      	b.n	800c48a <_strtod_l+0x21a>
 800c4ce:	2910      	cmp	r1, #16
 800c4d0:	bfd8      	it	le
 800c4d2:	fb0e f707 	mulle.w	r7, lr, r7
 800c4d6:	e7f8      	b.n	800c4ca <_strtod_l+0x25a>
 800c4d8:	2b0f      	cmp	r3, #15
 800c4da:	bfdc      	itt	le
 800c4dc:	230a      	movle	r3, #10
 800c4de:	fb03 2707 	mlale	r7, r3, r7, r2
 800c4e2:	e7e3      	b.n	800c4ac <_strtod_l+0x23c>
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c4e8:	2301      	movs	r3, #1
 800c4ea:	e77b      	b.n	800c3e4 <_strtod_l+0x174>
 800c4ec:	f04f 0c00 	mov.w	ip, #0
 800c4f0:	1ca2      	adds	r2, r4, #2
 800c4f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4f4:	78a2      	ldrb	r2, [r4, #2]
 800c4f6:	e783      	b.n	800c400 <_strtod_l+0x190>
 800c4f8:	f04f 0c01 	mov.w	ip, #1
 800c4fc:	e7f8      	b.n	800c4f0 <_strtod_l+0x280>
 800c4fe:	bf00      	nop
 800c500:	080100c4 	.word	0x080100c4
 800c504:	0800ff11 	.word	0x0800ff11
 800c508:	7ff00000 	.word	0x7ff00000
 800c50c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c50e:	1c51      	adds	r1, r2, #1
 800c510:	9119      	str	r1, [sp, #100]	@ 0x64
 800c512:	7852      	ldrb	r2, [r2, #1]
 800c514:	2a30      	cmp	r2, #48	@ 0x30
 800c516:	d0f9      	beq.n	800c50c <_strtod_l+0x29c>
 800c518:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c51c:	2908      	cmp	r1, #8
 800c51e:	f63f af75 	bhi.w	800c40c <_strtod_l+0x19c>
 800c522:	3a30      	subs	r2, #48	@ 0x30
 800c524:	f04f 080a 	mov.w	r8, #10
 800c528:	9209      	str	r2, [sp, #36]	@ 0x24
 800c52a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c52c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c52e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c530:	1c56      	adds	r6, r2, #1
 800c532:	9619      	str	r6, [sp, #100]	@ 0x64
 800c534:	7852      	ldrb	r2, [r2, #1]
 800c536:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c53a:	f1be 0f09 	cmp.w	lr, #9
 800c53e:	d939      	bls.n	800c5b4 <_strtod_l+0x344>
 800c540:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c542:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c546:	1a76      	subs	r6, r6, r1
 800c548:	2e08      	cmp	r6, #8
 800c54a:	dc03      	bgt.n	800c554 <_strtod_l+0x2e4>
 800c54c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c54e:	4588      	cmp	r8, r1
 800c550:	bfa8      	it	ge
 800c552:	4688      	movge	r8, r1
 800c554:	f1bc 0f00 	cmp.w	ip, #0
 800c558:	d001      	beq.n	800c55e <_strtod_l+0x2ee>
 800c55a:	f1c8 0800 	rsb	r8, r8, #0
 800c55e:	2d00      	cmp	r5, #0
 800c560:	d14e      	bne.n	800c600 <_strtod_l+0x390>
 800c562:	9908      	ldr	r1, [sp, #32]
 800c564:	4308      	orrs	r0, r1
 800c566:	f47f aebc 	bne.w	800c2e2 <_strtod_l+0x72>
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	f47f aed4 	bne.w	800c318 <_strtod_l+0xa8>
 800c570:	2a69      	cmp	r2, #105	@ 0x69
 800c572:	d028      	beq.n	800c5c6 <_strtod_l+0x356>
 800c574:	dc25      	bgt.n	800c5c2 <_strtod_l+0x352>
 800c576:	2a49      	cmp	r2, #73	@ 0x49
 800c578:	d025      	beq.n	800c5c6 <_strtod_l+0x356>
 800c57a:	2a4e      	cmp	r2, #78	@ 0x4e
 800c57c:	f47f aecc 	bne.w	800c318 <_strtod_l+0xa8>
 800c580:	499a      	ldr	r1, [pc, #616]	@ (800c7ec <_strtod_l+0x57c>)
 800c582:	a819      	add	r0, sp, #100	@ 0x64
 800c584:	f001 fe54 	bl	800e230 <__match>
 800c588:	2800      	cmp	r0, #0
 800c58a:	f43f aec5 	beq.w	800c318 <_strtod_l+0xa8>
 800c58e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	2b28      	cmp	r3, #40	@ 0x28
 800c594:	d12e      	bne.n	800c5f4 <_strtod_l+0x384>
 800c596:	aa1c      	add	r2, sp, #112	@ 0x70
 800c598:	4995      	ldr	r1, [pc, #596]	@ (800c7f0 <_strtod_l+0x580>)
 800c59a:	a819      	add	r0, sp, #100	@ 0x64
 800c59c:	f001 fe5c 	bl	800e258 <__hexnan>
 800c5a0:	2805      	cmp	r0, #5
 800c5a2:	d127      	bne.n	800c5f4 <_strtod_l+0x384>
 800c5a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c5a6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c5aa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c5ae:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c5b2:	e696      	b.n	800c2e2 <_strtod_l+0x72>
 800c5b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5b6:	fb08 2101 	mla	r1, r8, r1, r2
 800c5ba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c5be:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5c0:	e7b5      	b.n	800c52e <_strtod_l+0x2be>
 800c5c2:	2a6e      	cmp	r2, #110	@ 0x6e
 800c5c4:	e7da      	b.n	800c57c <_strtod_l+0x30c>
 800c5c6:	498b      	ldr	r1, [pc, #556]	@ (800c7f4 <_strtod_l+0x584>)
 800c5c8:	a819      	add	r0, sp, #100	@ 0x64
 800c5ca:	f001 fe31 	bl	800e230 <__match>
 800c5ce:	2800      	cmp	r0, #0
 800c5d0:	f43f aea2 	beq.w	800c318 <_strtod_l+0xa8>
 800c5d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5d6:	a819      	add	r0, sp, #100	@ 0x64
 800c5d8:	4987      	ldr	r1, [pc, #540]	@ (800c7f8 <_strtod_l+0x588>)
 800c5da:	3b01      	subs	r3, #1
 800c5dc:	9319      	str	r3, [sp, #100]	@ 0x64
 800c5de:	f001 fe27 	bl	800e230 <__match>
 800c5e2:	b910      	cbnz	r0, 800c5ea <_strtod_l+0x37a>
 800c5e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c5ea:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c808 <_strtod_l+0x598>
 800c5ee:	f04f 0a00 	mov.w	sl, #0
 800c5f2:	e676      	b.n	800c2e2 <_strtod_l+0x72>
 800c5f4:	4881      	ldr	r0, [pc, #516]	@ (800c7fc <_strtod_l+0x58c>)
 800c5f6:	f000 fd27 	bl	800d048 <nan>
 800c5fa:	ec5b ab10 	vmov	sl, fp, d0
 800c5fe:	e670      	b.n	800c2e2 <_strtod_l+0x72>
 800c600:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c602:	f1b9 0f00 	cmp.w	r9, #0
 800c606:	bf08      	it	eq
 800c608:	46a9      	moveq	r9, r5
 800c60a:	2d10      	cmp	r5, #16
 800c60c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c60e:	eba8 0303 	sub.w	r3, r8, r3
 800c612:	462c      	mov	r4, r5
 800c614:	bfa8      	it	ge
 800c616:	2410      	movge	r4, #16
 800c618:	9309      	str	r3, [sp, #36]	@ 0x24
 800c61a:	f7f3 ff83 	bl	8000524 <__aeabi_ui2d>
 800c61e:	2d09      	cmp	r5, #9
 800c620:	4682      	mov	sl, r0
 800c622:	468b      	mov	fp, r1
 800c624:	dc13      	bgt.n	800c64e <_strtod_l+0x3de>
 800c626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c628:	2b00      	cmp	r3, #0
 800c62a:	f43f ae5a 	beq.w	800c2e2 <_strtod_l+0x72>
 800c62e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c630:	dd78      	ble.n	800c724 <_strtod_l+0x4b4>
 800c632:	2b16      	cmp	r3, #22
 800c634:	dc5f      	bgt.n	800c6f6 <_strtod_l+0x486>
 800c636:	4972      	ldr	r1, [pc, #456]	@ (800c800 <_strtod_l+0x590>)
 800c638:	4652      	mov	r2, sl
 800c63a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c63e:	465b      	mov	r3, fp
 800c640:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c644:	f7f3 ffe8 	bl	8000618 <__aeabi_dmul>
 800c648:	4682      	mov	sl, r0
 800c64a:	468b      	mov	fp, r1
 800c64c:	e649      	b.n	800c2e2 <_strtod_l+0x72>
 800c64e:	4b6c      	ldr	r3, [pc, #432]	@ (800c800 <_strtod_l+0x590>)
 800c650:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c654:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c658:	f7f3 ffde 	bl	8000618 <__aeabi_dmul>
 800c65c:	4682      	mov	sl, r0
 800c65e:	468b      	mov	fp, r1
 800c660:	4638      	mov	r0, r7
 800c662:	f7f3 ff5f 	bl	8000524 <__aeabi_ui2d>
 800c666:	4602      	mov	r2, r0
 800c668:	460b      	mov	r3, r1
 800c66a:	4650      	mov	r0, sl
 800c66c:	4659      	mov	r1, fp
 800c66e:	f7f3 fe1d 	bl	80002ac <__adddf3>
 800c672:	2d0f      	cmp	r5, #15
 800c674:	4682      	mov	sl, r0
 800c676:	468b      	mov	fp, r1
 800c678:	ddd5      	ble.n	800c626 <_strtod_l+0x3b6>
 800c67a:	1b2c      	subs	r4, r5, r4
 800c67c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c67e:	441c      	add	r4, r3
 800c680:	2c00      	cmp	r4, #0
 800c682:	f340 8093 	ble.w	800c7ac <_strtod_l+0x53c>
 800c686:	f014 030f 	ands.w	r3, r4, #15
 800c68a:	d00a      	beq.n	800c6a2 <_strtod_l+0x432>
 800c68c:	495c      	ldr	r1, [pc, #368]	@ (800c800 <_strtod_l+0x590>)
 800c68e:	4652      	mov	r2, sl
 800c690:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c694:	465b      	mov	r3, fp
 800c696:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c69a:	f7f3 ffbd 	bl	8000618 <__aeabi_dmul>
 800c69e:	4682      	mov	sl, r0
 800c6a0:	468b      	mov	fp, r1
 800c6a2:	f034 040f 	bics.w	r4, r4, #15
 800c6a6:	d073      	beq.n	800c790 <_strtod_l+0x520>
 800c6a8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c6ac:	dd49      	ble.n	800c742 <_strtod_l+0x4d2>
 800c6ae:	2400      	movs	r4, #0
 800c6b0:	46a0      	mov	r8, r4
 800c6b2:	46a1      	mov	r9, r4
 800c6b4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c6b6:	2322      	movs	r3, #34	@ 0x22
 800c6b8:	9a05      	ldr	r2, [sp, #20]
 800c6ba:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c808 <_strtod_l+0x598>
 800c6be:	f04f 0a00 	mov.w	sl, #0
 800c6c2:	6013      	str	r3, [r2, #0]
 800c6c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	f43f ae0b 	beq.w	800c2e2 <_strtod_l+0x72>
 800c6cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c6ce:	9805      	ldr	r0, [sp, #20]
 800c6d0:	f002 f968 	bl	800e9a4 <_Bfree>
 800c6d4:	4649      	mov	r1, r9
 800c6d6:	9805      	ldr	r0, [sp, #20]
 800c6d8:	f002 f964 	bl	800e9a4 <_Bfree>
 800c6dc:	4641      	mov	r1, r8
 800c6de:	9805      	ldr	r0, [sp, #20]
 800c6e0:	f002 f960 	bl	800e9a4 <_Bfree>
 800c6e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c6e6:	9805      	ldr	r0, [sp, #20]
 800c6e8:	f002 f95c 	bl	800e9a4 <_Bfree>
 800c6ec:	4621      	mov	r1, r4
 800c6ee:	9805      	ldr	r0, [sp, #20]
 800c6f0:	f002 f958 	bl	800e9a4 <_Bfree>
 800c6f4:	e5f5      	b.n	800c2e2 <_strtod_l+0x72>
 800c6f6:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c6fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	dbbc      	blt.n	800c67a <_strtod_l+0x40a>
 800c700:	f1c5 050f 	rsb	r5, r5, #15
 800c704:	4c3e      	ldr	r4, [pc, #248]	@ (800c800 <_strtod_l+0x590>)
 800c706:	4652      	mov	r2, sl
 800c708:	465b      	mov	r3, fp
 800c70a:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c70e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c712:	f7f3 ff81 	bl	8000618 <__aeabi_dmul>
 800c716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c718:	1b5d      	subs	r5, r3, r5
 800c71a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c71e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c722:	e78f      	b.n	800c644 <_strtod_l+0x3d4>
 800c724:	3316      	adds	r3, #22
 800c726:	dba8      	blt.n	800c67a <_strtod_l+0x40a>
 800c728:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c72a:	4650      	mov	r0, sl
 800c72c:	4659      	mov	r1, fp
 800c72e:	eba3 0808 	sub.w	r8, r3, r8
 800c732:	4b33      	ldr	r3, [pc, #204]	@ (800c800 <_strtod_l+0x590>)
 800c734:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c738:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c73c:	f7f4 f896 	bl	800086c <__aeabi_ddiv>
 800c740:	e782      	b.n	800c648 <_strtod_l+0x3d8>
 800c742:	2300      	movs	r3, #0
 800c744:	1124      	asrs	r4, r4, #4
 800c746:	4650      	mov	r0, sl
 800c748:	4659      	mov	r1, fp
 800c74a:	4f2e      	ldr	r7, [pc, #184]	@ (800c804 <_strtod_l+0x594>)
 800c74c:	461e      	mov	r6, r3
 800c74e:	2c01      	cmp	r4, #1
 800c750:	dc21      	bgt.n	800c796 <_strtod_l+0x526>
 800c752:	b10b      	cbz	r3, 800c758 <_strtod_l+0x4e8>
 800c754:	4682      	mov	sl, r0
 800c756:	468b      	mov	fp, r1
 800c758:	492a      	ldr	r1, [pc, #168]	@ (800c804 <_strtod_l+0x594>)
 800c75a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c75e:	4652      	mov	r2, sl
 800c760:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c764:	465b      	mov	r3, fp
 800c766:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c76a:	f7f3 ff55 	bl	8000618 <__aeabi_dmul>
 800c76e:	4b26      	ldr	r3, [pc, #152]	@ (800c808 <_strtod_l+0x598>)
 800c770:	460a      	mov	r2, r1
 800c772:	4682      	mov	sl, r0
 800c774:	400b      	ands	r3, r1
 800c776:	4925      	ldr	r1, [pc, #148]	@ (800c80c <_strtod_l+0x59c>)
 800c778:	428b      	cmp	r3, r1
 800c77a:	d898      	bhi.n	800c6ae <_strtod_l+0x43e>
 800c77c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c780:	428b      	cmp	r3, r1
 800c782:	bf86      	itte	hi
 800c784:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c810 <_strtod_l+0x5a0>
 800c788:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800c78c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c790:	2300      	movs	r3, #0
 800c792:	9308      	str	r3, [sp, #32]
 800c794:	e076      	b.n	800c884 <_strtod_l+0x614>
 800c796:	07e2      	lsls	r2, r4, #31
 800c798:	d504      	bpl.n	800c7a4 <_strtod_l+0x534>
 800c79a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c79e:	f7f3 ff3b 	bl	8000618 <__aeabi_dmul>
 800c7a2:	2301      	movs	r3, #1
 800c7a4:	3601      	adds	r6, #1
 800c7a6:	1064      	asrs	r4, r4, #1
 800c7a8:	3708      	adds	r7, #8
 800c7aa:	e7d0      	b.n	800c74e <_strtod_l+0x4de>
 800c7ac:	d0f0      	beq.n	800c790 <_strtod_l+0x520>
 800c7ae:	4264      	negs	r4, r4
 800c7b0:	f014 020f 	ands.w	r2, r4, #15
 800c7b4:	d00a      	beq.n	800c7cc <_strtod_l+0x55c>
 800c7b6:	4b12      	ldr	r3, [pc, #72]	@ (800c800 <_strtod_l+0x590>)
 800c7b8:	4650      	mov	r0, sl
 800c7ba:	4659      	mov	r1, fp
 800c7bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c4:	f7f4 f852 	bl	800086c <__aeabi_ddiv>
 800c7c8:	4682      	mov	sl, r0
 800c7ca:	468b      	mov	fp, r1
 800c7cc:	1124      	asrs	r4, r4, #4
 800c7ce:	d0df      	beq.n	800c790 <_strtod_l+0x520>
 800c7d0:	2c1f      	cmp	r4, #31
 800c7d2:	dd1f      	ble.n	800c814 <_strtod_l+0x5a4>
 800c7d4:	2400      	movs	r4, #0
 800c7d6:	46a0      	mov	r8, r4
 800c7d8:	46a1      	mov	r9, r4
 800c7da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c7dc:	2322      	movs	r3, #34	@ 0x22
 800c7de:	9a05      	ldr	r2, [sp, #20]
 800c7e0:	f04f 0a00 	mov.w	sl, #0
 800c7e4:	f04f 0b00 	mov.w	fp, #0
 800c7e8:	6013      	str	r3, [r2, #0]
 800c7ea:	e76b      	b.n	800c6c4 <_strtod_l+0x454>
 800c7ec:	0800fee5 	.word	0x0800fee5
 800c7f0:	080100b0 	.word	0x080100b0
 800c7f4:	0800fedd 	.word	0x0800fedd
 800c7f8:	0800ff1e 	.word	0x0800ff1e
 800c7fc:	080100ad 	.word	0x080100ad
 800c800:	08010238 	.word	0x08010238
 800c804:	08010210 	.word	0x08010210
 800c808:	7ff00000 	.word	0x7ff00000
 800c80c:	7ca00000 	.word	0x7ca00000
 800c810:	7fefffff 	.word	0x7fefffff
 800c814:	f014 0310 	ands.w	r3, r4, #16
 800c818:	4650      	mov	r0, sl
 800c81a:	4659      	mov	r1, fp
 800c81c:	4ea9      	ldr	r6, [pc, #676]	@ (800cac4 <_strtod_l+0x854>)
 800c81e:	bf18      	it	ne
 800c820:	236a      	movne	r3, #106	@ 0x6a
 800c822:	9308      	str	r3, [sp, #32]
 800c824:	2300      	movs	r3, #0
 800c826:	07e7      	lsls	r7, r4, #31
 800c828:	d504      	bpl.n	800c834 <_strtod_l+0x5c4>
 800c82a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c82e:	f7f3 fef3 	bl	8000618 <__aeabi_dmul>
 800c832:	2301      	movs	r3, #1
 800c834:	1064      	asrs	r4, r4, #1
 800c836:	f106 0608 	add.w	r6, r6, #8
 800c83a:	d1f4      	bne.n	800c826 <_strtod_l+0x5b6>
 800c83c:	b10b      	cbz	r3, 800c842 <_strtod_l+0x5d2>
 800c83e:	4682      	mov	sl, r0
 800c840:	468b      	mov	fp, r1
 800c842:	9b08      	ldr	r3, [sp, #32]
 800c844:	b1b3      	cbz	r3, 800c874 <_strtod_l+0x604>
 800c846:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c84a:	4659      	mov	r1, fp
 800c84c:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c850:	2b00      	cmp	r3, #0
 800c852:	dd0f      	ble.n	800c874 <_strtod_l+0x604>
 800c854:	2b1f      	cmp	r3, #31
 800c856:	dd56      	ble.n	800c906 <_strtod_l+0x696>
 800c858:	2b34      	cmp	r3, #52	@ 0x34
 800c85a:	f04f 0a00 	mov.w	sl, #0
 800c85e:	bfdb      	ittet	le
 800c860:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800c864:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c868:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c86c:	4093      	lslle	r3, r2
 800c86e:	bfd8      	it	le
 800c870:	ea03 0b01 	andle.w	fp, r3, r1
 800c874:	2200      	movs	r2, #0
 800c876:	2300      	movs	r3, #0
 800c878:	4650      	mov	r0, sl
 800c87a:	4659      	mov	r1, fp
 800c87c:	f7f4 f934 	bl	8000ae8 <__aeabi_dcmpeq>
 800c880:	2800      	cmp	r0, #0
 800c882:	d1a7      	bne.n	800c7d4 <_strtod_l+0x564>
 800c884:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c886:	464a      	mov	r2, r9
 800c888:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c88a:	9300      	str	r3, [sp, #0]
 800c88c:	462b      	mov	r3, r5
 800c88e:	9805      	ldr	r0, [sp, #20]
 800c890:	f002 f8f2 	bl	800ea78 <__s2b>
 800c894:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c896:	2800      	cmp	r0, #0
 800c898:	f43f af09 	beq.w	800c6ae <_strtod_l+0x43e>
 800c89c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c89e:	2400      	movs	r4, #0
 800c8a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8a2:	2a00      	cmp	r2, #0
 800c8a4:	eba3 0308 	sub.w	r3, r3, r8
 800c8a8:	46a0      	mov	r8, r4
 800c8aa:	bfa8      	it	ge
 800c8ac:	2300      	movge	r3, #0
 800c8ae:	9312      	str	r3, [sp, #72]	@ 0x48
 800c8b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c8b4:	9316      	str	r3, [sp, #88]	@ 0x58
 800c8b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8b8:	9805      	ldr	r0, [sp, #20]
 800c8ba:	6859      	ldr	r1, [r3, #4]
 800c8bc:	f002 f832 	bl	800e924 <_Balloc>
 800c8c0:	4681      	mov	r9, r0
 800c8c2:	2800      	cmp	r0, #0
 800c8c4:	f43f aef7 	beq.w	800c6b6 <_strtod_l+0x446>
 800c8c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8ca:	300c      	adds	r0, #12
 800c8cc:	691a      	ldr	r2, [r3, #16]
 800c8ce:	f103 010c 	add.w	r1, r3, #12
 800c8d2:	3202      	adds	r2, #2
 800c8d4:	0092      	lsls	r2, r2, #2
 800c8d6:	f000 fba9 	bl	800d02c <memcpy>
 800c8da:	aa1c      	add	r2, sp, #112	@ 0x70
 800c8dc:	a91b      	add	r1, sp, #108	@ 0x6c
 800c8de:	9805      	ldr	r0, [sp, #20]
 800c8e0:	ec4b ab10 	vmov	d0, sl, fp
 800c8e4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c8e8:	f002 fc04 	bl	800f0f4 <__d2b>
 800c8ec:	901a      	str	r0, [sp, #104]	@ 0x68
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	f43f aee1 	beq.w	800c6b6 <_strtod_l+0x446>
 800c8f4:	2101      	movs	r1, #1
 800c8f6:	9805      	ldr	r0, [sp, #20]
 800c8f8:	f002 f954 	bl	800eba4 <__i2b>
 800c8fc:	4680      	mov	r8, r0
 800c8fe:	b948      	cbnz	r0, 800c914 <_strtod_l+0x6a4>
 800c900:	f04f 0800 	mov.w	r8, #0
 800c904:	e6d7      	b.n	800c6b6 <_strtod_l+0x446>
 800c906:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c90a:	fa02 f303 	lsl.w	r3, r2, r3
 800c90e:	ea03 0a0a 	and.w	sl, r3, sl
 800c912:	e7af      	b.n	800c874 <_strtod_l+0x604>
 800c914:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c916:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c918:	2d00      	cmp	r5, #0
 800c91a:	bfa9      	itett	ge
 800c91c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c91e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c920:	18ef      	addge	r7, r5, r3
 800c922:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c924:	bfb8      	it	lt
 800c926:	1b5e      	sublt	r6, r3, r5
 800c928:	9b08      	ldr	r3, [sp, #32]
 800c92a:	bfb8      	it	lt
 800c92c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c92e:	1aed      	subs	r5, r5, r3
 800c930:	4b65      	ldr	r3, [pc, #404]	@ (800cac8 <_strtod_l+0x858>)
 800c932:	4415      	add	r5, r2
 800c934:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c938:	3d01      	subs	r5, #1
 800c93a:	429d      	cmp	r5, r3
 800c93c:	da4f      	bge.n	800c9de <_strtod_l+0x76e>
 800c93e:	1b5b      	subs	r3, r3, r5
 800c940:	2101      	movs	r1, #1
 800c942:	2b1f      	cmp	r3, #31
 800c944:	eba2 0203 	sub.w	r2, r2, r3
 800c948:	dc3d      	bgt.n	800c9c6 <_strtod_l+0x756>
 800c94a:	fa01 f303 	lsl.w	r3, r1, r3
 800c94e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c950:	2300      	movs	r3, #0
 800c952:	9310      	str	r3, [sp, #64]	@ 0x40
 800c954:	18bd      	adds	r5, r7, r2
 800c956:	9b08      	ldr	r3, [sp, #32]
 800c958:	4416      	add	r6, r2
 800c95a:	42af      	cmp	r7, r5
 800c95c:	441e      	add	r6, r3
 800c95e:	463b      	mov	r3, r7
 800c960:	bfa8      	it	ge
 800c962:	462b      	movge	r3, r5
 800c964:	42b3      	cmp	r3, r6
 800c966:	bfa8      	it	ge
 800c968:	4633      	movge	r3, r6
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	bfc2      	ittt	gt
 800c96e:	1aed      	subgt	r5, r5, r3
 800c970:	1af6      	subgt	r6, r6, r3
 800c972:	1aff      	subgt	r7, r7, r3
 800c974:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c976:	2b00      	cmp	r3, #0
 800c978:	dd16      	ble.n	800c9a8 <_strtod_l+0x738>
 800c97a:	4641      	mov	r1, r8
 800c97c:	461a      	mov	r2, r3
 800c97e:	9805      	ldr	r0, [sp, #20]
 800c980:	f002 f9ca 	bl	800ed18 <__pow5mult>
 800c984:	4680      	mov	r8, r0
 800c986:	2800      	cmp	r0, #0
 800c988:	d0ba      	beq.n	800c900 <_strtod_l+0x690>
 800c98a:	4601      	mov	r1, r0
 800c98c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c98e:	9805      	ldr	r0, [sp, #20]
 800c990:	f002 f91e 	bl	800ebd0 <__multiply>
 800c994:	900a      	str	r0, [sp, #40]	@ 0x28
 800c996:	2800      	cmp	r0, #0
 800c998:	f43f ae8d 	beq.w	800c6b6 <_strtod_l+0x446>
 800c99c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c99e:	9805      	ldr	r0, [sp, #20]
 800c9a0:	f002 f800 	bl	800e9a4 <_Bfree>
 800c9a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9a6:	931a      	str	r3, [sp, #104]	@ 0x68
 800c9a8:	2d00      	cmp	r5, #0
 800c9aa:	dc1d      	bgt.n	800c9e8 <_strtod_l+0x778>
 800c9ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	dd23      	ble.n	800c9fa <_strtod_l+0x78a>
 800c9b2:	4649      	mov	r1, r9
 800c9b4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c9b6:	9805      	ldr	r0, [sp, #20]
 800c9b8:	f002 f9ae 	bl	800ed18 <__pow5mult>
 800c9bc:	4681      	mov	r9, r0
 800c9be:	b9e0      	cbnz	r0, 800c9fa <_strtod_l+0x78a>
 800c9c0:	f04f 0900 	mov.w	r9, #0
 800c9c4:	e677      	b.n	800c6b6 <_strtod_l+0x446>
 800c9c6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c9ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c9cc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c9d0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c9d4:	35e2      	adds	r5, #226	@ 0xe2
 800c9d6:	fa01 f305 	lsl.w	r3, r1, r5
 800c9da:	9310      	str	r3, [sp, #64]	@ 0x40
 800c9dc:	e7ba      	b.n	800c954 <_strtod_l+0x6e4>
 800c9de:	2300      	movs	r3, #0
 800c9e0:	9310      	str	r3, [sp, #64]	@ 0x40
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c9e6:	e7b5      	b.n	800c954 <_strtod_l+0x6e4>
 800c9e8:	462a      	mov	r2, r5
 800c9ea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c9ec:	9805      	ldr	r0, [sp, #20]
 800c9ee:	f002 f9ed 	bl	800edcc <__lshift>
 800c9f2:	901a      	str	r0, [sp, #104]	@ 0x68
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	d1d9      	bne.n	800c9ac <_strtod_l+0x73c>
 800c9f8:	e65d      	b.n	800c6b6 <_strtod_l+0x446>
 800c9fa:	2e00      	cmp	r6, #0
 800c9fc:	dd07      	ble.n	800ca0e <_strtod_l+0x79e>
 800c9fe:	4649      	mov	r1, r9
 800ca00:	4632      	mov	r2, r6
 800ca02:	9805      	ldr	r0, [sp, #20]
 800ca04:	f002 f9e2 	bl	800edcc <__lshift>
 800ca08:	4681      	mov	r9, r0
 800ca0a:	2800      	cmp	r0, #0
 800ca0c:	d0d8      	beq.n	800c9c0 <_strtod_l+0x750>
 800ca0e:	2f00      	cmp	r7, #0
 800ca10:	dd08      	ble.n	800ca24 <_strtod_l+0x7b4>
 800ca12:	4641      	mov	r1, r8
 800ca14:	463a      	mov	r2, r7
 800ca16:	9805      	ldr	r0, [sp, #20]
 800ca18:	f002 f9d8 	bl	800edcc <__lshift>
 800ca1c:	4680      	mov	r8, r0
 800ca1e:	2800      	cmp	r0, #0
 800ca20:	f43f ae49 	beq.w	800c6b6 <_strtod_l+0x446>
 800ca24:	464a      	mov	r2, r9
 800ca26:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca28:	9805      	ldr	r0, [sp, #20]
 800ca2a:	f002 fa57 	bl	800eedc <__mdiff>
 800ca2e:	4604      	mov	r4, r0
 800ca30:	2800      	cmp	r0, #0
 800ca32:	f43f ae40 	beq.w	800c6b6 <_strtod_l+0x446>
 800ca36:	68c3      	ldr	r3, [r0, #12]
 800ca38:	4641      	mov	r1, r8
 800ca3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	60c3      	str	r3, [r0, #12]
 800ca40:	f002 fa30 	bl	800eea4 <__mcmp>
 800ca44:	2800      	cmp	r0, #0
 800ca46:	da45      	bge.n	800cad4 <_strtod_l+0x864>
 800ca48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca4a:	ea53 030a 	orrs.w	r3, r3, sl
 800ca4e:	d16b      	bne.n	800cb28 <_strtod_l+0x8b8>
 800ca50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d167      	bne.n	800cb28 <_strtod_l+0x8b8>
 800ca58:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca5c:	0d1b      	lsrs	r3, r3, #20
 800ca5e:	051b      	lsls	r3, r3, #20
 800ca60:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ca64:	d960      	bls.n	800cb28 <_strtod_l+0x8b8>
 800ca66:	6963      	ldr	r3, [r4, #20]
 800ca68:	b913      	cbnz	r3, 800ca70 <_strtod_l+0x800>
 800ca6a:	6923      	ldr	r3, [r4, #16]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	dd5b      	ble.n	800cb28 <_strtod_l+0x8b8>
 800ca70:	4621      	mov	r1, r4
 800ca72:	2201      	movs	r2, #1
 800ca74:	9805      	ldr	r0, [sp, #20]
 800ca76:	f002 f9a9 	bl	800edcc <__lshift>
 800ca7a:	4641      	mov	r1, r8
 800ca7c:	4604      	mov	r4, r0
 800ca7e:	f002 fa11 	bl	800eea4 <__mcmp>
 800ca82:	2800      	cmp	r0, #0
 800ca84:	dd50      	ble.n	800cb28 <_strtod_l+0x8b8>
 800ca86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca8a:	9a08      	ldr	r2, [sp, #32]
 800ca8c:	0d1b      	lsrs	r3, r3, #20
 800ca8e:	051b      	lsls	r3, r3, #20
 800ca90:	2a00      	cmp	r2, #0
 800ca92:	d06a      	beq.n	800cb6a <_strtod_l+0x8fa>
 800ca94:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ca98:	d867      	bhi.n	800cb6a <_strtod_l+0x8fa>
 800ca9a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ca9e:	f67f ae9d 	bls.w	800c7dc <_strtod_l+0x56c>
 800caa2:	4b0a      	ldr	r3, [pc, #40]	@ (800cacc <_strtod_l+0x85c>)
 800caa4:	4650      	mov	r0, sl
 800caa6:	4659      	mov	r1, fp
 800caa8:	2200      	movs	r2, #0
 800caaa:	f7f3 fdb5 	bl	8000618 <__aeabi_dmul>
 800caae:	4b08      	ldr	r3, [pc, #32]	@ (800cad0 <_strtod_l+0x860>)
 800cab0:	4682      	mov	sl, r0
 800cab2:	468b      	mov	fp, r1
 800cab4:	400b      	ands	r3, r1
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	f47f ae08 	bne.w	800c6cc <_strtod_l+0x45c>
 800cabc:	2322      	movs	r3, #34	@ 0x22
 800cabe:	9a05      	ldr	r2, [sp, #20]
 800cac0:	6013      	str	r3, [r2, #0]
 800cac2:	e603      	b.n	800c6cc <_strtod_l+0x45c>
 800cac4:	080100d8 	.word	0x080100d8
 800cac8:	fffffc02 	.word	0xfffffc02
 800cacc:	39500000 	.word	0x39500000
 800cad0:	7ff00000 	.word	0x7ff00000
 800cad4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cad8:	d165      	bne.n	800cba6 <_strtod_l+0x936>
 800cada:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cadc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cae0:	b35a      	cbz	r2, 800cb3a <_strtod_l+0x8ca>
 800cae2:	4a9f      	ldr	r2, [pc, #636]	@ (800cd60 <_strtod_l+0xaf0>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d12b      	bne.n	800cb40 <_strtod_l+0x8d0>
 800cae8:	9b08      	ldr	r3, [sp, #32]
 800caea:	4651      	mov	r1, sl
 800caec:	b303      	cbz	r3, 800cb30 <_strtod_l+0x8c0>
 800caee:	465a      	mov	r2, fp
 800caf0:	4b9c      	ldr	r3, [pc, #624]	@ (800cd64 <_strtod_l+0xaf4>)
 800caf2:	4013      	ands	r3, r2
 800caf4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800caf8:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cafc:	d81b      	bhi.n	800cb36 <_strtod_l+0x8c6>
 800cafe:	0d1b      	lsrs	r3, r3, #20
 800cb00:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cb04:	fa02 f303 	lsl.w	r3, r2, r3
 800cb08:	4299      	cmp	r1, r3
 800cb0a:	d119      	bne.n	800cb40 <_strtod_l+0x8d0>
 800cb0c:	4b96      	ldr	r3, [pc, #600]	@ (800cd68 <_strtod_l+0xaf8>)
 800cb0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d102      	bne.n	800cb1a <_strtod_l+0x8aa>
 800cb14:	3101      	adds	r1, #1
 800cb16:	f43f adce 	beq.w	800c6b6 <_strtod_l+0x446>
 800cb1a:	4b92      	ldr	r3, [pc, #584]	@ (800cd64 <_strtod_l+0xaf4>)
 800cb1c:	f04f 0a00 	mov.w	sl, #0
 800cb20:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb22:	401a      	ands	r2, r3
 800cb24:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cb28:	9b08      	ldr	r3, [sp, #32]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1b9      	bne.n	800caa2 <_strtod_l+0x832>
 800cb2e:	e5cd      	b.n	800c6cc <_strtod_l+0x45c>
 800cb30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cb34:	e7e8      	b.n	800cb08 <_strtod_l+0x898>
 800cb36:	4613      	mov	r3, r2
 800cb38:	e7e6      	b.n	800cb08 <_strtod_l+0x898>
 800cb3a:	ea53 030a 	orrs.w	r3, r3, sl
 800cb3e:	d0a2      	beq.n	800ca86 <_strtod_l+0x816>
 800cb40:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cb42:	b1db      	cbz	r3, 800cb7c <_strtod_l+0x90c>
 800cb44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb46:	4213      	tst	r3, r2
 800cb48:	d0ee      	beq.n	800cb28 <_strtod_l+0x8b8>
 800cb4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb4c:	4650      	mov	r0, sl
 800cb4e:	9a08      	ldr	r2, [sp, #32]
 800cb50:	4659      	mov	r1, fp
 800cb52:	b1bb      	cbz	r3, 800cb84 <_strtod_l+0x914>
 800cb54:	f7ff fb6e 	bl	800c234 <sulp>
 800cb58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb5c:	ec53 2b10 	vmov	r2, r3, d0
 800cb60:	f7f3 fba4 	bl	80002ac <__adddf3>
 800cb64:	4682      	mov	sl, r0
 800cb66:	468b      	mov	fp, r1
 800cb68:	e7de      	b.n	800cb28 <_strtod_l+0x8b8>
 800cb6a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cb6e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800cb72:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cb76:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cb7a:	e7d5      	b.n	800cb28 <_strtod_l+0x8b8>
 800cb7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cb7e:	ea13 0f0a 	tst.w	r3, sl
 800cb82:	e7e1      	b.n	800cb48 <_strtod_l+0x8d8>
 800cb84:	f7ff fb56 	bl	800c234 <sulp>
 800cb88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb8c:	ec53 2b10 	vmov	r2, r3, d0
 800cb90:	f7f3 fb8a 	bl	80002a8 <__aeabi_dsub>
 800cb94:	2200      	movs	r2, #0
 800cb96:	2300      	movs	r3, #0
 800cb98:	4682      	mov	sl, r0
 800cb9a:	468b      	mov	fp, r1
 800cb9c:	f7f3 ffa4 	bl	8000ae8 <__aeabi_dcmpeq>
 800cba0:	2800      	cmp	r0, #0
 800cba2:	d0c1      	beq.n	800cb28 <_strtod_l+0x8b8>
 800cba4:	e61a      	b.n	800c7dc <_strtod_l+0x56c>
 800cba6:	4641      	mov	r1, r8
 800cba8:	4620      	mov	r0, r4
 800cbaa:	f002 fafb 	bl	800f1a4 <__ratio>
 800cbae:	2200      	movs	r2, #0
 800cbb0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cbb4:	ec57 6b10 	vmov	r6, r7, d0
 800cbb8:	4630      	mov	r0, r6
 800cbba:	4639      	mov	r1, r7
 800cbbc:	f7f3 ffa8 	bl	8000b10 <__aeabi_dcmple>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	d06f      	beq.n	800cca4 <_strtod_l+0xa34>
 800cbc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d17a      	bne.n	800ccc0 <_strtod_l+0xa50>
 800cbca:	f1ba 0f00 	cmp.w	sl, #0
 800cbce:	d158      	bne.n	800cc82 <_strtod_l+0xa12>
 800cbd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbd2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d15a      	bne.n	800cc90 <_strtod_l+0xa20>
 800cbda:	2200      	movs	r2, #0
 800cbdc:	4b63      	ldr	r3, [pc, #396]	@ (800cd6c <_strtod_l+0xafc>)
 800cbde:	4630      	mov	r0, r6
 800cbe0:	4639      	mov	r1, r7
 800cbe2:	f7f3 ff8b 	bl	8000afc <__aeabi_dcmplt>
 800cbe6:	2800      	cmp	r0, #0
 800cbe8:	d159      	bne.n	800cc9e <_strtod_l+0xa2e>
 800cbea:	4630      	mov	r0, r6
 800cbec:	4639      	mov	r1, r7
 800cbee:	2200      	movs	r2, #0
 800cbf0:	4b5f      	ldr	r3, [pc, #380]	@ (800cd70 <_strtod_l+0xb00>)
 800cbf2:	f7f3 fd11 	bl	8000618 <__aeabi_dmul>
 800cbf6:	4606      	mov	r6, r0
 800cbf8:	460f      	mov	r7, r1
 800cbfa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cbfe:	9606      	str	r6, [sp, #24]
 800cc00:	9307      	str	r3, [sp, #28]
 800cc02:	4d58      	ldr	r5, [pc, #352]	@ (800cd64 <_strtod_l+0xaf4>)
 800cc04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cc08:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cc0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc0e:	401d      	ands	r5, r3
 800cc10:	4b58      	ldr	r3, [pc, #352]	@ (800cd74 <_strtod_l+0xb04>)
 800cc12:	429d      	cmp	r5, r3
 800cc14:	f040 80b2 	bne.w	800cd7c <_strtod_l+0xb0c>
 800cc18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc1a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cc1e:	ec4b ab10 	vmov	d0, sl, fp
 800cc22:	f002 f9f3 	bl	800f00c <__ulp>
 800cc26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cc2a:	ec51 0b10 	vmov	r0, r1, d0
 800cc2e:	f7f3 fcf3 	bl	8000618 <__aeabi_dmul>
 800cc32:	4652      	mov	r2, sl
 800cc34:	465b      	mov	r3, fp
 800cc36:	f7f3 fb39 	bl	80002ac <__adddf3>
 800cc3a:	460b      	mov	r3, r1
 800cc3c:	4949      	ldr	r1, [pc, #292]	@ (800cd64 <_strtod_l+0xaf4>)
 800cc3e:	4682      	mov	sl, r0
 800cc40:	4a4d      	ldr	r2, [pc, #308]	@ (800cd78 <_strtod_l+0xb08>)
 800cc42:	4019      	ands	r1, r3
 800cc44:	4291      	cmp	r1, r2
 800cc46:	d942      	bls.n	800ccce <_strtod_l+0xa5e>
 800cc48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cc4a:	4b47      	ldr	r3, [pc, #284]	@ (800cd68 <_strtod_l+0xaf8>)
 800cc4c:	429a      	cmp	r2, r3
 800cc4e:	d103      	bne.n	800cc58 <_strtod_l+0x9e8>
 800cc50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc52:	3301      	adds	r3, #1
 800cc54:	f43f ad2f 	beq.w	800c6b6 <_strtod_l+0x446>
 800cc58:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cd68 <_strtod_l+0xaf8>
 800cc5c:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800cc60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cc62:	9805      	ldr	r0, [sp, #20]
 800cc64:	f001 fe9e 	bl	800e9a4 <_Bfree>
 800cc68:	4649      	mov	r1, r9
 800cc6a:	9805      	ldr	r0, [sp, #20]
 800cc6c:	f001 fe9a 	bl	800e9a4 <_Bfree>
 800cc70:	4641      	mov	r1, r8
 800cc72:	9805      	ldr	r0, [sp, #20]
 800cc74:	f001 fe96 	bl	800e9a4 <_Bfree>
 800cc78:	4621      	mov	r1, r4
 800cc7a:	9805      	ldr	r0, [sp, #20]
 800cc7c:	f001 fe92 	bl	800e9a4 <_Bfree>
 800cc80:	e619      	b.n	800c8b6 <_strtod_l+0x646>
 800cc82:	f1ba 0f01 	cmp.w	sl, #1
 800cc86:	d103      	bne.n	800cc90 <_strtod_l+0xa20>
 800cc88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	f43f ada6 	beq.w	800c7dc <_strtod_l+0x56c>
 800cc90:	2600      	movs	r6, #0
 800cc92:	4f36      	ldr	r7, [pc, #216]	@ (800cd6c <_strtod_l+0xafc>)
 800cc94:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800cd40 <_strtod_l+0xad0>
 800cc98:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cc9c:	e7b1      	b.n	800cc02 <_strtod_l+0x992>
 800cc9e:	2600      	movs	r6, #0
 800cca0:	4f33      	ldr	r7, [pc, #204]	@ (800cd70 <_strtod_l+0xb00>)
 800cca2:	e7aa      	b.n	800cbfa <_strtod_l+0x98a>
 800cca4:	4b32      	ldr	r3, [pc, #200]	@ (800cd70 <_strtod_l+0xb00>)
 800cca6:	4630      	mov	r0, r6
 800cca8:	4639      	mov	r1, r7
 800ccaa:	2200      	movs	r2, #0
 800ccac:	f7f3 fcb4 	bl	8000618 <__aeabi_dmul>
 800ccb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ccb2:	4606      	mov	r6, r0
 800ccb4:	460f      	mov	r7, r1
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d09f      	beq.n	800cbfa <_strtod_l+0x98a>
 800ccba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ccbe:	e7a0      	b.n	800cc02 <_strtod_l+0x992>
 800ccc0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cd48 <_strtod_l+0xad8>
 800ccc4:	ec57 6b17 	vmov	r6, r7, d7
 800ccc8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cccc:	e799      	b.n	800cc02 <_strtod_l+0x992>
 800ccce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ccd2:	9b08      	ldr	r3, [sp, #32]
 800ccd4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d1c1      	bne.n	800cc60 <_strtod_l+0x9f0>
 800ccdc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cce0:	0d1b      	lsrs	r3, r3, #20
 800cce2:	051b      	lsls	r3, r3, #20
 800cce4:	429d      	cmp	r5, r3
 800cce6:	d1bb      	bne.n	800cc60 <_strtod_l+0x9f0>
 800cce8:	4630      	mov	r0, r6
 800ccea:	4639      	mov	r1, r7
 800ccec:	f7f3 fff4 	bl	8000cd8 <__aeabi_d2lz>
 800ccf0:	f7f3 fc64 	bl	80005bc <__aeabi_l2d>
 800ccf4:	4602      	mov	r2, r0
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	4630      	mov	r0, r6
 800ccfa:	4639      	mov	r1, r7
 800ccfc:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cd00:	f7f3 fad2 	bl	80002a8 <__aeabi_dsub>
 800cd04:	460b      	mov	r3, r1
 800cd06:	4602      	mov	r2, r0
 800cd08:	ea46 060a 	orr.w	r6, r6, sl
 800cd0c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cd10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd12:	431e      	orrs	r6, r3
 800cd14:	d06f      	beq.n	800cdf6 <_strtod_l+0xb86>
 800cd16:	a30e      	add	r3, pc, #56	@ (adr r3, 800cd50 <_strtod_l+0xae0>)
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	f7f3 feee 	bl	8000afc <__aeabi_dcmplt>
 800cd20:	2800      	cmp	r0, #0
 800cd22:	f47f acd3 	bne.w	800c6cc <_strtod_l+0x45c>
 800cd26:	a30c      	add	r3, pc, #48	@ (adr r3, 800cd58 <_strtod_l+0xae8>)
 800cd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd30:	f7f3 ff02 	bl	8000b38 <__aeabi_dcmpgt>
 800cd34:	2800      	cmp	r0, #0
 800cd36:	d093      	beq.n	800cc60 <_strtod_l+0x9f0>
 800cd38:	e4c8      	b.n	800c6cc <_strtod_l+0x45c>
 800cd3a:	bf00      	nop
 800cd3c:	f3af 8000 	nop.w
 800cd40:	00000000 	.word	0x00000000
 800cd44:	bff00000 	.word	0xbff00000
 800cd48:	00000000 	.word	0x00000000
 800cd4c:	3ff00000 	.word	0x3ff00000
 800cd50:	94a03595 	.word	0x94a03595
 800cd54:	3fdfffff 	.word	0x3fdfffff
 800cd58:	35afe535 	.word	0x35afe535
 800cd5c:	3fe00000 	.word	0x3fe00000
 800cd60:	000fffff 	.word	0x000fffff
 800cd64:	7ff00000 	.word	0x7ff00000
 800cd68:	7fefffff 	.word	0x7fefffff
 800cd6c:	3ff00000 	.word	0x3ff00000
 800cd70:	3fe00000 	.word	0x3fe00000
 800cd74:	7fe00000 	.word	0x7fe00000
 800cd78:	7c9fffff 	.word	0x7c9fffff
 800cd7c:	9b08      	ldr	r3, [sp, #32]
 800cd7e:	b323      	cbz	r3, 800cdca <_strtod_l+0xb5a>
 800cd80:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cd84:	d821      	bhi.n	800cdca <_strtod_l+0xb5a>
 800cd86:	4630      	mov	r0, r6
 800cd88:	4639      	mov	r1, r7
 800cd8a:	a327      	add	r3, pc, #156	@ (adr r3, 800ce28 <_strtod_l+0xbb8>)
 800cd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd90:	f7f3 febe 	bl	8000b10 <__aeabi_dcmple>
 800cd94:	b1a0      	cbz	r0, 800cdc0 <_strtod_l+0xb50>
 800cd96:	4639      	mov	r1, r7
 800cd98:	4630      	mov	r0, r6
 800cd9a:	f7f3 ff15 	bl	8000bc8 <__aeabi_d2uiz>
 800cd9e:	2801      	cmp	r0, #1
 800cda0:	bf38      	it	cc
 800cda2:	2001      	movcc	r0, #1
 800cda4:	f7f3 fbbe 	bl	8000524 <__aeabi_ui2d>
 800cda8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdaa:	4606      	mov	r6, r0
 800cdac:	460f      	mov	r7, r1
 800cdae:	b9fb      	cbnz	r3, 800cdf0 <_strtod_l+0xb80>
 800cdb0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cdb4:	9014      	str	r0, [sp, #80]	@ 0x50
 800cdb6:	9315      	str	r3, [sp, #84]	@ 0x54
 800cdb8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cdbc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cdc0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cdc2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cdc6:	1b5b      	subs	r3, r3, r5
 800cdc8:	9311      	str	r3, [sp, #68]	@ 0x44
 800cdca:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cdce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cdd2:	f002 f91b 	bl	800f00c <__ulp>
 800cdd6:	4650      	mov	r0, sl
 800cdd8:	4659      	mov	r1, fp
 800cdda:	ec53 2b10 	vmov	r2, r3, d0
 800cdde:	f7f3 fc1b 	bl	8000618 <__aeabi_dmul>
 800cde2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cde6:	f7f3 fa61 	bl	80002ac <__adddf3>
 800cdea:	4682      	mov	sl, r0
 800cdec:	468b      	mov	fp, r1
 800cdee:	e770      	b.n	800ccd2 <_strtod_l+0xa62>
 800cdf0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cdf4:	e7e0      	b.n	800cdb8 <_strtod_l+0xb48>
 800cdf6:	a30e      	add	r3, pc, #56	@ (adr r3, 800ce30 <_strtod_l+0xbc0>)
 800cdf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfc:	f7f3 fe7e 	bl	8000afc <__aeabi_dcmplt>
 800ce00:	e798      	b.n	800cd34 <_strtod_l+0xac4>
 800ce02:	2300      	movs	r3, #0
 800ce04:	930e      	str	r3, [sp, #56]	@ 0x38
 800ce06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ce08:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ce0a:	6013      	str	r3, [r2, #0]
 800ce0c:	f7ff ba6d 	b.w	800c2ea <_strtod_l+0x7a>
 800ce10:	2a65      	cmp	r2, #101	@ 0x65
 800ce12:	f43f ab67 	beq.w	800c4e4 <_strtod_l+0x274>
 800ce16:	2a45      	cmp	r2, #69	@ 0x45
 800ce18:	f43f ab64 	beq.w	800c4e4 <_strtod_l+0x274>
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	f7ff bba0 	b.w	800c562 <_strtod_l+0x2f2>
 800ce22:	bf00      	nop
 800ce24:	f3af 8000 	nop.w
 800ce28:	ffc00000 	.word	0xffc00000
 800ce2c:	41dfffff 	.word	0x41dfffff
 800ce30:	94a03595 	.word	0x94a03595
 800ce34:	3fcfffff 	.word	0x3fcfffff

0800ce38 <_strtod_r>:
 800ce38:	4b01      	ldr	r3, [pc, #4]	@ (800ce40 <_strtod_r+0x8>)
 800ce3a:	f7ff ba19 	b.w	800c270 <_strtod_l>
 800ce3e:	bf00      	nop
 800ce40:	20000030 	.word	0x20000030

0800ce44 <_strtol_l.isra.0>:
 800ce44:	2b24      	cmp	r3, #36	@ 0x24
 800ce46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce4a:	4686      	mov	lr, r0
 800ce4c:	4690      	mov	r8, r2
 800ce4e:	d801      	bhi.n	800ce54 <_strtol_l.isra.0+0x10>
 800ce50:	2b01      	cmp	r3, #1
 800ce52:	d106      	bne.n	800ce62 <_strtol_l.isra.0+0x1e>
 800ce54:	f000 f8aa 	bl	800cfac <__errno>
 800ce58:	2316      	movs	r3, #22
 800ce5a:	6003      	str	r3, [r0, #0]
 800ce5c:	2000      	movs	r0, #0
 800ce5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce62:	460d      	mov	r5, r1
 800ce64:	4833      	ldr	r0, [pc, #204]	@ (800cf34 <_strtol_l.isra.0+0xf0>)
 800ce66:	462a      	mov	r2, r5
 800ce68:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce6c:	5d06      	ldrb	r6, [r0, r4]
 800ce6e:	f016 0608 	ands.w	r6, r6, #8
 800ce72:	d1f8      	bne.n	800ce66 <_strtol_l.isra.0+0x22>
 800ce74:	2c2d      	cmp	r4, #45	@ 0x2d
 800ce76:	d110      	bne.n	800ce9a <_strtol_l.isra.0+0x56>
 800ce78:	782c      	ldrb	r4, [r5, #0]
 800ce7a:	2601      	movs	r6, #1
 800ce7c:	1c95      	adds	r5, r2, #2
 800ce7e:	f033 0210 	bics.w	r2, r3, #16
 800ce82:	d115      	bne.n	800ceb0 <_strtol_l.isra.0+0x6c>
 800ce84:	2c30      	cmp	r4, #48	@ 0x30
 800ce86:	d10d      	bne.n	800cea4 <_strtol_l.isra.0+0x60>
 800ce88:	782a      	ldrb	r2, [r5, #0]
 800ce8a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ce8e:	2a58      	cmp	r2, #88	@ 0x58
 800ce90:	d108      	bne.n	800cea4 <_strtol_l.isra.0+0x60>
 800ce92:	786c      	ldrb	r4, [r5, #1]
 800ce94:	3502      	adds	r5, #2
 800ce96:	2310      	movs	r3, #16
 800ce98:	e00a      	b.n	800ceb0 <_strtol_l.isra.0+0x6c>
 800ce9a:	2c2b      	cmp	r4, #43	@ 0x2b
 800ce9c:	bf04      	itt	eq
 800ce9e:	782c      	ldrbeq	r4, [r5, #0]
 800cea0:	1c95      	addeq	r5, r2, #2
 800cea2:	e7ec      	b.n	800ce7e <_strtol_l.isra.0+0x3a>
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d1f6      	bne.n	800ce96 <_strtol_l.isra.0+0x52>
 800cea8:	2c30      	cmp	r4, #48	@ 0x30
 800ceaa:	bf14      	ite	ne
 800ceac:	230a      	movne	r3, #10
 800ceae:	2308      	moveq	r3, #8
 800ceb0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800ceba:	4610      	mov	r0, r2
 800cebc:	fbbc f9f3 	udiv	r9, ip, r3
 800cec0:	fb03 ca19 	mls	sl, r3, r9, ip
 800cec4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cec8:	2f09      	cmp	r7, #9
 800ceca:	d80f      	bhi.n	800ceec <_strtol_l.isra.0+0xa8>
 800cecc:	463c      	mov	r4, r7
 800cece:	42a3      	cmp	r3, r4
 800ced0:	dd1b      	ble.n	800cf0a <_strtol_l.isra.0+0xc6>
 800ced2:	1c57      	adds	r7, r2, #1
 800ced4:	d007      	beq.n	800cee6 <_strtol_l.isra.0+0xa2>
 800ced6:	4581      	cmp	r9, r0
 800ced8:	d314      	bcc.n	800cf04 <_strtol_l.isra.0+0xc0>
 800ceda:	d101      	bne.n	800cee0 <_strtol_l.isra.0+0x9c>
 800cedc:	45a2      	cmp	sl, r4
 800cede:	db11      	blt.n	800cf04 <_strtol_l.isra.0+0xc0>
 800cee0:	fb00 4003 	mla	r0, r0, r3, r4
 800cee4:	2201      	movs	r2, #1
 800cee6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ceea:	e7eb      	b.n	800cec4 <_strtol_l.isra.0+0x80>
 800ceec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cef0:	2f19      	cmp	r7, #25
 800cef2:	d801      	bhi.n	800cef8 <_strtol_l.isra.0+0xb4>
 800cef4:	3c37      	subs	r4, #55	@ 0x37
 800cef6:	e7ea      	b.n	800cece <_strtol_l.isra.0+0x8a>
 800cef8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cefc:	2f19      	cmp	r7, #25
 800cefe:	d804      	bhi.n	800cf0a <_strtol_l.isra.0+0xc6>
 800cf00:	3c57      	subs	r4, #87	@ 0x57
 800cf02:	e7e4      	b.n	800cece <_strtol_l.isra.0+0x8a>
 800cf04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cf08:	e7ed      	b.n	800cee6 <_strtol_l.isra.0+0xa2>
 800cf0a:	1c53      	adds	r3, r2, #1
 800cf0c:	d108      	bne.n	800cf20 <_strtol_l.isra.0+0xdc>
 800cf0e:	2322      	movs	r3, #34	@ 0x22
 800cf10:	4660      	mov	r0, ip
 800cf12:	f8ce 3000 	str.w	r3, [lr]
 800cf16:	f1b8 0f00 	cmp.w	r8, #0
 800cf1a:	d0a0      	beq.n	800ce5e <_strtol_l.isra.0+0x1a>
 800cf1c:	1e69      	subs	r1, r5, #1
 800cf1e:	e006      	b.n	800cf2e <_strtol_l.isra.0+0xea>
 800cf20:	b106      	cbz	r6, 800cf24 <_strtol_l.isra.0+0xe0>
 800cf22:	4240      	negs	r0, r0
 800cf24:	f1b8 0f00 	cmp.w	r8, #0
 800cf28:	d099      	beq.n	800ce5e <_strtol_l.isra.0+0x1a>
 800cf2a:	2a00      	cmp	r2, #0
 800cf2c:	d1f6      	bne.n	800cf1c <_strtol_l.isra.0+0xd8>
 800cf2e:	f8c8 1000 	str.w	r1, [r8]
 800cf32:	e794      	b.n	800ce5e <_strtol_l.isra.0+0x1a>
 800cf34:	08010101 	.word	0x08010101

0800cf38 <_strtol_r>:
 800cf38:	f7ff bf84 	b.w	800ce44 <_strtol_l.isra.0>

0800cf3c <_fwalk_sglue>:
 800cf3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf40:	4607      	mov	r7, r0
 800cf42:	4688      	mov	r8, r1
 800cf44:	4614      	mov	r4, r2
 800cf46:	2600      	movs	r6, #0
 800cf48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cf4c:	f1b9 0901 	subs.w	r9, r9, #1
 800cf50:	d505      	bpl.n	800cf5e <_fwalk_sglue+0x22>
 800cf52:	6824      	ldr	r4, [r4, #0]
 800cf54:	2c00      	cmp	r4, #0
 800cf56:	d1f7      	bne.n	800cf48 <_fwalk_sglue+0xc>
 800cf58:	4630      	mov	r0, r6
 800cf5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf5e:	89ab      	ldrh	r3, [r5, #12]
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d907      	bls.n	800cf74 <_fwalk_sglue+0x38>
 800cf64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cf68:	3301      	adds	r3, #1
 800cf6a:	d003      	beq.n	800cf74 <_fwalk_sglue+0x38>
 800cf6c:	4629      	mov	r1, r5
 800cf6e:	4638      	mov	r0, r7
 800cf70:	47c0      	blx	r8
 800cf72:	4306      	orrs	r6, r0
 800cf74:	3568      	adds	r5, #104	@ 0x68
 800cf76:	e7e9      	b.n	800cf4c <_fwalk_sglue+0x10>

0800cf78 <memset>:
 800cf78:	4402      	add	r2, r0
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d100      	bne.n	800cf82 <memset+0xa>
 800cf80:	4770      	bx	lr
 800cf82:	f803 1b01 	strb.w	r1, [r3], #1
 800cf86:	e7f9      	b.n	800cf7c <memset+0x4>

0800cf88 <strncmp>:
 800cf88:	b510      	push	{r4, lr}
 800cf8a:	b16a      	cbz	r2, 800cfa8 <strncmp+0x20>
 800cf8c:	3901      	subs	r1, #1
 800cf8e:	1884      	adds	r4, r0, r2
 800cf90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf94:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d103      	bne.n	800cfa4 <strncmp+0x1c>
 800cf9c:	42a0      	cmp	r0, r4
 800cf9e:	d001      	beq.n	800cfa4 <strncmp+0x1c>
 800cfa0:	2a00      	cmp	r2, #0
 800cfa2:	d1f5      	bne.n	800cf90 <strncmp+0x8>
 800cfa4:	1ad0      	subs	r0, r2, r3
 800cfa6:	bd10      	pop	{r4, pc}
 800cfa8:	4610      	mov	r0, r2
 800cfaa:	e7fc      	b.n	800cfa6 <strncmp+0x1e>

0800cfac <__errno>:
 800cfac:	4b01      	ldr	r3, [pc, #4]	@ (800cfb4 <__errno+0x8>)
 800cfae:	6818      	ldr	r0, [r3, #0]
 800cfb0:	4770      	bx	lr
 800cfb2:	bf00      	nop
 800cfb4:	2000019c 	.word	0x2000019c

0800cfb8 <__libc_init_array>:
 800cfb8:	b570      	push	{r4, r5, r6, lr}
 800cfba:	4d0d      	ldr	r5, [pc, #52]	@ (800cff0 <__libc_init_array+0x38>)
 800cfbc:	2600      	movs	r6, #0
 800cfbe:	4c0d      	ldr	r4, [pc, #52]	@ (800cff4 <__libc_init_array+0x3c>)
 800cfc0:	1b64      	subs	r4, r4, r5
 800cfc2:	10a4      	asrs	r4, r4, #2
 800cfc4:	42a6      	cmp	r6, r4
 800cfc6:	d109      	bne.n	800cfdc <__libc_init_array+0x24>
 800cfc8:	4d0b      	ldr	r5, [pc, #44]	@ (800cff8 <__libc_init_array+0x40>)
 800cfca:	2600      	movs	r6, #0
 800cfcc:	4c0b      	ldr	r4, [pc, #44]	@ (800cffc <__libc_init_array+0x44>)
 800cfce:	f002 fd87 	bl	800fae0 <_init>
 800cfd2:	1b64      	subs	r4, r4, r5
 800cfd4:	10a4      	asrs	r4, r4, #2
 800cfd6:	42a6      	cmp	r6, r4
 800cfd8:	d105      	bne.n	800cfe6 <__libc_init_array+0x2e>
 800cfda:	bd70      	pop	{r4, r5, r6, pc}
 800cfdc:	f855 3b04 	ldr.w	r3, [r5], #4
 800cfe0:	3601      	adds	r6, #1
 800cfe2:	4798      	blx	r3
 800cfe4:	e7ee      	b.n	800cfc4 <__libc_init_array+0xc>
 800cfe6:	f855 3b04 	ldr.w	r3, [r5], #4
 800cfea:	3601      	adds	r6, #1
 800cfec:	4798      	blx	r3
 800cfee:	e7f2      	b.n	800cfd6 <__libc_init_array+0x1e>
 800cff0:	08010308 	.word	0x08010308
 800cff4:	08010308 	.word	0x08010308
 800cff8:	08010308 	.word	0x08010308
 800cffc:	0801030c 	.word	0x0801030c

0800d000 <__retarget_lock_init_recursive>:
 800d000:	4770      	bx	lr

0800d002 <__retarget_lock_acquire_recursive>:
 800d002:	4770      	bx	lr

0800d004 <__retarget_lock_release_recursive>:
 800d004:	4770      	bx	lr
	...

0800d008 <_localeconv_r>:
 800d008:	4800      	ldr	r0, [pc, #0]	@ (800d00c <_localeconv_r+0x4>)
 800d00a:	4770      	bx	lr
 800d00c:	20000120 	.word	0x20000120

0800d010 <memchr>:
 800d010:	b2c9      	uxtb	r1, r1
 800d012:	4603      	mov	r3, r0
 800d014:	4402      	add	r2, r0
 800d016:	b510      	push	{r4, lr}
 800d018:	4293      	cmp	r3, r2
 800d01a:	4618      	mov	r0, r3
 800d01c:	d101      	bne.n	800d022 <memchr+0x12>
 800d01e:	2000      	movs	r0, #0
 800d020:	e003      	b.n	800d02a <memchr+0x1a>
 800d022:	7804      	ldrb	r4, [r0, #0]
 800d024:	3301      	adds	r3, #1
 800d026:	428c      	cmp	r4, r1
 800d028:	d1f6      	bne.n	800d018 <memchr+0x8>
 800d02a:	bd10      	pop	{r4, pc}

0800d02c <memcpy>:
 800d02c:	440a      	add	r2, r1
 800d02e:	1e43      	subs	r3, r0, #1
 800d030:	4291      	cmp	r1, r2
 800d032:	d100      	bne.n	800d036 <memcpy+0xa>
 800d034:	4770      	bx	lr
 800d036:	b510      	push	{r4, lr}
 800d038:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d03c:	4291      	cmp	r1, r2
 800d03e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d042:	d1f9      	bne.n	800d038 <memcpy+0xc>
 800d044:	bd10      	pop	{r4, pc}
	...

0800d048 <nan>:
 800d048:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d050 <nan+0x8>
 800d04c:	4770      	bx	lr
 800d04e:	bf00      	nop
 800d050:	00000000 	.word	0x00000000
 800d054:	7ff80000 	.word	0x7ff80000

0800d058 <nanf>:
 800d058:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d060 <nanf+0x8>
 800d05c:	4770      	bx	lr
 800d05e:	bf00      	nop
 800d060:	7fc00000 	.word	0x7fc00000

0800d064 <quorem>:
 800d064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d068:	6903      	ldr	r3, [r0, #16]
 800d06a:	4607      	mov	r7, r0
 800d06c:	690c      	ldr	r4, [r1, #16]
 800d06e:	42a3      	cmp	r3, r4
 800d070:	f2c0 8083 	blt.w	800d17a <quorem+0x116>
 800d074:	3c01      	subs	r4, #1
 800d076:	f100 0514 	add.w	r5, r0, #20
 800d07a:	f101 0814 	add.w	r8, r1, #20
 800d07e:	00a3      	lsls	r3, r4, #2
 800d080:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d084:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d088:	9300      	str	r3, [sp, #0]
 800d08a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d08e:	9301      	str	r3, [sp, #4]
 800d090:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d094:	3301      	adds	r3, #1
 800d096:	429a      	cmp	r2, r3
 800d098:	fbb2 f6f3 	udiv	r6, r2, r3
 800d09c:	d331      	bcc.n	800d102 <quorem+0x9e>
 800d09e:	f04f 0a00 	mov.w	sl, #0
 800d0a2:	46c4      	mov	ip, r8
 800d0a4:	46ae      	mov	lr, r5
 800d0a6:	46d3      	mov	fp, sl
 800d0a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d0ac:	b298      	uxth	r0, r3
 800d0ae:	45e1      	cmp	r9, ip
 800d0b0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800d0b4:	fb06 a000 	mla	r0, r6, r0, sl
 800d0b8:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800d0bc:	b280      	uxth	r0, r0
 800d0be:	fb06 2303 	mla	r3, r6, r3, r2
 800d0c2:	f8de 2000 	ldr.w	r2, [lr]
 800d0c6:	b292      	uxth	r2, r2
 800d0c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0cc:	eba2 0200 	sub.w	r2, r2, r0
 800d0d0:	b29b      	uxth	r3, r3
 800d0d2:	f8de 0000 	ldr.w	r0, [lr]
 800d0d6:	445a      	add	r2, fp
 800d0d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d0dc:	b292      	uxth	r2, r2
 800d0de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d0e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d0e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d0ea:	f84e 2b04 	str.w	r2, [lr], #4
 800d0ee:	d2db      	bcs.n	800d0a8 <quorem+0x44>
 800d0f0:	9b00      	ldr	r3, [sp, #0]
 800d0f2:	58eb      	ldr	r3, [r5, r3]
 800d0f4:	b92b      	cbnz	r3, 800d102 <quorem+0x9e>
 800d0f6:	9b01      	ldr	r3, [sp, #4]
 800d0f8:	3b04      	subs	r3, #4
 800d0fa:	429d      	cmp	r5, r3
 800d0fc:	461a      	mov	r2, r3
 800d0fe:	d330      	bcc.n	800d162 <quorem+0xfe>
 800d100:	613c      	str	r4, [r7, #16]
 800d102:	4638      	mov	r0, r7
 800d104:	f001 fece 	bl	800eea4 <__mcmp>
 800d108:	2800      	cmp	r0, #0
 800d10a:	db26      	blt.n	800d15a <quorem+0xf6>
 800d10c:	4629      	mov	r1, r5
 800d10e:	2000      	movs	r0, #0
 800d110:	f858 2b04 	ldr.w	r2, [r8], #4
 800d114:	f8d1 c000 	ldr.w	ip, [r1]
 800d118:	fa1f fe82 	uxth.w	lr, r2
 800d11c:	45c1      	cmp	r9, r8
 800d11e:	fa1f f38c 	uxth.w	r3, ip
 800d122:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800d126:	eba3 030e 	sub.w	r3, r3, lr
 800d12a:	4403      	add	r3, r0
 800d12c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d130:	b29b      	uxth	r3, r3
 800d132:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d13a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d13e:	f841 3b04 	str.w	r3, [r1], #4
 800d142:	d2e5      	bcs.n	800d110 <quorem+0xac>
 800d144:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d148:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d14c:	b922      	cbnz	r2, 800d158 <quorem+0xf4>
 800d14e:	3b04      	subs	r3, #4
 800d150:	429d      	cmp	r5, r3
 800d152:	461a      	mov	r2, r3
 800d154:	d30b      	bcc.n	800d16e <quorem+0x10a>
 800d156:	613c      	str	r4, [r7, #16]
 800d158:	3601      	adds	r6, #1
 800d15a:	4630      	mov	r0, r6
 800d15c:	b003      	add	sp, #12
 800d15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d162:	6812      	ldr	r2, [r2, #0]
 800d164:	3b04      	subs	r3, #4
 800d166:	2a00      	cmp	r2, #0
 800d168:	d1ca      	bne.n	800d100 <quorem+0x9c>
 800d16a:	3c01      	subs	r4, #1
 800d16c:	e7c5      	b.n	800d0fa <quorem+0x96>
 800d16e:	6812      	ldr	r2, [r2, #0]
 800d170:	3b04      	subs	r3, #4
 800d172:	2a00      	cmp	r2, #0
 800d174:	d1ef      	bne.n	800d156 <quorem+0xf2>
 800d176:	3c01      	subs	r4, #1
 800d178:	e7ea      	b.n	800d150 <quorem+0xec>
 800d17a:	2000      	movs	r0, #0
 800d17c:	e7ee      	b.n	800d15c <quorem+0xf8>
	...

0800d180 <_dtoa_r>:
 800d180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d184:	69c7      	ldr	r7, [r0, #28]
 800d186:	b097      	sub	sp, #92	@ 0x5c
 800d188:	4681      	mov	r9, r0
 800d18a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d18c:	9107      	str	r1, [sp, #28]
 800d18e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d190:	9311      	str	r3, [sp, #68]	@ 0x44
 800d192:	ec55 4b10 	vmov	r4, r5, d0
 800d196:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d19a:	b97f      	cbnz	r7, 800d1bc <_dtoa_r+0x3c>
 800d19c:	2010      	movs	r0, #16
 800d19e:	f001 fa4d 	bl	800e63c <malloc>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	f8c9 001c 	str.w	r0, [r9, #28]
 800d1a8:	b920      	cbnz	r0, 800d1b4 <_dtoa_r+0x34>
 800d1aa:	4ba9      	ldr	r3, [pc, #676]	@ (800d450 <_dtoa_r+0x2d0>)
 800d1ac:	21ef      	movs	r1, #239	@ 0xef
 800d1ae:	48a9      	ldr	r0, [pc, #676]	@ (800d454 <_dtoa_r+0x2d4>)
 800d1b0:	f002 f95c 	bl	800f46c <__assert_func>
 800d1b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d1b8:	6007      	str	r7, [r0, #0]
 800d1ba:	60c7      	str	r7, [r0, #12]
 800d1bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d1c0:	6819      	ldr	r1, [r3, #0]
 800d1c2:	b159      	cbz	r1, 800d1dc <_dtoa_r+0x5c>
 800d1c4:	685a      	ldr	r2, [r3, #4]
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	4648      	mov	r0, r9
 800d1ca:	4093      	lsls	r3, r2
 800d1cc:	604a      	str	r2, [r1, #4]
 800d1ce:	608b      	str	r3, [r1, #8]
 800d1d0:	f001 fbe8 	bl	800e9a4 <_Bfree>
 800d1d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d1d8:	2200      	movs	r2, #0
 800d1da:	601a      	str	r2, [r3, #0]
 800d1dc:	1e2b      	subs	r3, r5, #0
 800d1de:	bfb7      	itett	lt
 800d1e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d1e4:	2300      	movge	r3, #0
 800d1e6:	2201      	movlt	r2, #1
 800d1e8:	9305      	strlt	r3, [sp, #20]
 800d1ea:	bfa8      	it	ge
 800d1ec:	6033      	strge	r3, [r6, #0]
 800d1ee:	9f05      	ldr	r7, [sp, #20]
 800d1f0:	4b99      	ldr	r3, [pc, #612]	@ (800d458 <_dtoa_r+0x2d8>)
 800d1f2:	bfb8      	it	lt
 800d1f4:	6032      	strlt	r2, [r6, #0]
 800d1f6:	43bb      	bics	r3, r7
 800d1f8:	d112      	bne.n	800d220 <_dtoa_r+0xa0>
 800d1fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d1fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d200:	6013      	str	r3, [r2, #0]
 800d202:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d206:	4323      	orrs	r3, r4
 800d208:	f000 855a 	beq.w	800dcc0 <_dtoa_r+0xb40>
 800d20c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d20e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d46c <_dtoa_r+0x2ec>
 800d212:	2b00      	cmp	r3, #0
 800d214:	f000 855c 	beq.w	800dcd0 <_dtoa_r+0xb50>
 800d218:	f10a 0303 	add.w	r3, sl, #3
 800d21c:	f000 bd56 	b.w	800dccc <_dtoa_r+0xb4c>
 800d220:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d224:	2200      	movs	r2, #0
 800d226:	2300      	movs	r3, #0
 800d228:	ec51 0b17 	vmov	r0, r1, d7
 800d22c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d230:	f7f3 fc5a 	bl	8000ae8 <__aeabi_dcmpeq>
 800d234:	4680      	mov	r8, r0
 800d236:	b158      	cbz	r0, 800d250 <_dtoa_r+0xd0>
 800d238:	2301      	movs	r3, #1
 800d23a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d23c:	6013      	str	r3, [r2, #0]
 800d23e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d240:	b113      	cbz	r3, 800d248 <_dtoa_r+0xc8>
 800d242:	4b86      	ldr	r3, [pc, #536]	@ (800d45c <_dtoa_r+0x2dc>)
 800d244:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d246:	6013      	str	r3, [r2, #0]
 800d248:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800d470 <_dtoa_r+0x2f0>
 800d24c:	f000 bd40 	b.w	800dcd0 <_dtoa_r+0xb50>
 800d250:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d254:	aa14      	add	r2, sp, #80	@ 0x50
 800d256:	a915      	add	r1, sp, #84	@ 0x54
 800d258:	4648      	mov	r0, r9
 800d25a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d25e:	f001 ff49 	bl	800f0f4 <__d2b>
 800d262:	9002      	str	r0, [sp, #8]
 800d264:	2e00      	cmp	r6, #0
 800d266:	d076      	beq.n	800d356 <_dtoa_r+0x1d6>
 800d268:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d26a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d26e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d272:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d276:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d27a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d27e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d282:	4619      	mov	r1, r3
 800d284:	2200      	movs	r2, #0
 800d286:	4b76      	ldr	r3, [pc, #472]	@ (800d460 <_dtoa_r+0x2e0>)
 800d288:	f7f3 f80e 	bl	80002a8 <__aeabi_dsub>
 800d28c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d438 <_dtoa_r+0x2b8>)
 800d28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d292:	f7f3 f9c1 	bl	8000618 <__aeabi_dmul>
 800d296:	a36a      	add	r3, pc, #424	@ (adr r3, 800d440 <_dtoa_r+0x2c0>)
 800d298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29c:	f7f3 f806 	bl	80002ac <__adddf3>
 800d2a0:	4604      	mov	r4, r0
 800d2a2:	460d      	mov	r5, r1
 800d2a4:	4630      	mov	r0, r6
 800d2a6:	f7f3 f94d 	bl	8000544 <__aeabi_i2d>
 800d2aa:	a367      	add	r3, pc, #412	@ (adr r3, 800d448 <_dtoa_r+0x2c8>)
 800d2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b0:	f7f3 f9b2 	bl	8000618 <__aeabi_dmul>
 800d2b4:	4602      	mov	r2, r0
 800d2b6:	460b      	mov	r3, r1
 800d2b8:	4620      	mov	r0, r4
 800d2ba:	4629      	mov	r1, r5
 800d2bc:	f7f2 fff6 	bl	80002ac <__adddf3>
 800d2c0:	4604      	mov	r4, r0
 800d2c2:	460d      	mov	r5, r1
 800d2c4:	f7f3 fc58 	bl	8000b78 <__aeabi_d2iz>
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	4607      	mov	r7, r0
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	4620      	mov	r0, r4
 800d2d0:	4629      	mov	r1, r5
 800d2d2:	f7f3 fc13 	bl	8000afc <__aeabi_dcmplt>
 800d2d6:	b140      	cbz	r0, 800d2ea <_dtoa_r+0x16a>
 800d2d8:	4638      	mov	r0, r7
 800d2da:	f7f3 f933 	bl	8000544 <__aeabi_i2d>
 800d2de:	4622      	mov	r2, r4
 800d2e0:	462b      	mov	r3, r5
 800d2e2:	f7f3 fc01 	bl	8000ae8 <__aeabi_dcmpeq>
 800d2e6:	b900      	cbnz	r0, 800d2ea <_dtoa_r+0x16a>
 800d2e8:	3f01      	subs	r7, #1
 800d2ea:	2f16      	cmp	r7, #22
 800d2ec:	d852      	bhi.n	800d394 <_dtoa_r+0x214>
 800d2ee:	4b5d      	ldr	r3, [pc, #372]	@ (800d464 <_dtoa_r+0x2e4>)
 800d2f0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d2f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2fc:	f7f3 fbfe 	bl	8000afc <__aeabi_dcmplt>
 800d300:	2800      	cmp	r0, #0
 800d302:	d049      	beq.n	800d398 <_dtoa_r+0x218>
 800d304:	3f01      	subs	r7, #1
 800d306:	2300      	movs	r3, #0
 800d308:	9310      	str	r3, [sp, #64]	@ 0x40
 800d30a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d30c:	1b9b      	subs	r3, r3, r6
 800d30e:	1e5a      	subs	r2, r3, #1
 800d310:	bf4c      	ite	mi
 800d312:	f1c3 0301 	rsbmi	r3, r3, #1
 800d316:	2300      	movpl	r3, #0
 800d318:	9206      	str	r2, [sp, #24]
 800d31a:	bf45      	ittet	mi
 800d31c:	9300      	strmi	r3, [sp, #0]
 800d31e:	2300      	movmi	r3, #0
 800d320:	9300      	strpl	r3, [sp, #0]
 800d322:	9306      	strmi	r3, [sp, #24]
 800d324:	2f00      	cmp	r7, #0
 800d326:	db39      	blt.n	800d39c <_dtoa_r+0x21c>
 800d328:	9b06      	ldr	r3, [sp, #24]
 800d32a:	970d      	str	r7, [sp, #52]	@ 0x34
 800d32c:	443b      	add	r3, r7
 800d32e:	9306      	str	r3, [sp, #24]
 800d330:	2300      	movs	r3, #0
 800d332:	9308      	str	r3, [sp, #32]
 800d334:	9b07      	ldr	r3, [sp, #28]
 800d336:	2b09      	cmp	r3, #9
 800d338:	d863      	bhi.n	800d402 <_dtoa_r+0x282>
 800d33a:	2b05      	cmp	r3, #5
 800d33c:	bfc5      	ittet	gt
 800d33e:	3b04      	subgt	r3, #4
 800d340:	2400      	movgt	r4, #0
 800d342:	2401      	movle	r4, #1
 800d344:	9307      	strgt	r3, [sp, #28]
 800d346:	9b07      	ldr	r3, [sp, #28]
 800d348:	3b02      	subs	r3, #2
 800d34a:	2b03      	cmp	r3, #3
 800d34c:	d865      	bhi.n	800d41a <_dtoa_r+0x29a>
 800d34e:	e8df f003 	tbb	[pc, r3]
 800d352:	5654      	.short	0x5654
 800d354:	2d39      	.short	0x2d39
 800d356:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d35a:	441e      	add	r6, r3
 800d35c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d360:	2b20      	cmp	r3, #32
 800d362:	bfc9      	itett	gt
 800d364:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d368:	f1c3 0320 	rsble	r3, r3, #32
 800d36c:	409f      	lslgt	r7, r3
 800d36e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d372:	bfd8      	it	le
 800d374:	fa04 f003 	lslle.w	r0, r4, r3
 800d378:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800d37c:	bfc4      	itt	gt
 800d37e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d382:	ea47 0003 	orrgt.w	r0, r7, r3
 800d386:	f7f3 f8cd 	bl	8000524 <__aeabi_ui2d>
 800d38a:	2201      	movs	r2, #1
 800d38c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d390:	9212      	str	r2, [sp, #72]	@ 0x48
 800d392:	e776      	b.n	800d282 <_dtoa_r+0x102>
 800d394:	2301      	movs	r3, #1
 800d396:	e7b7      	b.n	800d308 <_dtoa_r+0x188>
 800d398:	9010      	str	r0, [sp, #64]	@ 0x40
 800d39a:	e7b6      	b.n	800d30a <_dtoa_r+0x18a>
 800d39c:	9b00      	ldr	r3, [sp, #0]
 800d39e:	1bdb      	subs	r3, r3, r7
 800d3a0:	9300      	str	r3, [sp, #0]
 800d3a2:	427b      	negs	r3, r7
 800d3a4:	9308      	str	r3, [sp, #32]
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	930d      	str	r3, [sp, #52]	@ 0x34
 800d3aa:	e7c3      	b.n	800d334 <_dtoa_r+0x1b4>
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3b2:	eb07 0b03 	add.w	fp, r7, r3
 800d3b6:	f10b 0301 	add.w	r3, fp, #1
 800d3ba:	2b01      	cmp	r3, #1
 800d3bc:	9303      	str	r3, [sp, #12]
 800d3be:	bfb8      	it	lt
 800d3c0:	2301      	movlt	r3, #1
 800d3c2:	e006      	b.n	800d3d2 <_dtoa_r+0x252>
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	dd28      	ble.n	800d420 <_dtoa_r+0x2a0>
 800d3ce:	469b      	mov	fp, r3
 800d3d0:	9303      	str	r3, [sp, #12]
 800d3d2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d3d6:	2100      	movs	r1, #0
 800d3d8:	2204      	movs	r2, #4
 800d3da:	f102 0514 	add.w	r5, r2, #20
 800d3de:	429d      	cmp	r5, r3
 800d3e0:	d926      	bls.n	800d430 <_dtoa_r+0x2b0>
 800d3e2:	6041      	str	r1, [r0, #4]
 800d3e4:	4648      	mov	r0, r9
 800d3e6:	f001 fa9d 	bl	800e924 <_Balloc>
 800d3ea:	4682      	mov	sl, r0
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	d141      	bne.n	800d474 <_dtoa_r+0x2f4>
 800d3f0:	4b1d      	ldr	r3, [pc, #116]	@ (800d468 <_dtoa_r+0x2e8>)
 800d3f2:	4602      	mov	r2, r0
 800d3f4:	f240 11af 	movw	r1, #431	@ 0x1af
 800d3f8:	e6d9      	b.n	800d1ae <_dtoa_r+0x2e>
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	e7e3      	b.n	800d3c6 <_dtoa_r+0x246>
 800d3fe:	2300      	movs	r3, #0
 800d400:	e7d5      	b.n	800d3ae <_dtoa_r+0x22e>
 800d402:	2401      	movs	r4, #1
 800d404:	2300      	movs	r3, #0
 800d406:	9409      	str	r4, [sp, #36]	@ 0x24
 800d408:	9307      	str	r3, [sp, #28]
 800d40a:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d40e:	2200      	movs	r2, #0
 800d410:	2312      	movs	r3, #18
 800d412:	f8cd b00c 	str.w	fp, [sp, #12]
 800d416:	920c      	str	r2, [sp, #48]	@ 0x30
 800d418:	e7db      	b.n	800d3d2 <_dtoa_r+0x252>
 800d41a:	2301      	movs	r3, #1
 800d41c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d41e:	e7f4      	b.n	800d40a <_dtoa_r+0x28a>
 800d420:	f04f 0b01 	mov.w	fp, #1
 800d424:	465b      	mov	r3, fp
 800d426:	f8cd b00c 	str.w	fp, [sp, #12]
 800d42a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d42e:	e7d0      	b.n	800d3d2 <_dtoa_r+0x252>
 800d430:	3101      	adds	r1, #1
 800d432:	0052      	lsls	r2, r2, #1
 800d434:	e7d1      	b.n	800d3da <_dtoa_r+0x25a>
 800d436:	bf00      	nop
 800d438:	636f4361 	.word	0x636f4361
 800d43c:	3fd287a7 	.word	0x3fd287a7
 800d440:	8b60c8b3 	.word	0x8b60c8b3
 800d444:	3fc68a28 	.word	0x3fc68a28
 800d448:	509f79fb 	.word	0x509f79fb
 800d44c:	3fd34413 	.word	0x3fd34413
 800d450:	0800ff28 	.word	0x0800ff28
 800d454:	0800ff3f 	.word	0x0800ff3f
 800d458:	7ff00000 	.word	0x7ff00000
 800d45c:	0800fee9 	.word	0x0800fee9
 800d460:	3ff80000 	.word	0x3ff80000
 800d464:	08010238 	.word	0x08010238
 800d468:	0800ff97 	.word	0x0800ff97
 800d46c:	0800ff24 	.word	0x0800ff24
 800d470:	0800fee8 	.word	0x0800fee8
 800d474:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d478:	6018      	str	r0, [r3, #0]
 800d47a:	9b03      	ldr	r3, [sp, #12]
 800d47c:	2b0e      	cmp	r3, #14
 800d47e:	f200 80a1 	bhi.w	800d5c4 <_dtoa_r+0x444>
 800d482:	2c00      	cmp	r4, #0
 800d484:	f000 809e 	beq.w	800d5c4 <_dtoa_r+0x444>
 800d488:	2f00      	cmp	r7, #0
 800d48a:	dd33      	ble.n	800d4f4 <_dtoa_r+0x374>
 800d48c:	f007 020f 	and.w	r2, r7, #15
 800d490:	4b9b      	ldr	r3, [pc, #620]	@ (800d700 <_dtoa_r+0x580>)
 800d492:	05f8      	lsls	r0, r7, #23
 800d494:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d498:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d49c:	ed93 7b00 	vldr	d7, [r3]
 800d4a0:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d4a4:	d516      	bpl.n	800d4d4 <_dtoa_r+0x354>
 800d4a6:	4b97      	ldr	r3, [pc, #604]	@ (800d704 <_dtoa_r+0x584>)
 800d4a8:	f004 040f 	and.w	r4, r4, #15
 800d4ac:	2603      	movs	r6, #3
 800d4ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d4b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d4b6:	f7f3 f9d9 	bl	800086c <__aeabi_ddiv>
 800d4ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d4be:	4d91      	ldr	r5, [pc, #580]	@ (800d704 <_dtoa_r+0x584>)
 800d4c0:	b954      	cbnz	r4, 800d4d8 <_dtoa_r+0x358>
 800d4c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d4c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4ca:	f7f3 f9cf 	bl	800086c <__aeabi_ddiv>
 800d4ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d4d2:	e028      	b.n	800d526 <_dtoa_r+0x3a6>
 800d4d4:	2602      	movs	r6, #2
 800d4d6:	e7f2      	b.n	800d4be <_dtoa_r+0x33e>
 800d4d8:	07e1      	lsls	r1, r4, #31
 800d4da:	d508      	bpl.n	800d4ee <_dtoa_r+0x36e>
 800d4dc:	3601      	adds	r6, #1
 800d4de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d4e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d4e6:	f7f3 f897 	bl	8000618 <__aeabi_dmul>
 800d4ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d4ee:	1064      	asrs	r4, r4, #1
 800d4f0:	3508      	adds	r5, #8
 800d4f2:	e7e5      	b.n	800d4c0 <_dtoa_r+0x340>
 800d4f4:	f000 80af 	beq.w	800d656 <_dtoa_r+0x4d6>
 800d4f8:	427c      	negs	r4, r7
 800d4fa:	4b81      	ldr	r3, [pc, #516]	@ (800d700 <_dtoa_r+0x580>)
 800d4fc:	4d81      	ldr	r5, [pc, #516]	@ (800d704 <_dtoa_r+0x584>)
 800d4fe:	2602      	movs	r6, #2
 800d500:	f004 020f 	and.w	r2, r4, #15
 800d504:	1124      	asrs	r4, r4, #4
 800d506:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d50a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d512:	f7f3 f881 	bl	8000618 <__aeabi_dmul>
 800d516:	2300      	movs	r3, #0
 800d518:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d51c:	2c00      	cmp	r4, #0
 800d51e:	f040 808f 	bne.w	800d640 <_dtoa_r+0x4c0>
 800d522:	2b00      	cmp	r3, #0
 800d524:	d1d3      	bne.n	800d4ce <_dtoa_r+0x34e>
 800d526:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d528:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	f000 8094 	beq.w	800d65a <_dtoa_r+0x4da>
 800d532:	2200      	movs	r2, #0
 800d534:	4b74      	ldr	r3, [pc, #464]	@ (800d708 <_dtoa_r+0x588>)
 800d536:	4620      	mov	r0, r4
 800d538:	4629      	mov	r1, r5
 800d53a:	f7f3 fadf 	bl	8000afc <__aeabi_dcmplt>
 800d53e:	2800      	cmp	r0, #0
 800d540:	f000 808b 	beq.w	800d65a <_dtoa_r+0x4da>
 800d544:	9b03      	ldr	r3, [sp, #12]
 800d546:	2b00      	cmp	r3, #0
 800d548:	f000 8087 	beq.w	800d65a <_dtoa_r+0x4da>
 800d54c:	f1bb 0f00 	cmp.w	fp, #0
 800d550:	dd34      	ble.n	800d5bc <_dtoa_r+0x43c>
 800d552:	4620      	mov	r0, r4
 800d554:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d558:	3601      	adds	r6, #1
 800d55a:	465c      	mov	r4, fp
 800d55c:	2200      	movs	r2, #0
 800d55e:	4b6b      	ldr	r3, [pc, #428]	@ (800d70c <_dtoa_r+0x58c>)
 800d560:	4629      	mov	r1, r5
 800d562:	f7f3 f859 	bl	8000618 <__aeabi_dmul>
 800d566:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d56a:	4630      	mov	r0, r6
 800d56c:	f7f2 ffea 	bl	8000544 <__aeabi_i2d>
 800d570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d574:	f7f3 f850 	bl	8000618 <__aeabi_dmul>
 800d578:	2200      	movs	r2, #0
 800d57a:	4b65      	ldr	r3, [pc, #404]	@ (800d710 <_dtoa_r+0x590>)
 800d57c:	f7f2 fe96 	bl	80002ac <__adddf3>
 800d580:	4605      	mov	r5, r0
 800d582:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d586:	2c00      	cmp	r4, #0
 800d588:	d16a      	bne.n	800d660 <_dtoa_r+0x4e0>
 800d58a:	2200      	movs	r2, #0
 800d58c:	4b61      	ldr	r3, [pc, #388]	@ (800d714 <_dtoa_r+0x594>)
 800d58e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d592:	f7f2 fe89 	bl	80002a8 <__aeabi_dsub>
 800d596:	4602      	mov	r2, r0
 800d598:	460b      	mov	r3, r1
 800d59a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d59e:	462a      	mov	r2, r5
 800d5a0:	4633      	mov	r3, r6
 800d5a2:	f7f3 fac9 	bl	8000b38 <__aeabi_dcmpgt>
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	f040 8298 	bne.w	800dadc <_dtoa_r+0x95c>
 800d5ac:	462a      	mov	r2, r5
 800d5ae:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d5b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d5b6:	f7f3 faa1 	bl	8000afc <__aeabi_dcmplt>
 800d5ba:	bb38      	cbnz	r0, 800d60c <_dtoa_r+0x48c>
 800d5bc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d5c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d5c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	f2c0 8157 	blt.w	800d87a <_dtoa_r+0x6fa>
 800d5cc:	2f0e      	cmp	r7, #14
 800d5ce:	f300 8154 	bgt.w	800d87a <_dtoa_r+0x6fa>
 800d5d2:	4b4b      	ldr	r3, [pc, #300]	@ (800d700 <_dtoa_r+0x580>)
 800d5d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d5d8:	ed93 7b00 	vldr	d7, [r3]
 800d5dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	ed8d 7b00 	vstr	d7, [sp]
 800d5e4:	f280 80e5 	bge.w	800d7b2 <_dtoa_r+0x632>
 800d5e8:	9b03      	ldr	r3, [sp, #12]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	f300 80e1 	bgt.w	800d7b2 <_dtoa_r+0x632>
 800d5f0:	d10c      	bne.n	800d60c <_dtoa_r+0x48c>
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	4b47      	ldr	r3, [pc, #284]	@ (800d714 <_dtoa_r+0x594>)
 800d5f6:	ec51 0b17 	vmov	r0, r1, d7
 800d5fa:	f7f3 f80d 	bl	8000618 <__aeabi_dmul>
 800d5fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d602:	f7f3 fa8f 	bl	8000b24 <__aeabi_dcmpge>
 800d606:	2800      	cmp	r0, #0
 800d608:	f000 8266 	beq.w	800dad8 <_dtoa_r+0x958>
 800d60c:	2400      	movs	r4, #0
 800d60e:	4625      	mov	r5, r4
 800d610:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d612:	4656      	mov	r6, sl
 800d614:	ea6f 0803 	mvn.w	r8, r3
 800d618:	2700      	movs	r7, #0
 800d61a:	4621      	mov	r1, r4
 800d61c:	4648      	mov	r0, r9
 800d61e:	f001 f9c1 	bl	800e9a4 <_Bfree>
 800d622:	2d00      	cmp	r5, #0
 800d624:	f000 80bd 	beq.w	800d7a2 <_dtoa_r+0x622>
 800d628:	b12f      	cbz	r7, 800d636 <_dtoa_r+0x4b6>
 800d62a:	42af      	cmp	r7, r5
 800d62c:	d003      	beq.n	800d636 <_dtoa_r+0x4b6>
 800d62e:	4639      	mov	r1, r7
 800d630:	4648      	mov	r0, r9
 800d632:	f001 f9b7 	bl	800e9a4 <_Bfree>
 800d636:	4629      	mov	r1, r5
 800d638:	4648      	mov	r0, r9
 800d63a:	f001 f9b3 	bl	800e9a4 <_Bfree>
 800d63e:	e0b0      	b.n	800d7a2 <_dtoa_r+0x622>
 800d640:	07e2      	lsls	r2, r4, #31
 800d642:	d505      	bpl.n	800d650 <_dtoa_r+0x4d0>
 800d644:	3601      	adds	r6, #1
 800d646:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d64a:	f7f2 ffe5 	bl	8000618 <__aeabi_dmul>
 800d64e:	2301      	movs	r3, #1
 800d650:	1064      	asrs	r4, r4, #1
 800d652:	3508      	adds	r5, #8
 800d654:	e762      	b.n	800d51c <_dtoa_r+0x39c>
 800d656:	2602      	movs	r6, #2
 800d658:	e765      	b.n	800d526 <_dtoa_r+0x3a6>
 800d65a:	46b8      	mov	r8, r7
 800d65c:	9c03      	ldr	r4, [sp, #12]
 800d65e:	e784      	b.n	800d56a <_dtoa_r+0x3ea>
 800d660:	4b27      	ldr	r3, [pc, #156]	@ (800d700 <_dtoa_r+0x580>)
 800d662:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d664:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d668:	4454      	add	r4, sl
 800d66a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d66e:	2900      	cmp	r1, #0
 800d670:	d054      	beq.n	800d71c <_dtoa_r+0x59c>
 800d672:	2000      	movs	r0, #0
 800d674:	4928      	ldr	r1, [pc, #160]	@ (800d718 <_dtoa_r+0x598>)
 800d676:	f7f3 f8f9 	bl	800086c <__aeabi_ddiv>
 800d67a:	4633      	mov	r3, r6
 800d67c:	4656      	mov	r6, sl
 800d67e:	462a      	mov	r2, r5
 800d680:	f7f2 fe12 	bl	80002a8 <__aeabi_dsub>
 800d684:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d688:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d68c:	f7f3 fa74 	bl	8000b78 <__aeabi_d2iz>
 800d690:	4605      	mov	r5, r0
 800d692:	f7f2 ff57 	bl	8000544 <__aeabi_i2d>
 800d696:	4602      	mov	r2, r0
 800d698:	460b      	mov	r3, r1
 800d69a:	3530      	adds	r5, #48	@ 0x30
 800d69c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6a0:	f7f2 fe02 	bl	80002a8 <__aeabi_dsub>
 800d6a4:	4602      	mov	r2, r0
 800d6a6:	460b      	mov	r3, r1
 800d6a8:	f806 5b01 	strb.w	r5, [r6], #1
 800d6ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d6b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d6b4:	f7f3 fa22 	bl	8000afc <__aeabi_dcmplt>
 800d6b8:	2800      	cmp	r0, #0
 800d6ba:	d172      	bne.n	800d7a2 <_dtoa_r+0x622>
 800d6bc:	2000      	movs	r0, #0
 800d6be:	4912      	ldr	r1, [pc, #72]	@ (800d708 <_dtoa_r+0x588>)
 800d6c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d6c4:	f7f2 fdf0 	bl	80002a8 <__aeabi_dsub>
 800d6c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d6cc:	f7f3 fa16 	bl	8000afc <__aeabi_dcmplt>
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	f040 80b4 	bne.w	800d83e <_dtoa_r+0x6be>
 800d6d6:	42a6      	cmp	r6, r4
 800d6d8:	f43f af70 	beq.w	800d5bc <_dtoa_r+0x43c>
 800d6dc:	2200      	movs	r2, #0
 800d6de:	4b0b      	ldr	r3, [pc, #44]	@ (800d70c <_dtoa_r+0x58c>)
 800d6e0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d6e4:	f7f2 ff98 	bl	8000618 <__aeabi_dmul>
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	4b08      	ldr	r3, [pc, #32]	@ (800d70c <_dtoa_r+0x58c>)
 800d6ec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d6f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d6f4:	f7f2 ff90 	bl	8000618 <__aeabi_dmul>
 800d6f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d6fc:	e7c4      	b.n	800d688 <_dtoa_r+0x508>
 800d6fe:	bf00      	nop
 800d700:	08010238 	.word	0x08010238
 800d704:	08010210 	.word	0x08010210
 800d708:	3ff00000 	.word	0x3ff00000
 800d70c:	40240000 	.word	0x40240000
 800d710:	401c0000 	.word	0x401c0000
 800d714:	40140000 	.word	0x40140000
 800d718:	3fe00000 	.word	0x3fe00000
 800d71c:	4631      	mov	r1, r6
 800d71e:	4656      	mov	r6, sl
 800d720:	4628      	mov	r0, r5
 800d722:	f7f2 ff79 	bl	8000618 <__aeabi_dmul>
 800d726:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d728:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d72c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d730:	f7f3 fa22 	bl	8000b78 <__aeabi_d2iz>
 800d734:	4605      	mov	r5, r0
 800d736:	f7f2 ff05 	bl	8000544 <__aeabi_i2d>
 800d73a:	4602      	mov	r2, r0
 800d73c:	3530      	adds	r5, #48	@ 0x30
 800d73e:	460b      	mov	r3, r1
 800d740:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d744:	f7f2 fdb0 	bl	80002a8 <__aeabi_dsub>
 800d748:	f806 5b01 	strb.w	r5, [r6], #1
 800d74c:	4602      	mov	r2, r0
 800d74e:	460b      	mov	r3, r1
 800d750:	42a6      	cmp	r6, r4
 800d752:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d756:	f04f 0200 	mov.w	r2, #0
 800d75a:	d124      	bne.n	800d7a6 <_dtoa_r+0x626>
 800d75c:	4baf      	ldr	r3, [pc, #700]	@ (800da1c <_dtoa_r+0x89c>)
 800d75e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d762:	f7f2 fda3 	bl	80002ac <__adddf3>
 800d766:	4602      	mov	r2, r0
 800d768:	460b      	mov	r3, r1
 800d76a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d76e:	f7f3 f9e3 	bl	8000b38 <__aeabi_dcmpgt>
 800d772:	2800      	cmp	r0, #0
 800d774:	d163      	bne.n	800d83e <_dtoa_r+0x6be>
 800d776:	2000      	movs	r0, #0
 800d778:	49a8      	ldr	r1, [pc, #672]	@ (800da1c <_dtoa_r+0x89c>)
 800d77a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d77e:	f7f2 fd93 	bl	80002a8 <__aeabi_dsub>
 800d782:	4602      	mov	r2, r0
 800d784:	460b      	mov	r3, r1
 800d786:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d78a:	f7f3 f9b7 	bl	8000afc <__aeabi_dcmplt>
 800d78e:	2800      	cmp	r0, #0
 800d790:	f43f af14 	beq.w	800d5bc <_dtoa_r+0x43c>
 800d794:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d796:	1e73      	subs	r3, r6, #1
 800d798:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d79a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d79e:	2b30      	cmp	r3, #48	@ 0x30
 800d7a0:	d0f8      	beq.n	800d794 <_dtoa_r+0x614>
 800d7a2:	4647      	mov	r7, r8
 800d7a4:	e03b      	b.n	800d81e <_dtoa_r+0x69e>
 800d7a6:	4b9e      	ldr	r3, [pc, #632]	@ (800da20 <_dtoa_r+0x8a0>)
 800d7a8:	f7f2 ff36 	bl	8000618 <__aeabi_dmul>
 800d7ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d7b0:	e7bc      	b.n	800d72c <_dtoa_r+0x5ac>
 800d7b2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d7b6:	4656      	mov	r6, sl
 800d7b8:	4620      	mov	r0, r4
 800d7ba:	4629      	mov	r1, r5
 800d7bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7c0:	f7f3 f854 	bl	800086c <__aeabi_ddiv>
 800d7c4:	f7f3 f9d8 	bl	8000b78 <__aeabi_d2iz>
 800d7c8:	4680      	mov	r8, r0
 800d7ca:	f7f2 febb 	bl	8000544 <__aeabi_i2d>
 800d7ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d7d2:	f7f2 ff21 	bl	8000618 <__aeabi_dmul>
 800d7d6:	4602      	mov	r2, r0
 800d7d8:	4620      	mov	r0, r4
 800d7da:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d7de:	460b      	mov	r3, r1
 800d7e0:	4629      	mov	r1, r5
 800d7e2:	f7f2 fd61 	bl	80002a8 <__aeabi_dsub>
 800d7e6:	9d03      	ldr	r5, [sp, #12]
 800d7e8:	f806 4b01 	strb.w	r4, [r6], #1
 800d7ec:	eba6 040a 	sub.w	r4, r6, sl
 800d7f0:	4602      	mov	r2, r0
 800d7f2:	460b      	mov	r3, r1
 800d7f4:	42a5      	cmp	r5, r4
 800d7f6:	d133      	bne.n	800d860 <_dtoa_r+0x6e0>
 800d7f8:	f7f2 fd58 	bl	80002ac <__adddf3>
 800d7fc:	4604      	mov	r4, r0
 800d7fe:	460d      	mov	r5, r1
 800d800:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d804:	f7f3 f998 	bl	8000b38 <__aeabi_dcmpgt>
 800d808:	b9c0      	cbnz	r0, 800d83c <_dtoa_r+0x6bc>
 800d80a:	4620      	mov	r0, r4
 800d80c:	4629      	mov	r1, r5
 800d80e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d812:	f7f3 f969 	bl	8000ae8 <__aeabi_dcmpeq>
 800d816:	b110      	cbz	r0, 800d81e <_dtoa_r+0x69e>
 800d818:	f018 0f01 	tst.w	r8, #1
 800d81c:	d10e      	bne.n	800d83c <_dtoa_r+0x6bc>
 800d81e:	9902      	ldr	r1, [sp, #8]
 800d820:	4648      	mov	r0, r9
 800d822:	f001 f8bf 	bl	800e9a4 <_Bfree>
 800d826:	2300      	movs	r3, #0
 800d828:	3701      	adds	r7, #1
 800d82a:	7033      	strb	r3, [r6, #0]
 800d82c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d82e:	601f      	str	r7, [r3, #0]
 800d830:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d832:	2b00      	cmp	r3, #0
 800d834:	f000 824c 	beq.w	800dcd0 <_dtoa_r+0xb50>
 800d838:	601e      	str	r6, [r3, #0]
 800d83a:	e249      	b.n	800dcd0 <_dtoa_r+0xb50>
 800d83c:	46b8      	mov	r8, r7
 800d83e:	4633      	mov	r3, r6
 800d840:	461e      	mov	r6, r3
 800d842:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d846:	2a39      	cmp	r2, #57	@ 0x39
 800d848:	d106      	bne.n	800d858 <_dtoa_r+0x6d8>
 800d84a:	459a      	cmp	sl, r3
 800d84c:	d1f8      	bne.n	800d840 <_dtoa_r+0x6c0>
 800d84e:	2230      	movs	r2, #48	@ 0x30
 800d850:	f108 0801 	add.w	r8, r8, #1
 800d854:	f88a 2000 	strb.w	r2, [sl]
 800d858:	781a      	ldrb	r2, [r3, #0]
 800d85a:	3201      	adds	r2, #1
 800d85c:	701a      	strb	r2, [r3, #0]
 800d85e:	e7a0      	b.n	800d7a2 <_dtoa_r+0x622>
 800d860:	2200      	movs	r2, #0
 800d862:	4b6f      	ldr	r3, [pc, #444]	@ (800da20 <_dtoa_r+0x8a0>)
 800d864:	f7f2 fed8 	bl	8000618 <__aeabi_dmul>
 800d868:	2200      	movs	r2, #0
 800d86a:	2300      	movs	r3, #0
 800d86c:	4604      	mov	r4, r0
 800d86e:	460d      	mov	r5, r1
 800d870:	f7f3 f93a 	bl	8000ae8 <__aeabi_dcmpeq>
 800d874:	2800      	cmp	r0, #0
 800d876:	d09f      	beq.n	800d7b8 <_dtoa_r+0x638>
 800d878:	e7d1      	b.n	800d81e <_dtoa_r+0x69e>
 800d87a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d87c:	2a00      	cmp	r2, #0
 800d87e:	f000 80ea 	beq.w	800da56 <_dtoa_r+0x8d6>
 800d882:	9a07      	ldr	r2, [sp, #28]
 800d884:	2a01      	cmp	r2, #1
 800d886:	f300 80cd 	bgt.w	800da24 <_dtoa_r+0x8a4>
 800d88a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d88c:	2a00      	cmp	r2, #0
 800d88e:	f000 80c1 	beq.w	800da14 <_dtoa_r+0x894>
 800d892:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d896:	9c08      	ldr	r4, [sp, #32]
 800d898:	9e00      	ldr	r6, [sp, #0]
 800d89a:	9a00      	ldr	r2, [sp, #0]
 800d89c:	2101      	movs	r1, #1
 800d89e:	4648      	mov	r0, r9
 800d8a0:	441a      	add	r2, r3
 800d8a2:	9200      	str	r2, [sp, #0]
 800d8a4:	9a06      	ldr	r2, [sp, #24]
 800d8a6:	441a      	add	r2, r3
 800d8a8:	9206      	str	r2, [sp, #24]
 800d8aa:	f001 f97b 	bl	800eba4 <__i2b>
 800d8ae:	4605      	mov	r5, r0
 800d8b0:	b166      	cbz	r6, 800d8cc <_dtoa_r+0x74c>
 800d8b2:	9b06      	ldr	r3, [sp, #24]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	dd09      	ble.n	800d8cc <_dtoa_r+0x74c>
 800d8b8:	42b3      	cmp	r3, r6
 800d8ba:	9a00      	ldr	r2, [sp, #0]
 800d8bc:	bfa8      	it	ge
 800d8be:	4633      	movge	r3, r6
 800d8c0:	1ad2      	subs	r2, r2, r3
 800d8c2:	1af6      	subs	r6, r6, r3
 800d8c4:	9200      	str	r2, [sp, #0]
 800d8c6:	9a06      	ldr	r2, [sp, #24]
 800d8c8:	1ad3      	subs	r3, r2, r3
 800d8ca:	9306      	str	r3, [sp, #24]
 800d8cc:	9b08      	ldr	r3, [sp, #32]
 800d8ce:	b30b      	cbz	r3, 800d914 <_dtoa_r+0x794>
 800d8d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	f000 80c6 	beq.w	800da64 <_dtoa_r+0x8e4>
 800d8d8:	2c00      	cmp	r4, #0
 800d8da:	f000 80c0 	beq.w	800da5e <_dtoa_r+0x8de>
 800d8de:	4629      	mov	r1, r5
 800d8e0:	4622      	mov	r2, r4
 800d8e2:	4648      	mov	r0, r9
 800d8e4:	f001 fa18 	bl	800ed18 <__pow5mult>
 800d8e8:	9a02      	ldr	r2, [sp, #8]
 800d8ea:	4601      	mov	r1, r0
 800d8ec:	4605      	mov	r5, r0
 800d8ee:	4648      	mov	r0, r9
 800d8f0:	f001 f96e 	bl	800ebd0 <__multiply>
 800d8f4:	9902      	ldr	r1, [sp, #8]
 800d8f6:	4680      	mov	r8, r0
 800d8f8:	4648      	mov	r0, r9
 800d8fa:	f001 f853 	bl	800e9a4 <_Bfree>
 800d8fe:	9b08      	ldr	r3, [sp, #32]
 800d900:	1b1b      	subs	r3, r3, r4
 800d902:	9308      	str	r3, [sp, #32]
 800d904:	f000 80b1 	beq.w	800da6a <_dtoa_r+0x8ea>
 800d908:	9a08      	ldr	r2, [sp, #32]
 800d90a:	4641      	mov	r1, r8
 800d90c:	4648      	mov	r0, r9
 800d90e:	f001 fa03 	bl	800ed18 <__pow5mult>
 800d912:	9002      	str	r0, [sp, #8]
 800d914:	2101      	movs	r1, #1
 800d916:	4648      	mov	r0, r9
 800d918:	f001 f944 	bl	800eba4 <__i2b>
 800d91c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d91e:	4604      	mov	r4, r0
 800d920:	2b00      	cmp	r3, #0
 800d922:	f000 81d9 	beq.w	800dcd8 <_dtoa_r+0xb58>
 800d926:	461a      	mov	r2, r3
 800d928:	4601      	mov	r1, r0
 800d92a:	4648      	mov	r0, r9
 800d92c:	f001 f9f4 	bl	800ed18 <__pow5mult>
 800d930:	9b07      	ldr	r3, [sp, #28]
 800d932:	4604      	mov	r4, r0
 800d934:	2b01      	cmp	r3, #1
 800d936:	f300 809f 	bgt.w	800da78 <_dtoa_r+0x8f8>
 800d93a:	9b04      	ldr	r3, [sp, #16]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	f040 8097 	bne.w	800da70 <_dtoa_r+0x8f0>
 800d942:	9b05      	ldr	r3, [sp, #20]
 800d944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d948:	2b00      	cmp	r3, #0
 800d94a:	f040 8093 	bne.w	800da74 <_dtoa_r+0x8f4>
 800d94e:	9b05      	ldr	r3, [sp, #20]
 800d950:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d954:	0d1b      	lsrs	r3, r3, #20
 800d956:	051b      	lsls	r3, r3, #20
 800d958:	b133      	cbz	r3, 800d968 <_dtoa_r+0x7e8>
 800d95a:	9b00      	ldr	r3, [sp, #0]
 800d95c:	3301      	adds	r3, #1
 800d95e:	9300      	str	r3, [sp, #0]
 800d960:	9b06      	ldr	r3, [sp, #24]
 800d962:	3301      	adds	r3, #1
 800d964:	9306      	str	r3, [sp, #24]
 800d966:	2301      	movs	r3, #1
 800d968:	9308      	str	r3, [sp, #32]
 800d96a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	f000 81b9 	beq.w	800dce4 <_dtoa_r+0xb64>
 800d972:	6923      	ldr	r3, [r4, #16]
 800d974:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d978:	6918      	ldr	r0, [r3, #16]
 800d97a:	f001 f8c7 	bl	800eb0c <__hi0bits>
 800d97e:	f1c0 0020 	rsb	r0, r0, #32
 800d982:	9b06      	ldr	r3, [sp, #24]
 800d984:	4418      	add	r0, r3
 800d986:	f010 001f 	ands.w	r0, r0, #31
 800d98a:	f000 8082 	beq.w	800da92 <_dtoa_r+0x912>
 800d98e:	f1c0 0320 	rsb	r3, r0, #32
 800d992:	2b04      	cmp	r3, #4
 800d994:	dd73      	ble.n	800da7e <_dtoa_r+0x8fe>
 800d996:	f1c0 001c 	rsb	r0, r0, #28
 800d99a:	9b00      	ldr	r3, [sp, #0]
 800d99c:	4403      	add	r3, r0
 800d99e:	4406      	add	r6, r0
 800d9a0:	9300      	str	r3, [sp, #0]
 800d9a2:	9b06      	ldr	r3, [sp, #24]
 800d9a4:	4403      	add	r3, r0
 800d9a6:	9306      	str	r3, [sp, #24]
 800d9a8:	9b00      	ldr	r3, [sp, #0]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	dd05      	ble.n	800d9ba <_dtoa_r+0x83a>
 800d9ae:	461a      	mov	r2, r3
 800d9b0:	9902      	ldr	r1, [sp, #8]
 800d9b2:	4648      	mov	r0, r9
 800d9b4:	f001 fa0a 	bl	800edcc <__lshift>
 800d9b8:	9002      	str	r0, [sp, #8]
 800d9ba:	9b06      	ldr	r3, [sp, #24]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	dd05      	ble.n	800d9cc <_dtoa_r+0x84c>
 800d9c0:	4621      	mov	r1, r4
 800d9c2:	461a      	mov	r2, r3
 800d9c4:	4648      	mov	r0, r9
 800d9c6:	f001 fa01 	bl	800edcc <__lshift>
 800d9ca:	4604      	mov	r4, r0
 800d9cc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d061      	beq.n	800da96 <_dtoa_r+0x916>
 800d9d2:	4621      	mov	r1, r4
 800d9d4:	9802      	ldr	r0, [sp, #8]
 800d9d6:	f001 fa65 	bl	800eea4 <__mcmp>
 800d9da:	2800      	cmp	r0, #0
 800d9dc:	da5b      	bge.n	800da96 <_dtoa_r+0x916>
 800d9de:	2300      	movs	r3, #0
 800d9e0:	220a      	movs	r2, #10
 800d9e2:	9902      	ldr	r1, [sp, #8]
 800d9e4:	4648      	mov	r0, r9
 800d9e6:	f000 ffff 	bl	800e9e8 <__multadd>
 800d9ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9ec:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d9f0:	9002      	str	r0, [sp, #8]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	f000 8178 	beq.w	800dce8 <_dtoa_r+0xb68>
 800d9f8:	4629      	mov	r1, r5
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	220a      	movs	r2, #10
 800d9fe:	4648      	mov	r0, r9
 800da00:	f000 fff2 	bl	800e9e8 <__multadd>
 800da04:	f1bb 0f00 	cmp.w	fp, #0
 800da08:	4605      	mov	r5, r0
 800da0a:	dc6f      	bgt.n	800daec <_dtoa_r+0x96c>
 800da0c:	9b07      	ldr	r3, [sp, #28]
 800da0e:	2b02      	cmp	r3, #2
 800da10:	dc49      	bgt.n	800daa6 <_dtoa_r+0x926>
 800da12:	e06b      	b.n	800daec <_dtoa_r+0x96c>
 800da14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800da16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800da1a:	e73c      	b.n	800d896 <_dtoa_r+0x716>
 800da1c:	3fe00000 	.word	0x3fe00000
 800da20:	40240000 	.word	0x40240000
 800da24:	9b03      	ldr	r3, [sp, #12]
 800da26:	1e5c      	subs	r4, r3, #1
 800da28:	9b08      	ldr	r3, [sp, #32]
 800da2a:	42a3      	cmp	r3, r4
 800da2c:	db09      	blt.n	800da42 <_dtoa_r+0x8c2>
 800da2e:	1b1c      	subs	r4, r3, r4
 800da30:	9b03      	ldr	r3, [sp, #12]
 800da32:	2b00      	cmp	r3, #0
 800da34:	f6bf af30 	bge.w	800d898 <_dtoa_r+0x718>
 800da38:	9b00      	ldr	r3, [sp, #0]
 800da3a:	9a03      	ldr	r2, [sp, #12]
 800da3c:	1a9e      	subs	r6, r3, r2
 800da3e:	2300      	movs	r3, #0
 800da40:	e72b      	b.n	800d89a <_dtoa_r+0x71a>
 800da42:	9b08      	ldr	r3, [sp, #32]
 800da44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800da46:	1ae3      	subs	r3, r4, r3
 800da48:	9408      	str	r4, [sp, #32]
 800da4a:	9e00      	ldr	r6, [sp, #0]
 800da4c:	2400      	movs	r4, #0
 800da4e:	441a      	add	r2, r3
 800da50:	9b03      	ldr	r3, [sp, #12]
 800da52:	920d      	str	r2, [sp, #52]	@ 0x34
 800da54:	e721      	b.n	800d89a <_dtoa_r+0x71a>
 800da56:	9c08      	ldr	r4, [sp, #32]
 800da58:	9e00      	ldr	r6, [sp, #0]
 800da5a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800da5c:	e728      	b.n	800d8b0 <_dtoa_r+0x730>
 800da5e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800da62:	e751      	b.n	800d908 <_dtoa_r+0x788>
 800da64:	9a08      	ldr	r2, [sp, #32]
 800da66:	9902      	ldr	r1, [sp, #8]
 800da68:	e750      	b.n	800d90c <_dtoa_r+0x78c>
 800da6a:	f8cd 8008 	str.w	r8, [sp, #8]
 800da6e:	e751      	b.n	800d914 <_dtoa_r+0x794>
 800da70:	2300      	movs	r3, #0
 800da72:	e779      	b.n	800d968 <_dtoa_r+0x7e8>
 800da74:	9b04      	ldr	r3, [sp, #16]
 800da76:	e777      	b.n	800d968 <_dtoa_r+0x7e8>
 800da78:	2300      	movs	r3, #0
 800da7a:	9308      	str	r3, [sp, #32]
 800da7c:	e779      	b.n	800d972 <_dtoa_r+0x7f2>
 800da7e:	d093      	beq.n	800d9a8 <_dtoa_r+0x828>
 800da80:	331c      	adds	r3, #28
 800da82:	9a00      	ldr	r2, [sp, #0]
 800da84:	441a      	add	r2, r3
 800da86:	441e      	add	r6, r3
 800da88:	9200      	str	r2, [sp, #0]
 800da8a:	9a06      	ldr	r2, [sp, #24]
 800da8c:	441a      	add	r2, r3
 800da8e:	9206      	str	r2, [sp, #24]
 800da90:	e78a      	b.n	800d9a8 <_dtoa_r+0x828>
 800da92:	4603      	mov	r3, r0
 800da94:	e7f4      	b.n	800da80 <_dtoa_r+0x900>
 800da96:	9b03      	ldr	r3, [sp, #12]
 800da98:	46b8      	mov	r8, r7
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	dc20      	bgt.n	800dae0 <_dtoa_r+0x960>
 800da9e:	469b      	mov	fp, r3
 800daa0:	9b07      	ldr	r3, [sp, #28]
 800daa2:	2b02      	cmp	r3, #2
 800daa4:	dd1e      	ble.n	800dae4 <_dtoa_r+0x964>
 800daa6:	f1bb 0f00 	cmp.w	fp, #0
 800daaa:	f47f adb1 	bne.w	800d610 <_dtoa_r+0x490>
 800daae:	4621      	mov	r1, r4
 800dab0:	465b      	mov	r3, fp
 800dab2:	2205      	movs	r2, #5
 800dab4:	4648      	mov	r0, r9
 800dab6:	f000 ff97 	bl	800e9e8 <__multadd>
 800daba:	4601      	mov	r1, r0
 800dabc:	4604      	mov	r4, r0
 800dabe:	9802      	ldr	r0, [sp, #8]
 800dac0:	f001 f9f0 	bl	800eea4 <__mcmp>
 800dac4:	2800      	cmp	r0, #0
 800dac6:	f77f ada3 	ble.w	800d610 <_dtoa_r+0x490>
 800daca:	4656      	mov	r6, sl
 800dacc:	2331      	movs	r3, #49	@ 0x31
 800dace:	f108 0801 	add.w	r8, r8, #1
 800dad2:	f806 3b01 	strb.w	r3, [r6], #1
 800dad6:	e59f      	b.n	800d618 <_dtoa_r+0x498>
 800dad8:	46b8      	mov	r8, r7
 800dada:	9c03      	ldr	r4, [sp, #12]
 800dadc:	4625      	mov	r5, r4
 800dade:	e7f4      	b.n	800daca <_dtoa_r+0x94a>
 800dae0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800dae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	f000 8102 	beq.w	800dcf0 <_dtoa_r+0xb70>
 800daec:	2e00      	cmp	r6, #0
 800daee:	dd05      	ble.n	800dafc <_dtoa_r+0x97c>
 800daf0:	4629      	mov	r1, r5
 800daf2:	4632      	mov	r2, r6
 800daf4:	4648      	mov	r0, r9
 800daf6:	f001 f969 	bl	800edcc <__lshift>
 800dafa:	4605      	mov	r5, r0
 800dafc:	9b08      	ldr	r3, [sp, #32]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d05c      	beq.n	800dbbc <_dtoa_r+0xa3c>
 800db02:	6869      	ldr	r1, [r5, #4]
 800db04:	4648      	mov	r0, r9
 800db06:	f000 ff0d 	bl	800e924 <_Balloc>
 800db0a:	4606      	mov	r6, r0
 800db0c:	b928      	cbnz	r0, 800db1a <_dtoa_r+0x99a>
 800db0e:	4b83      	ldr	r3, [pc, #524]	@ (800dd1c <_dtoa_r+0xb9c>)
 800db10:	4602      	mov	r2, r0
 800db12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800db16:	f7ff bb4a 	b.w	800d1ae <_dtoa_r+0x2e>
 800db1a:	692a      	ldr	r2, [r5, #16]
 800db1c:	f105 010c 	add.w	r1, r5, #12
 800db20:	300c      	adds	r0, #12
 800db22:	3202      	adds	r2, #2
 800db24:	0092      	lsls	r2, r2, #2
 800db26:	f7ff fa81 	bl	800d02c <memcpy>
 800db2a:	2201      	movs	r2, #1
 800db2c:	4631      	mov	r1, r6
 800db2e:	4648      	mov	r0, r9
 800db30:	f001 f94c 	bl	800edcc <__lshift>
 800db34:	f10a 0301 	add.w	r3, sl, #1
 800db38:	462f      	mov	r7, r5
 800db3a:	4605      	mov	r5, r0
 800db3c:	9300      	str	r3, [sp, #0]
 800db3e:	eb0a 030b 	add.w	r3, sl, fp
 800db42:	9308      	str	r3, [sp, #32]
 800db44:	9b04      	ldr	r3, [sp, #16]
 800db46:	f003 0301 	and.w	r3, r3, #1
 800db4a:	9306      	str	r3, [sp, #24]
 800db4c:	9b00      	ldr	r3, [sp, #0]
 800db4e:	4621      	mov	r1, r4
 800db50:	9802      	ldr	r0, [sp, #8]
 800db52:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800db56:	f7ff fa85 	bl	800d064 <quorem>
 800db5a:	4603      	mov	r3, r0
 800db5c:	4639      	mov	r1, r7
 800db5e:	9003      	str	r0, [sp, #12]
 800db60:	3330      	adds	r3, #48	@ 0x30
 800db62:	9802      	ldr	r0, [sp, #8]
 800db64:	9309      	str	r3, [sp, #36]	@ 0x24
 800db66:	f001 f99d 	bl	800eea4 <__mcmp>
 800db6a:	462a      	mov	r2, r5
 800db6c:	9004      	str	r0, [sp, #16]
 800db6e:	4621      	mov	r1, r4
 800db70:	4648      	mov	r0, r9
 800db72:	f001 f9b3 	bl	800eedc <__mdiff>
 800db76:	68c2      	ldr	r2, [r0, #12]
 800db78:	4606      	mov	r6, r0
 800db7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db7c:	bb02      	cbnz	r2, 800dbc0 <_dtoa_r+0xa40>
 800db7e:	4601      	mov	r1, r0
 800db80:	9802      	ldr	r0, [sp, #8]
 800db82:	f001 f98f 	bl	800eea4 <__mcmp>
 800db86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db88:	4602      	mov	r2, r0
 800db8a:	4631      	mov	r1, r6
 800db8c:	4648      	mov	r0, r9
 800db8e:	920c      	str	r2, [sp, #48]	@ 0x30
 800db90:	9309      	str	r3, [sp, #36]	@ 0x24
 800db92:	f000 ff07 	bl	800e9a4 <_Bfree>
 800db96:	9b07      	ldr	r3, [sp, #28]
 800db98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800db9a:	9e00      	ldr	r6, [sp, #0]
 800db9c:	ea42 0103 	orr.w	r1, r2, r3
 800dba0:	9b06      	ldr	r3, [sp, #24]
 800dba2:	4319      	orrs	r1, r3
 800dba4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dba6:	d10d      	bne.n	800dbc4 <_dtoa_r+0xa44>
 800dba8:	2b39      	cmp	r3, #57	@ 0x39
 800dbaa:	d027      	beq.n	800dbfc <_dtoa_r+0xa7c>
 800dbac:	9a04      	ldr	r2, [sp, #16]
 800dbae:	2a00      	cmp	r2, #0
 800dbb0:	dd01      	ble.n	800dbb6 <_dtoa_r+0xa36>
 800dbb2:	9b03      	ldr	r3, [sp, #12]
 800dbb4:	3331      	adds	r3, #49	@ 0x31
 800dbb6:	f88b 3000 	strb.w	r3, [fp]
 800dbba:	e52e      	b.n	800d61a <_dtoa_r+0x49a>
 800dbbc:	4628      	mov	r0, r5
 800dbbe:	e7b9      	b.n	800db34 <_dtoa_r+0x9b4>
 800dbc0:	2201      	movs	r2, #1
 800dbc2:	e7e2      	b.n	800db8a <_dtoa_r+0xa0a>
 800dbc4:	9904      	ldr	r1, [sp, #16]
 800dbc6:	2900      	cmp	r1, #0
 800dbc8:	db04      	blt.n	800dbd4 <_dtoa_r+0xa54>
 800dbca:	9807      	ldr	r0, [sp, #28]
 800dbcc:	4301      	orrs	r1, r0
 800dbce:	9806      	ldr	r0, [sp, #24]
 800dbd0:	4301      	orrs	r1, r0
 800dbd2:	d120      	bne.n	800dc16 <_dtoa_r+0xa96>
 800dbd4:	2a00      	cmp	r2, #0
 800dbd6:	ddee      	ble.n	800dbb6 <_dtoa_r+0xa36>
 800dbd8:	2201      	movs	r2, #1
 800dbda:	9902      	ldr	r1, [sp, #8]
 800dbdc:	4648      	mov	r0, r9
 800dbde:	9300      	str	r3, [sp, #0]
 800dbe0:	f001 f8f4 	bl	800edcc <__lshift>
 800dbe4:	4621      	mov	r1, r4
 800dbe6:	9002      	str	r0, [sp, #8]
 800dbe8:	f001 f95c 	bl	800eea4 <__mcmp>
 800dbec:	2800      	cmp	r0, #0
 800dbee:	9b00      	ldr	r3, [sp, #0]
 800dbf0:	dc02      	bgt.n	800dbf8 <_dtoa_r+0xa78>
 800dbf2:	d1e0      	bne.n	800dbb6 <_dtoa_r+0xa36>
 800dbf4:	07da      	lsls	r2, r3, #31
 800dbf6:	d5de      	bpl.n	800dbb6 <_dtoa_r+0xa36>
 800dbf8:	2b39      	cmp	r3, #57	@ 0x39
 800dbfa:	d1da      	bne.n	800dbb2 <_dtoa_r+0xa32>
 800dbfc:	2339      	movs	r3, #57	@ 0x39
 800dbfe:	f88b 3000 	strb.w	r3, [fp]
 800dc02:	4633      	mov	r3, r6
 800dc04:	461e      	mov	r6, r3
 800dc06:	3b01      	subs	r3, #1
 800dc08:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dc0c:	2a39      	cmp	r2, #57	@ 0x39
 800dc0e:	d04f      	beq.n	800dcb0 <_dtoa_r+0xb30>
 800dc10:	3201      	adds	r2, #1
 800dc12:	701a      	strb	r2, [r3, #0]
 800dc14:	e501      	b.n	800d61a <_dtoa_r+0x49a>
 800dc16:	2a00      	cmp	r2, #0
 800dc18:	dd03      	ble.n	800dc22 <_dtoa_r+0xaa2>
 800dc1a:	2b39      	cmp	r3, #57	@ 0x39
 800dc1c:	d0ee      	beq.n	800dbfc <_dtoa_r+0xa7c>
 800dc1e:	3301      	adds	r3, #1
 800dc20:	e7c9      	b.n	800dbb6 <_dtoa_r+0xa36>
 800dc22:	9a00      	ldr	r2, [sp, #0]
 800dc24:	9908      	ldr	r1, [sp, #32]
 800dc26:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dc2a:	428a      	cmp	r2, r1
 800dc2c:	d029      	beq.n	800dc82 <_dtoa_r+0xb02>
 800dc2e:	2300      	movs	r3, #0
 800dc30:	220a      	movs	r2, #10
 800dc32:	9902      	ldr	r1, [sp, #8]
 800dc34:	4648      	mov	r0, r9
 800dc36:	f000 fed7 	bl	800e9e8 <__multadd>
 800dc3a:	42af      	cmp	r7, r5
 800dc3c:	9002      	str	r0, [sp, #8]
 800dc3e:	f04f 0300 	mov.w	r3, #0
 800dc42:	f04f 020a 	mov.w	r2, #10
 800dc46:	4639      	mov	r1, r7
 800dc48:	4648      	mov	r0, r9
 800dc4a:	d107      	bne.n	800dc5c <_dtoa_r+0xadc>
 800dc4c:	f000 fecc 	bl	800e9e8 <__multadd>
 800dc50:	4607      	mov	r7, r0
 800dc52:	4605      	mov	r5, r0
 800dc54:	9b00      	ldr	r3, [sp, #0]
 800dc56:	3301      	adds	r3, #1
 800dc58:	9300      	str	r3, [sp, #0]
 800dc5a:	e777      	b.n	800db4c <_dtoa_r+0x9cc>
 800dc5c:	f000 fec4 	bl	800e9e8 <__multadd>
 800dc60:	4629      	mov	r1, r5
 800dc62:	4607      	mov	r7, r0
 800dc64:	2300      	movs	r3, #0
 800dc66:	220a      	movs	r2, #10
 800dc68:	4648      	mov	r0, r9
 800dc6a:	f000 febd 	bl	800e9e8 <__multadd>
 800dc6e:	4605      	mov	r5, r0
 800dc70:	e7f0      	b.n	800dc54 <_dtoa_r+0xad4>
 800dc72:	f1bb 0f00 	cmp.w	fp, #0
 800dc76:	f04f 0700 	mov.w	r7, #0
 800dc7a:	bfcc      	ite	gt
 800dc7c:	465e      	movgt	r6, fp
 800dc7e:	2601      	movle	r6, #1
 800dc80:	4456      	add	r6, sl
 800dc82:	2201      	movs	r2, #1
 800dc84:	9902      	ldr	r1, [sp, #8]
 800dc86:	4648      	mov	r0, r9
 800dc88:	9300      	str	r3, [sp, #0]
 800dc8a:	f001 f89f 	bl	800edcc <__lshift>
 800dc8e:	4621      	mov	r1, r4
 800dc90:	9002      	str	r0, [sp, #8]
 800dc92:	f001 f907 	bl	800eea4 <__mcmp>
 800dc96:	2800      	cmp	r0, #0
 800dc98:	dcb3      	bgt.n	800dc02 <_dtoa_r+0xa82>
 800dc9a:	d102      	bne.n	800dca2 <_dtoa_r+0xb22>
 800dc9c:	9b00      	ldr	r3, [sp, #0]
 800dc9e:	07db      	lsls	r3, r3, #31
 800dca0:	d4af      	bmi.n	800dc02 <_dtoa_r+0xa82>
 800dca2:	4633      	mov	r3, r6
 800dca4:	461e      	mov	r6, r3
 800dca6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dcaa:	2a30      	cmp	r2, #48	@ 0x30
 800dcac:	d0fa      	beq.n	800dca4 <_dtoa_r+0xb24>
 800dcae:	e4b4      	b.n	800d61a <_dtoa_r+0x49a>
 800dcb0:	459a      	cmp	sl, r3
 800dcb2:	d1a7      	bne.n	800dc04 <_dtoa_r+0xa84>
 800dcb4:	2331      	movs	r3, #49	@ 0x31
 800dcb6:	f108 0801 	add.w	r8, r8, #1
 800dcba:	f88a 3000 	strb.w	r3, [sl]
 800dcbe:	e4ac      	b.n	800d61a <_dtoa_r+0x49a>
 800dcc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dcc2:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800dd20 <_dtoa_r+0xba0>
 800dcc6:	b11b      	cbz	r3, 800dcd0 <_dtoa_r+0xb50>
 800dcc8:	f10a 0308 	add.w	r3, sl, #8
 800dccc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dcce:	6013      	str	r3, [r2, #0]
 800dcd0:	4650      	mov	r0, sl
 800dcd2:	b017      	add	sp, #92	@ 0x5c
 800dcd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcd8:	9b07      	ldr	r3, [sp, #28]
 800dcda:	2b01      	cmp	r3, #1
 800dcdc:	f77f ae2d 	ble.w	800d93a <_dtoa_r+0x7ba>
 800dce0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dce2:	9308      	str	r3, [sp, #32]
 800dce4:	2001      	movs	r0, #1
 800dce6:	e64c      	b.n	800d982 <_dtoa_r+0x802>
 800dce8:	f1bb 0f00 	cmp.w	fp, #0
 800dcec:	f77f aed8 	ble.w	800daa0 <_dtoa_r+0x920>
 800dcf0:	4656      	mov	r6, sl
 800dcf2:	4621      	mov	r1, r4
 800dcf4:	9802      	ldr	r0, [sp, #8]
 800dcf6:	f7ff f9b5 	bl	800d064 <quorem>
 800dcfa:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dcfe:	f806 3b01 	strb.w	r3, [r6], #1
 800dd02:	eba6 020a 	sub.w	r2, r6, sl
 800dd06:	4593      	cmp	fp, r2
 800dd08:	ddb3      	ble.n	800dc72 <_dtoa_r+0xaf2>
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	220a      	movs	r2, #10
 800dd0e:	9902      	ldr	r1, [sp, #8]
 800dd10:	4648      	mov	r0, r9
 800dd12:	f000 fe69 	bl	800e9e8 <__multadd>
 800dd16:	9002      	str	r0, [sp, #8]
 800dd18:	e7eb      	b.n	800dcf2 <_dtoa_r+0xb72>
 800dd1a:	bf00      	nop
 800dd1c:	0800ff97 	.word	0x0800ff97
 800dd20:	0800ff1b 	.word	0x0800ff1b

0800dd24 <rshift>:
 800dd24:	6903      	ldr	r3, [r0, #16]
 800dd26:	114a      	asrs	r2, r1, #5
 800dd28:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dd2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd30:	f100 0414 	add.w	r4, r0, #20
 800dd34:	dd45      	ble.n	800ddc2 <rshift+0x9e>
 800dd36:	f011 011f 	ands.w	r1, r1, #31
 800dd3a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dd3e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dd42:	d10c      	bne.n	800dd5e <rshift+0x3a>
 800dd44:	f100 0710 	add.w	r7, r0, #16
 800dd48:	4629      	mov	r1, r5
 800dd4a:	42b1      	cmp	r1, r6
 800dd4c:	d334      	bcc.n	800ddb8 <rshift+0x94>
 800dd4e:	1a9b      	subs	r3, r3, r2
 800dd50:	1eea      	subs	r2, r5, #3
 800dd52:	009b      	lsls	r3, r3, #2
 800dd54:	4296      	cmp	r6, r2
 800dd56:	bf38      	it	cc
 800dd58:	2300      	movcc	r3, #0
 800dd5a:	4423      	add	r3, r4
 800dd5c:	e015      	b.n	800dd8a <rshift+0x66>
 800dd5e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dd62:	f1c1 0820 	rsb	r8, r1, #32
 800dd66:	f105 0e04 	add.w	lr, r5, #4
 800dd6a:	46a1      	mov	r9, r4
 800dd6c:	40cf      	lsrs	r7, r1
 800dd6e:	4576      	cmp	r6, lr
 800dd70:	46f4      	mov	ip, lr
 800dd72:	d815      	bhi.n	800dda0 <rshift+0x7c>
 800dd74:	1a9a      	subs	r2, r3, r2
 800dd76:	3501      	adds	r5, #1
 800dd78:	0092      	lsls	r2, r2, #2
 800dd7a:	3a04      	subs	r2, #4
 800dd7c:	42ae      	cmp	r6, r5
 800dd7e:	bf38      	it	cc
 800dd80:	2200      	movcc	r2, #0
 800dd82:	18a3      	adds	r3, r4, r2
 800dd84:	50a7      	str	r7, [r4, r2]
 800dd86:	b107      	cbz	r7, 800dd8a <rshift+0x66>
 800dd88:	3304      	adds	r3, #4
 800dd8a:	1b1a      	subs	r2, r3, r4
 800dd8c:	42a3      	cmp	r3, r4
 800dd8e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dd92:	bf08      	it	eq
 800dd94:	2300      	moveq	r3, #0
 800dd96:	6102      	str	r2, [r0, #16]
 800dd98:	bf08      	it	eq
 800dd9a:	6143      	streq	r3, [r0, #20]
 800dd9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dda0:	f8dc c000 	ldr.w	ip, [ip]
 800dda4:	fa0c fc08 	lsl.w	ip, ip, r8
 800dda8:	ea4c 0707 	orr.w	r7, ip, r7
 800ddac:	f849 7b04 	str.w	r7, [r9], #4
 800ddb0:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ddb4:	40cf      	lsrs	r7, r1
 800ddb6:	e7da      	b.n	800dd6e <rshift+0x4a>
 800ddb8:	f851 cb04 	ldr.w	ip, [r1], #4
 800ddbc:	f847 cf04 	str.w	ip, [r7, #4]!
 800ddc0:	e7c3      	b.n	800dd4a <rshift+0x26>
 800ddc2:	4623      	mov	r3, r4
 800ddc4:	e7e1      	b.n	800dd8a <rshift+0x66>

0800ddc6 <__hexdig_fun>:
 800ddc6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ddca:	2b09      	cmp	r3, #9
 800ddcc:	d802      	bhi.n	800ddd4 <__hexdig_fun+0xe>
 800ddce:	3820      	subs	r0, #32
 800ddd0:	b2c0      	uxtb	r0, r0
 800ddd2:	4770      	bx	lr
 800ddd4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ddd8:	2b05      	cmp	r3, #5
 800ddda:	d801      	bhi.n	800dde0 <__hexdig_fun+0x1a>
 800dddc:	3847      	subs	r0, #71	@ 0x47
 800ddde:	e7f7      	b.n	800ddd0 <__hexdig_fun+0xa>
 800dde0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dde4:	2b05      	cmp	r3, #5
 800dde6:	d801      	bhi.n	800ddec <__hexdig_fun+0x26>
 800dde8:	3827      	subs	r0, #39	@ 0x27
 800ddea:	e7f1      	b.n	800ddd0 <__hexdig_fun+0xa>
 800ddec:	2000      	movs	r0, #0
 800ddee:	4770      	bx	lr

0800ddf0 <__gethex>:
 800ddf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddf4:	b085      	sub	sp, #20
 800ddf6:	468a      	mov	sl, r1
 800ddf8:	4690      	mov	r8, r2
 800ddfa:	9302      	str	r3, [sp, #8]
 800ddfc:	680b      	ldr	r3, [r1, #0]
 800ddfe:	9001      	str	r0, [sp, #4]
 800de00:	1c9c      	adds	r4, r3, #2
 800de02:	46a1      	mov	r9, r4
 800de04:	f814 0b01 	ldrb.w	r0, [r4], #1
 800de08:	2830      	cmp	r0, #48	@ 0x30
 800de0a:	d0fa      	beq.n	800de02 <__gethex+0x12>
 800de0c:	eba9 0303 	sub.w	r3, r9, r3
 800de10:	f1a3 0b02 	sub.w	fp, r3, #2
 800de14:	f7ff ffd7 	bl	800ddc6 <__hexdig_fun>
 800de18:	4605      	mov	r5, r0
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d166      	bne.n	800deec <__gethex+0xfc>
 800de1e:	2201      	movs	r2, #1
 800de20:	499e      	ldr	r1, [pc, #632]	@ (800e09c <__gethex+0x2ac>)
 800de22:	4648      	mov	r0, r9
 800de24:	f7ff f8b0 	bl	800cf88 <strncmp>
 800de28:	4607      	mov	r7, r0
 800de2a:	2800      	cmp	r0, #0
 800de2c:	d165      	bne.n	800defa <__gethex+0x10a>
 800de2e:	f899 0001 	ldrb.w	r0, [r9, #1]
 800de32:	4626      	mov	r6, r4
 800de34:	f7ff ffc7 	bl	800ddc6 <__hexdig_fun>
 800de38:	2800      	cmp	r0, #0
 800de3a:	d060      	beq.n	800defe <__gethex+0x10e>
 800de3c:	4623      	mov	r3, r4
 800de3e:	7818      	ldrb	r0, [r3, #0]
 800de40:	4699      	mov	r9, r3
 800de42:	3301      	adds	r3, #1
 800de44:	2830      	cmp	r0, #48	@ 0x30
 800de46:	d0fa      	beq.n	800de3e <__gethex+0x4e>
 800de48:	f7ff ffbd 	bl	800ddc6 <__hexdig_fun>
 800de4c:	fab0 f580 	clz	r5, r0
 800de50:	f04f 0b01 	mov.w	fp, #1
 800de54:	096d      	lsrs	r5, r5, #5
 800de56:	464a      	mov	r2, r9
 800de58:	4616      	mov	r6, r2
 800de5a:	3201      	adds	r2, #1
 800de5c:	7830      	ldrb	r0, [r6, #0]
 800de5e:	f7ff ffb2 	bl	800ddc6 <__hexdig_fun>
 800de62:	2800      	cmp	r0, #0
 800de64:	d1f8      	bne.n	800de58 <__gethex+0x68>
 800de66:	2201      	movs	r2, #1
 800de68:	498c      	ldr	r1, [pc, #560]	@ (800e09c <__gethex+0x2ac>)
 800de6a:	4630      	mov	r0, r6
 800de6c:	f7ff f88c 	bl	800cf88 <strncmp>
 800de70:	2800      	cmp	r0, #0
 800de72:	d13e      	bne.n	800def2 <__gethex+0x102>
 800de74:	b944      	cbnz	r4, 800de88 <__gethex+0x98>
 800de76:	1c74      	adds	r4, r6, #1
 800de78:	4622      	mov	r2, r4
 800de7a:	4616      	mov	r6, r2
 800de7c:	3201      	adds	r2, #1
 800de7e:	7830      	ldrb	r0, [r6, #0]
 800de80:	f7ff ffa1 	bl	800ddc6 <__hexdig_fun>
 800de84:	2800      	cmp	r0, #0
 800de86:	d1f8      	bne.n	800de7a <__gethex+0x8a>
 800de88:	1ba4      	subs	r4, r4, r6
 800de8a:	00a7      	lsls	r7, r4, #2
 800de8c:	7833      	ldrb	r3, [r6, #0]
 800de8e:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800de92:	2b50      	cmp	r3, #80	@ 0x50
 800de94:	d13d      	bne.n	800df12 <__gethex+0x122>
 800de96:	7873      	ldrb	r3, [r6, #1]
 800de98:	2b2b      	cmp	r3, #43	@ 0x2b
 800de9a:	d032      	beq.n	800df02 <__gethex+0x112>
 800de9c:	2b2d      	cmp	r3, #45	@ 0x2d
 800de9e:	d033      	beq.n	800df08 <__gethex+0x118>
 800dea0:	1c71      	adds	r1, r6, #1
 800dea2:	2400      	movs	r4, #0
 800dea4:	7808      	ldrb	r0, [r1, #0]
 800dea6:	f7ff ff8e 	bl	800ddc6 <__hexdig_fun>
 800deaa:	1e43      	subs	r3, r0, #1
 800deac:	b2db      	uxtb	r3, r3
 800deae:	2b18      	cmp	r3, #24
 800deb0:	d82f      	bhi.n	800df12 <__gethex+0x122>
 800deb2:	f1a0 0210 	sub.w	r2, r0, #16
 800deb6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800deba:	f7ff ff84 	bl	800ddc6 <__hexdig_fun>
 800debe:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800dec2:	230a      	movs	r3, #10
 800dec4:	fa5f fc8c 	uxtb.w	ip, ip
 800dec8:	f1bc 0f18 	cmp.w	ip, #24
 800decc:	d91e      	bls.n	800df0c <__gethex+0x11c>
 800dece:	b104      	cbz	r4, 800ded2 <__gethex+0xe2>
 800ded0:	4252      	negs	r2, r2
 800ded2:	4417      	add	r7, r2
 800ded4:	f8ca 1000 	str.w	r1, [sl]
 800ded8:	b1ed      	cbz	r5, 800df16 <__gethex+0x126>
 800deda:	f1bb 0f00 	cmp.w	fp, #0
 800dede:	bf0c      	ite	eq
 800dee0:	2506      	moveq	r5, #6
 800dee2:	2500      	movne	r5, #0
 800dee4:	4628      	mov	r0, r5
 800dee6:	b005      	add	sp, #20
 800dee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deec:	2500      	movs	r5, #0
 800deee:	462c      	mov	r4, r5
 800def0:	e7b1      	b.n	800de56 <__gethex+0x66>
 800def2:	2c00      	cmp	r4, #0
 800def4:	d1c8      	bne.n	800de88 <__gethex+0x98>
 800def6:	4627      	mov	r7, r4
 800def8:	e7c8      	b.n	800de8c <__gethex+0x9c>
 800defa:	464e      	mov	r6, r9
 800defc:	462f      	mov	r7, r5
 800defe:	2501      	movs	r5, #1
 800df00:	e7c4      	b.n	800de8c <__gethex+0x9c>
 800df02:	2400      	movs	r4, #0
 800df04:	1cb1      	adds	r1, r6, #2
 800df06:	e7cd      	b.n	800dea4 <__gethex+0xb4>
 800df08:	2401      	movs	r4, #1
 800df0a:	e7fb      	b.n	800df04 <__gethex+0x114>
 800df0c:	fb03 0002 	mla	r0, r3, r2, r0
 800df10:	e7cf      	b.n	800deb2 <__gethex+0xc2>
 800df12:	4631      	mov	r1, r6
 800df14:	e7de      	b.n	800ded4 <__gethex+0xe4>
 800df16:	eba6 0309 	sub.w	r3, r6, r9
 800df1a:	4629      	mov	r1, r5
 800df1c:	3b01      	subs	r3, #1
 800df1e:	2b07      	cmp	r3, #7
 800df20:	dc0a      	bgt.n	800df38 <__gethex+0x148>
 800df22:	9801      	ldr	r0, [sp, #4]
 800df24:	f000 fcfe 	bl	800e924 <_Balloc>
 800df28:	4604      	mov	r4, r0
 800df2a:	b940      	cbnz	r0, 800df3e <__gethex+0x14e>
 800df2c:	4b5c      	ldr	r3, [pc, #368]	@ (800e0a0 <__gethex+0x2b0>)
 800df2e:	4602      	mov	r2, r0
 800df30:	21e4      	movs	r1, #228	@ 0xe4
 800df32:	485c      	ldr	r0, [pc, #368]	@ (800e0a4 <__gethex+0x2b4>)
 800df34:	f001 fa9a 	bl	800f46c <__assert_func>
 800df38:	3101      	adds	r1, #1
 800df3a:	105b      	asrs	r3, r3, #1
 800df3c:	e7ef      	b.n	800df1e <__gethex+0x12e>
 800df3e:	f100 0a14 	add.w	sl, r0, #20
 800df42:	2300      	movs	r3, #0
 800df44:	4655      	mov	r5, sl
 800df46:	469b      	mov	fp, r3
 800df48:	45b1      	cmp	r9, r6
 800df4a:	d337      	bcc.n	800dfbc <__gethex+0x1cc>
 800df4c:	f845 bb04 	str.w	fp, [r5], #4
 800df50:	eba5 050a 	sub.w	r5, r5, sl
 800df54:	4658      	mov	r0, fp
 800df56:	10ad      	asrs	r5, r5, #2
 800df58:	6125      	str	r5, [r4, #16]
 800df5a:	016d      	lsls	r5, r5, #5
 800df5c:	f000 fdd6 	bl	800eb0c <__hi0bits>
 800df60:	f8d8 6000 	ldr.w	r6, [r8]
 800df64:	1a2d      	subs	r5, r5, r0
 800df66:	42b5      	cmp	r5, r6
 800df68:	dd54      	ble.n	800e014 <__gethex+0x224>
 800df6a:	1bad      	subs	r5, r5, r6
 800df6c:	4620      	mov	r0, r4
 800df6e:	4629      	mov	r1, r5
 800df70:	f001 f96d 	bl	800f24e <__any_on>
 800df74:	4681      	mov	r9, r0
 800df76:	b178      	cbz	r0, 800df98 <__gethex+0x1a8>
 800df78:	1e6b      	subs	r3, r5, #1
 800df7a:	f04f 0901 	mov.w	r9, #1
 800df7e:	1159      	asrs	r1, r3, #5
 800df80:	f003 021f 	and.w	r2, r3, #31
 800df84:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800df88:	fa09 f202 	lsl.w	r2, r9, r2
 800df8c:	420a      	tst	r2, r1
 800df8e:	d003      	beq.n	800df98 <__gethex+0x1a8>
 800df90:	454b      	cmp	r3, r9
 800df92:	dc36      	bgt.n	800e002 <__gethex+0x212>
 800df94:	f04f 0902 	mov.w	r9, #2
 800df98:	442f      	add	r7, r5
 800df9a:	4629      	mov	r1, r5
 800df9c:	4620      	mov	r0, r4
 800df9e:	f7ff fec1 	bl	800dd24 <rshift>
 800dfa2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dfa6:	42bb      	cmp	r3, r7
 800dfa8:	da42      	bge.n	800e030 <__gethex+0x240>
 800dfaa:	4621      	mov	r1, r4
 800dfac:	9801      	ldr	r0, [sp, #4]
 800dfae:	f000 fcf9 	bl	800e9a4 <_Bfree>
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfb6:	25a3      	movs	r5, #163	@ 0xa3
 800dfb8:	6013      	str	r3, [r2, #0]
 800dfba:	e793      	b.n	800dee4 <__gethex+0xf4>
 800dfbc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dfc0:	2a2e      	cmp	r2, #46	@ 0x2e
 800dfc2:	d012      	beq.n	800dfea <__gethex+0x1fa>
 800dfc4:	2b20      	cmp	r3, #32
 800dfc6:	d104      	bne.n	800dfd2 <__gethex+0x1e2>
 800dfc8:	f845 bb04 	str.w	fp, [r5], #4
 800dfcc:	f04f 0b00 	mov.w	fp, #0
 800dfd0:	465b      	mov	r3, fp
 800dfd2:	7830      	ldrb	r0, [r6, #0]
 800dfd4:	9303      	str	r3, [sp, #12]
 800dfd6:	f7ff fef6 	bl	800ddc6 <__hexdig_fun>
 800dfda:	9b03      	ldr	r3, [sp, #12]
 800dfdc:	f000 000f 	and.w	r0, r0, #15
 800dfe0:	4098      	lsls	r0, r3
 800dfe2:	3304      	adds	r3, #4
 800dfe4:	ea4b 0b00 	orr.w	fp, fp, r0
 800dfe8:	e7ae      	b.n	800df48 <__gethex+0x158>
 800dfea:	45b1      	cmp	r9, r6
 800dfec:	d8ea      	bhi.n	800dfc4 <__gethex+0x1d4>
 800dfee:	2201      	movs	r2, #1
 800dff0:	492a      	ldr	r1, [pc, #168]	@ (800e09c <__gethex+0x2ac>)
 800dff2:	4630      	mov	r0, r6
 800dff4:	9303      	str	r3, [sp, #12]
 800dff6:	f7fe ffc7 	bl	800cf88 <strncmp>
 800dffa:	9b03      	ldr	r3, [sp, #12]
 800dffc:	2800      	cmp	r0, #0
 800dffe:	d1e1      	bne.n	800dfc4 <__gethex+0x1d4>
 800e000:	e7a2      	b.n	800df48 <__gethex+0x158>
 800e002:	1ea9      	subs	r1, r5, #2
 800e004:	4620      	mov	r0, r4
 800e006:	f001 f922 	bl	800f24e <__any_on>
 800e00a:	2800      	cmp	r0, #0
 800e00c:	d0c2      	beq.n	800df94 <__gethex+0x1a4>
 800e00e:	f04f 0903 	mov.w	r9, #3
 800e012:	e7c1      	b.n	800df98 <__gethex+0x1a8>
 800e014:	da09      	bge.n	800e02a <__gethex+0x23a>
 800e016:	1b75      	subs	r5, r6, r5
 800e018:	4621      	mov	r1, r4
 800e01a:	9801      	ldr	r0, [sp, #4]
 800e01c:	462a      	mov	r2, r5
 800e01e:	1b7f      	subs	r7, r7, r5
 800e020:	f000 fed4 	bl	800edcc <__lshift>
 800e024:	4604      	mov	r4, r0
 800e026:	f100 0a14 	add.w	sl, r0, #20
 800e02a:	f04f 0900 	mov.w	r9, #0
 800e02e:	e7b8      	b.n	800dfa2 <__gethex+0x1b2>
 800e030:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e034:	42bd      	cmp	r5, r7
 800e036:	dd6f      	ble.n	800e118 <__gethex+0x328>
 800e038:	1bed      	subs	r5, r5, r7
 800e03a:	42ae      	cmp	r6, r5
 800e03c:	dc34      	bgt.n	800e0a8 <__gethex+0x2b8>
 800e03e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e042:	2b02      	cmp	r3, #2
 800e044:	d022      	beq.n	800e08c <__gethex+0x29c>
 800e046:	2b03      	cmp	r3, #3
 800e048:	d024      	beq.n	800e094 <__gethex+0x2a4>
 800e04a:	2b01      	cmp	r3, #1
 800e04c:	d115      	bne.n	800e07a <__gethex+0x28a>
 800e04e:	42ae      	cmp	r6, r5
 800e050:	d113      	bne.n	800e07a <__gethex+0x28a>
 800e052:	2e01      	cmp	r6, #1
 800e054:	d10b      	bne.n	800e06e <__gethex+0x27e>
 800e056:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e05a:	2562      	movs	r5, #98	@ 0x62
 800e05c:	9a02      	ldr	r2, [sp, #8]
 800e05e:	6013      	str	r3, [r2, #0]
 800e060:	2301      	movs	r3, #1
 800e062:	6123      	str	r3, [r4, #16]
 800e064:	f8ca 3000 	str.w	r3, [sl]
 800e068:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e06a:	601c      	str	r4, [r3, #0]
 800e06c:	e73a      	b.n	800dee4 <__gethex+0xf4>
 800e06e:	1e71      	subs	r1, r6, #1
 800e070:	4620      	mov	r0, r4
 800e072:	f001 f8ec 	bl	800f24e <__any_on>
 800e076:	2800      	cmp	r0, #0
 800e078:	d1ed      	bne.n	800e056 <__gethex+0x266>
 800e07a:	4621      	mov	r1, r4
 800e07c:	9801      	ldr	r0, [sp, #4]
 800e07e:	f000 fc91 	bl	800e9a4 <_Bfree>
 800e082:	2300      	movs	r3, #0
 800e084:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e086:	2550      	movs	r5, #80	@ 0x50
 800e088:	6013      	str	r3, [r2, #0]
 800e08a:	e72b      	b.n	800dee4 <__gethex+0xf4>
 800e08c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d1f3      	bne.n	800e07a <__gethex+0x28a>
 800e092:	e7e0      	b.n	800e056 <__gethex+0x266>
 800e094:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e096:	2b00      	cmp	r3, #0
 800e098:	d1dd      	bne.n	800e056 <__gethex+0x266>
 800e09a:	e7ee      	b.n	800e07a <__gethex+0x28a>
 800e09c:	0800ff11 	.word	0x0800ff11
 800e0a0:	0800ff97 	.word	0x0800ff97
 800e0a4:	0800ffa8 	.word	0x0800ffa8
 800e0a8:	1e6f      	subs	r7, r5, #1
 800e0aa:	f1b9 0f00 	cmp.w	r9, #0
 800e0ae:	d130      	bne.n	800e112 <__gethex+0x322>
 800e0b0:	b127      	cbz	r7, 800e0bc <__gethex+0x2cc>
 800e0b2:	4639      	mov	r1, r7
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	f001 f8ca 	bl	800f24e <__any_on>
 800e0ba:	4681      	mov	r9, r0
 800e0bc:	117a      	asrs	r2, r7, #5
 800e0be:	2301      	movs	r3, #1
 800e0c0:	f007 071f 	and.w	r7, r7, #31
 800e0c4:	4629      	mov	r1, r5
 800e0c6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e0ca:	4620      	mov	r0, r4
 800e0cc:	40bb      	lsls	r3, r7
 800e0ce:	1b76      	subs	r6, r6, r5
 800e0d0:	2502      	movs	r5, #2
 800e0d2:	4213      	tst	r3, r2
 800e0d4:	bf18      	it	ne
 800e0d6:	f049 0902 	orrne.w	r9, r9, #2
 800e0da:	f7ff fe23 	bl	800dd24 <rshift>
 800e0de:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e0e2:	f1b9 0f00 	cmp.w	r9, #0
 800e0e6:	d047      	beq.n	800e178 <__gethex+0x388>
 800e0e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e0ec:	2b02      	cmp	r3, #2
 800e0ee:	d015      	beq.n	800e11c <__gethex+0x32c>
 800e0f0:	2b03      	cmp	r3, #3
 800e0f2:	d017      	beq.n	800e124 <__gethex+0x334>
 800e0f4:	2b01      	cmp	r3, #1
 800e0f6:	d109      	bne.n	800e10c <__gethex+0x31c>
 800e0f8:	f019 0f02 	tst.w	r9, #2
 800e0fc:	d006      	beq.n	800e10c <__gethex+0x31c>
 800e0fe:	f8da 3000 	ldr.w	r3, [sl]
 800e102:	ea49 0903 	orr.w	r9, r9, r3
 800e106:	f019 0f01 	tst.w	r9, #1
 800e10a:	d10e      	bne.n	800e12a <__gethex+0x33a>
 800e10c:	f045 0510 	orr.w	r5, r5, #16
 800e110:	e032      	b.n	800e178 <__gethex+0x388>
 800e112:	f04f 0901 	mov.w	r9, #1
 800e116:	e7d1      	b.n	800e0bc <__gethex+0x2cc>
 800e118:	2501      	movs	r5, #1
 800e11a:	e7e2      	b.n	800e0e2 <__gethex+0x2f2>
 800e11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e11e:	f1c3 0301 	rsb	r3, r3, #1
 800e122:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e126:	2b00      	cmp	r3, #0
 800e128:	d0f0      	beq.n	800e10c <__gethex+0x31c>
 800e12a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e12e:	f104 0314 	add.w	r3, r4, #20
 800e132:	f04f 0c00 	mov.w	ip, #0
 800e136:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e13a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e13e:	4618      	mov	r0, r3
 800e140:	f853 2b04 	ldr.w	r2, [r3], #4
 800e144:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800e148:	d01b      	beq.n	800e182 <__gethex+0x392>
 800e14a:	3201      	adds	r2, #1
 800e14c:	6002      	str	r2, [r0, #0]
 800e14e:	2d02      	cmp	r5, #2
 800e150:	f104 0314 	add.w	r3, r4, #20
 800e154:	d13c      	bne.n	800e1d0 <__gethex+0x3e0>
 800e156:	f8d8 2000 	ldr.w	r2, [r8]
 800e15a:	3a01      	subs	r2, #1
 800e15c:	42b2      	cmp	r2, r6
 800e15e:	d109      	bne.n	800e174 <__gethex+0x384>
 800e160:	1171      	asrs	r1, r6, #5
 800e162:	2201      	movs	r2, #1
 800e164:	f006 061f 	and.w	r6, r6, #31
 800e168:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e16c:	fa02 f606 	lsl.w	r6, r2, r6
 800e170:	421e      	tst	r6, r3
 800e172:	d13a      	bne.n	800e1ea <__gethex+0x3fa>
 800e174:	f045 0520 	orr.w	r5, r5, #32
 800e178:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e17a:	601c      	str	r4, [r3, #0]
 800e17c:	9b02      	ldr	r3, [sp, #8]
 800e17e:	601f      	str	r7, [r3, #0]
 800e180:	e6b0      	b.n	800dee4 <__gethex+0xf4>
 800e182:	4299      	cmp	r1, r3
 800e184:	f843 cc04 	str.w	ip, [r3, #-4]
 800e188:	d8d9      	bhi.n	800e13e <__gethex+0x34e>
 800e18a:	68a3      	ldr	r3, [r4, #8]
 800e18c:	459b      	cmp	fp, r3
 800e18e:	db17      	blt.n	800e1c0 <__gethex+0x3d0>
 800e190:	6861      	ldr	r1, [r4, #4]
 800e192:	9801      	ldr	r0, [sp, #4]
 800e194:	3101      	adds	r1, #1
 800e196:	f000 fbc5 	bl	800e924 <_Balloc>
 800e19a:	4681      	mov	r9, r0
 800e19c:	b918      	cbnz	r0, 800e1a6 <__gethex+0x3b6>
 800e19e:	4b1a      	ldr	r3, [pc, #104]	@ (800e208 <__gethex+0x418>)
 800e1a0:	4602      	mov	r2, r0
 800e1a2:	2184      	movs	r1, #132	@ 0x84
 800e1a4:	e6c5      	b.n	800df32 <__gethex+0x142>
 800e1a6:	6922      	ldr	r2, [r4, #16]
 800e1a8:	f104 010c 	add.w	r1, r4, #12
 800e1ac:	300c      	adds	r0, #12
 800e1ae:	3202      	adds	r2, #2
 800e1b0:	0092      	lsls	r2, r2, #2
 800e1b2:	f7fe ff3b 	bl	800d02c <memcpy>
 800e1b6:	4621      	mov	r1, r4
 800e1b8:	464c      	mov	r4, r9
 800e1ba:	9801      	ldr	r0, [sp, #4]
 800e1bc:	f000 fbf2 	bl	800e9a4 <_Bfree>
 800e1c0:	6923      	ldr	r3, [r4, #16]
 800e1c2:	1c5a      	adds	r2, r3, #1
 800e1c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e1c8:	6122      	str	r2, [r4, #16]
 800e1ca:	2201      	movs	r2, #1
 800e1cc:	615a      	str	r2, [r3, #20]
 800e1ce:	e7be      	b.n	800e14e <__gethex+0x35e>
 800e1d0:	6922      	ldr	r2, [r4, #16]
 800e1d2:	455a      	cmp	r2, fp
 800e1d4:	dd0b      	ble.n	800e1ee <__gethex+0x3fe>
 800e1d6:	2101      	movs	r1, #1
 800e1d8:	4620      	mov	r0, r4
 800e1da:	f7ff fda3 	bl	800dd24 <rshift>
 800e1de:	3701      	adds	r7, #1
 800e1e0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e1e4:	42bb      	cmp	r3, r7
 800e1e6:	f6ff aee0 	blt.w	800dfaa <__gethex+0x1ba>
 800e1ea:	2501      	movs	r5, #1
 800e1ec:	e7c2      	b.n	800e174 <__gethex+0x384>
 800e1ee:	f016 061f 	ands.w	r6, r6, #31
 800e1f2:	d0fa      	beq.n	800e1ea <__gethex+0x3fa>
 800e1f4:	4453      	add	r3, sl
 800e1f6:	f1c6 0620 	rsb	r6, r6, #32
 800e1fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e1fe:	f000 fc85 	bl	800eb0c <__hi0bits>
 800e202:	42b0      	cmp	r0, r6
 800e204:	dbe7      	blt.n	800e1d6 <__gethex+0x3e6>
 800e206:	e7f0      	b.n	800e1ea <__gethex+0x3fa>
 800e208:	0800ff97 	.word	0x0800ff97

0800e20c <L_shift>:
 800e20c:	f1c2 0208 	rsb	r2, r2, #8
 800e210:	0092      	lsls	r2, r2, #2
 800e212:	b570      	push	{r4, r5, r6, lr}
 800e214:	f1c2 0620 	rsb	r6, r2, #32
 800e218:	6843      	ldr	r3, [r0, #4]
 800e21a:	6804      	ldr	r4, [r0, #0]
 800e21c:	fa03 f506 	lsl.w	r5, r3, r6
 800e220:	40d3      	lsrs	r3, r2
 800e222:	432c      	orrs	r4, r5
 800e224:	6004      	str	r4, [r0, #0]
 800e226:	f840 3f04 	str.w	r3, [r0, #4]!
 800e22a:	4288      	cmp	r0, r1
 800e22c:	d3f4      	bcc.n	800e218 <L_shift+0xc>
 800e22e:	bd70      	pop	{r4, r5, r6, pc}

0800e230 <__match>:
 800e230:	6803      	ldr	r3, [r0, #0]
 800e232:	3301      	adds	r3, #1
 800e234:	b530      	push	{r4, r5, lr}
 800e236:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e23a:	b914      	cbnz	r4, 800e242 <__match+0x12>
 800e23c:	6003      	str	r3, [r0, #0]
 800e23e:	2001      	movs	r0, #1
 800e240:	bd30      	pop	{r4, r5, pc}
 800e242:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e246:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e24a:	2d19      	cmp	r5, #25
 800e24c:	bf98      	it	ls
 800e24e:	3220      	addls	r2, #32
 800e250:	42a2      	cmp	r2, r4
 800e252:	d0f0      	beq.n	800e236 <__match+0x6>
 800e254:	2000      	movs	r0, #0
 800e256:	e7f3      	b.n	800e240 <__match+0x10>

0800e258 <__hexnan>:
 800e258:	680b      	ldr	r3, [r1, #0]
 800e25a:	6801      	ldr	r1, [r0, #0]
 800e25c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e260:	115e      	asrs	r6, r3, #5
 800e262:	f013 031f 	ands.w	r3, r3, #31
 800e266:	f04f 0500 	mov.w	r5, #0
 800e26a:	b087      	sub	sp, #28
 800e26c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e270:	4682      	mov	sl, r0
 800e272:	4690      	mov	r8, r2
 800e274:	46ab      	mov	fp, r5
 800e276:	bf18      	it	ne
 800e278:	3604      	addne	r6, #4
 800e27a:	9301      	str	r3, [sp, #4]
 800e27c:	9502      	str	r5, [sp, #8]
 800e27e:	1f37      	subs	r7, r6, #4
 800e280:	f846 5c04 	str.w	r5, [r6, #-4]
 800e284:	46b9      	mov	r9, r7
 800e286:	463c      	mov	r4, r7
 800e288:	1c4b      	adds	r3, r1, #1
 800e28a:	784a      	ldrb	r2, [r1, #1]
 800e28c:	9303      	str	r3, [sp, #12]
 800e28e:	b342      	cbz	r2, 800e2e2 <__hexnan+0x8a>
 800e290:	4610      	mov	r0, r2
 800e292:	9105      	str	r1, [sp, #20]
 800e294:	9204      	str	r2, [sp, #16]
 800e296:	f7ff fd96 	bl	800ddc6 <__hexdig_fun>
 800e29a:	2800      	cmp	r0, #0
 800e29c:	d151      	bne.n	800e342 <__hexnan+0xea>
 800e29e:	9a04      	ldr	r2, [sp, #16]
 800e2a0:	9905      	ldr	r1, [sp, #20]
 800e2a2:	2a20      	cmp	r2, #32
 800e2a4:	d818      	bhi.n	800e2d8 <__hexnan+0x80>
 800e2a6:	9b02      	ldr	r3, [sp, #8]
 800e2a8:	459b      	cmp	fp, r3
 800e2aa:	dd13      	ble.n	800e2d4 <__hexnan+0x7c>
 800e2ac:	454c      	cmp	r4, r9
 800e2ae:	d206      	bcs.n	800e2be <__hexnan+0x66>
 800e2b0:	2d07      	cmp	r5, #7
 800e2b2:	dc04      	bgt.n	800e2be <__hexnan+0x66>
 800e2b4:	462a      	mov	r2, r5
 800e2b6:	4649      	mov	r1, r9
 800e2b8:	4620      	mov	r0, r4
 800e2ba:	f7ff ffa7 	bl	800e20c <L_shift>
 800e2be:	4544      	cmp	r4, r8
 800e2c0:	d951      	bls.n	800e366 <__hexnan+0x10e>
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	f1a4 0904 	sub.w	r9, r4, #4
 800e2c8:	f8cd b008 	str.w	fp, [sp, #8]
 800e2cc:	f844 3c04 	str.w	r3, [r4, #-4]
 800e2d0:	461d      	mov	r5, r3
 800e2d2:	464c      	mov	r4, r9
 800e2d4:	9903      	ldr	r1, [sp, #12]
 800e2d6:	e7d7      	b.n	800e288 <__hexnan+0x30>
 800e2d8:	2a29      	cmp	r2, #41	@ 0x29
 800e2da:	d156      	bne.n	800e38a <__hexnan+0x132>
 800e2dc:	3102      	adds	r1, #2
 800e2de:	f8ca 1000 	str.w	r1, [sl]
 800e2e2:	f1bb 0f00 	cmp.w	fp, #0
 800e2e6:	d050      	beq.n	800e38a <__hexnan+0x132>
 800e2e8:	454c      	cmp	r4, r9
 800e2ea:	d206      	bcs.n	800e2fa <__hexnan+0xa2>
 800e2ec:	2d07      	cmp	r5, #7
 800e2ee:	dc04      	bgt.n	800e2fa <__hexnan+0xa2>
 800e2f0:	462a      	mov	r2, r5
 800e2f2:	4649      	mov	r1, r9
 800e2f4:	4620      	mov	r0, r4
 800e2f6:	f7ff ff89 	bl	800e20c <L_shift>
 800e2fa:	4544      	cmp	r4, r8
 800e2fc:	d935      	bls.n	800e36a <__hexnan+0x112>
 800e2fe:	f1a8 0204 	sub.w	r2, r8, #4
 800e302:	4623      	mov	r3, r4
 800e304:	f853 1b04 	ldr.w	r1, [r3], #4
 800e308:	429f      	cmp	r7, r3
 800e30a:	f842 1f04 	str.w	r1, [r2, #4]!
 800e30e:	d2f9      	bcs.n	800e304 <__hexnan+0xac>
 800e310:	1b3b      	subs	r3, r7, r4
 800e312:	3e03      	subs	r6, #3
 800e314:	3401      	adds	r4, #1
 800e316:	2200      	movs	r2, #0
 800e318:	f023 0303 	bic.w	r3, r3, #3
 800e31c:	3304      	adds	r3, #4
 800e31e:	42b4      	cmp	r4, r6
 800e320:	bf88      	it	hi
 800e322:	2304      	movhi	r3, #4
 800e324:	4443      	add	r3, r8
 800e326:	f843 2b04 	str.w	r2, [r3], #4
 800e32a:	429f      	cmp	r7, r3
 800e32c:	d2fb      	bcs.n	800e326 <__hexnan+0xce>
 800e32e:	683b      	ldr	r3, [r7, #0]
 800e330:	b91b      	cbnz	r3, 800e33a <__hexnan+0xe2>
 800e332:	4547      	cmp	r7, r8
 800e334:	d127      	bne.n	800e386 <__hexnan+0x12e>
 800e336:	2301      	movs	r3, #1
 800e338:	603b      	str	r3, [r7, #0]
 800e33a:	2005      	movs	r0, #5
 800e33c:	b007      	add	sp, #28
 800e33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e342:	3501      	adds	r5, #1
 800e344:	f10b 0b01 	add.w	fp, fp, #1
 800e348:	2d08      	cmp	r5, #8
 800e34a:	dd05      	ble.n	800e358 <__hexnan+0x100>
 800e34c:	4544      	cmp	r4, r8
 800e34e:	d9c1      	bls.n	800e2d4 <__hexnan+0x7c>
 800e350:	2300      	movs	r3, #0
 800e352:	3c04      	subs	r4, #4
 800e354:	2501      	movs	r5, #1
 800e356:	6023      	str	r3, [r4, #0]
 800e358:	6822      	ldr	r2, [r4, #0]
 800e35a:	f000 000f 	and.w	r0, r0, #15
 800e35e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e362:	6020      	str	r0, [r4, #0]
 800e364:	e7b6      	b.n	800e2d4 <__hexnan+0x7c>
 800e366:	2508      	movs	r5, #8
 800e368:	e7b4      	b.n	800e2d4 <__hexnan+0x7c>
 800e36a:	9b01      	ldr	r3, [sp, #4]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d0de      	beq.n	800e32e <__hexnan+0xd6>
 800e370:	f1c3 0320 	rsb	r3, r3, #32
 800e374:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e378:	40da      	lsrs	r2, r3
 800e37a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e37e:	4013      	ands	r3, r2
 800e380:	f846 3c04 	str.w	r3, [r6, #-4]
 800e384:	e7d3      	b.n	800e32e <__hexnan+0xd6>
 800e386:	3f04      	subs	r7, #4
 800e388:	e7d1      	b.n	800e32e <__hexnan+0xd6>
 800e38a:	2004      	movs	r0, #4
 800e38c:	e7d6      	b.n	800e33c <__hexnan+0xe4>

0800e38e <__ssputs_r>:
 800e38e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e392:	461f      	mov	r7, r3
 800e394:	688e      	ldr	r6, [r1, #8]
 800e396:	4682      	mov	sl, r0
 800e398:	460c      	mov	r4, r1
 800e39a:	42be      	cmp	r6, r7
 800e39c:	4690      	mov	r8, r2
 800e39e:	680b      	ldr	r3, [r1, #0]
 800e3a0:	d82d      	bhi.n	800e3fe <__ssputs_r+0x70>
 800e3a2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3a6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e3aa:	d026      	beq.n	800e3fa <__ssputs_r+0x6c>
 800e3ac:	6965      	ldr	r5, [r4, #20]
 800e3ae:	6909      	ldr	r1, [r1, #16]
 800e3b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e3b4:	eba3 0901 	sub.w	r9, r3, r1
 800e3b8:	1c7b      	adds	r3, r7, #1
 800e3ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e3be:	444b      	add	r3, r9
 800e3c0:	106d      	asrs	r5, r5, #1
 800e3c2:	429d      	cmp	r5, r3
 800e3c4:	bf38      	it	cc
 800e3c6:	461d      	movcc	r5, r3
 800e3c8:	0553      	lsls	r3, r2, #21
 800e3ca:	d527      	bpl.n	800e41c <__ssputs_r+0x8e>
 800e3cc:	4629      	mov	r1, r5
 800e3ce:	f000 f95f 	bl	800e690 <_malloc_r>
 800e3d2:	4606      	mov	r6, r0
 800e3d4:	b360      	cbz	r0, 800e430 <__ssputs_r+0xa2>
 800e3d6:	464a      	mov	r2, r9
 800e3d8:	6921      	ldr	r1, [r4, #16]
 800e3da:	f7fe fe27 	bl	800d02c <memcpy>
 800e3de:	89a3      	ldrh	r3, [r4, #12]
 800e3e0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e3e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3e8:	81a3      	strh	r3, [r4, #12]
 800e3ea:	6126      	str	r6, [r4, #16]
 800e3ec:	444e      	add	r6, r9
 800e3ee:	6165      	str	r5, [r4, #20]
 800e3f0:	eba5 0509 	sub.w	r5, r5, r9
 800e3f4:	6026      	str	r6, [r4, #0]
 800e3f6:	463e      	mov	r6, r7
 800e3f8:	60a5      	str	r5, [r4, #8]
 800e3fa:	42be      	cmp	r6, r7
 800e3fc:	d900      	bls.n	800e400 <__ssputs_r+0x72>
 800e3fe:	463e      	mov	r6, r7
 800e400:	4632      	mov	r2, r6
 800e402:	4641      	mov	r1, r8
 800e404:	6820      	ldr	r0, [r4, #0]
 800e406:	f000 ffc1 	bl	800f38c <memmove>
 800e40a:	68a3      	ldr	r3, [r4, #8]
 800e40c:	2000      	movs	r0, #0
 800e40e:	1b9b      	subs	r3, r3, r6
 800e410:	60a3      	str	r3, [r4, #8]
 800e412:	6823      	ldr	r3, [r4, #0]
 800e414:	4433      	add	r3, r6
 800e416:	6023      	str	r3, [r4, #0]
 800e418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e41c:	462a      	mov	r2, r5
 800e41e:	f000 ff7a 	bl	800f316 <_realloc_r>
 800e422:	4606      	mov	r6, r0
 800e424:	2800      	cmp	r0, #0
 800e426:	d1e0      	bne.n	800e3ea <__ssputs_r+0x5c>
 800e428:	6921      	ldr	r1, [r4, #16]
 800e42a:	4650      	mov	r0, sl
 800e42c:	f001 f850 	bl	800f4d0 <_free_r>
 800e430:	230c      	movs	r3, #12
 800e432:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e436:	f8ca 3000 	str.w	r3, [sl]
 800e43a:	89a3      	ldrh	r3, [r4, #12]
 800e43c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e440:	81a3      	strh	r3, [r4, #12]
 800e442:	e7e9      	b.n	800e418 <__ssputs_r+0x8a>

0800e444 <_svfiprintf_r>:
 800e444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e448:	4698      	mov	r8, r3
 800e44a:	898b      	ldrh	r3, [r1, #12]
 800e44c:	b09d      	sub	sp, #116	@ 0x74
 800e44e:	4607      	mov	r7, r0
 800e450:	061b      	lsls	r3, r3, #24
 800e452:	460d      	mov	r5, r1
 800e454:	4614      	mov	r4, r2
 800e456:	d510      	bpl.n	800e47a <_svfiprintf_r+0x36>
 800e458:	690b      	ldr	r3, [r1, #16]
 800e45a:	b973      	cbnz	r3, 800e47a <_svfiprintf_r+0x36>
 800e45c:	2140      	movs	r1, #64	@ 0x40
 800e45e:	f000 f917 	bl	800e690 <_malloc_r>
 800e462:	6028      	str	r0, [r5, #0]
 800e464:	6128      	str	r0, [r5, #16]
 800e466:	b930      	cbnz	r0, 800e476 <_svfiprintf_r+0x32>
 800e468:	230c      	movs	r3, #12
 800e46a:	603b      	str	r3, [r7, #0]
 800e46c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e470:	b01d      	add	sp, #116	@ 0x74
 800e472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e476:	2340      	movs	r3, #64	@ 0x40
 800e478:	616b      	str	r3, [r5, #20]
 800e47a:	2300      	movs	r3, #0
 800e47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e480:	f04f 0901 	mov.w	r9, #1
 800e484:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800e628 <_svfiprintf_r+0x1e4>
 800e488:	9309      	str	r3, [sp, #36]	@ 0x24
 800e48a:	2320      	movs	r3, #32
 800e48c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e490:	2330      	movs	r3, #48	@ 0x30
 800e492:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e496:	4623      	mov	r3, r4
 800e498:	469a      	mov	sl, r3
 800e49a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e49e:	b10a      	cbz	r2, 800e4a4 <_svfiprintf_r+0x60>
 800e4a0:	2a25      	cmp	r2, #37	@ 0x25
 800e4a2:	d1f9      	bne.n	800e498 <_svfiprintf_r+0x54>
 800e4a4:	ebba 0b04 	subs.w	fp, sl, r4
 800e4a8:	d00b      	beq.n	800e4c2 <_svfiprintf_r+0x7e>
 800e4aa:	465b      	mov	r3, fp
 800e4ac:	4622      	mov	r2, r4
 800e4ae:	4629      	mov	r1, r5
 800e4b0:	4638      	mov	r0, r7
 800e4b2:	f7ff ff6c 	bl	800e38e <__ssputs_r>
 800e4b6:	3001      	adds	r0, #1
 800e4b8:	f000 80a7 	beq.w	800e60a <_svfiprintf_r+0x1c6>
 800e4bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e4be:	445a      	add	r2, fp
 800e4c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4c2:	f89a 3000 	ldrb.w	r3, [sl]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	f000 809f 	beq.w	800e60a <_svfiprintf_r+0x1c6>
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e4d2:	f10a 0a01 	add.w	sl, sl, #1
 800e4d6:	9304      	str	r3, [sp, #16]
 800e4d8:	9307      	str	r3, [sp, #28]
 800e4da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e4de:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4e4:	4654      	mov	r4, sl
 800e4e6:	2205      	movs	r2, #5
 800e4e8:	484f      	ldr	r0, [pc, #316]	@ (800e628 <_svfiprintf_r+0x1e4>)
 800e4ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4ee:	f7fe fd8f 	bl	800d010 <memchr>
 800e4f2:	9a04      	ldr	r2, [sp, #16]
 800e4f4:	b9d8      	cbnz	r0, 800e52e <_svfiprintf_r+0xea>
 800e4f6:	06d0      	lsls	r0, r2, #27
 800e4f8:	bf44      	itt	mi
 800e4fa:	2320      	movmi	r3, #32
 800e4fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e500:	0711      	lsls	r1, r2, #28
 800e502:	bf44      	itt	mi
 800e504:	232b      	movmi	r3, #43	@ 0x2b
 800e506:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e50a:	f89a 3000 	ldrb.w	r3, [sl]
 800e50e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e510:	d015      	beq.n	800e53e <_svfiprintf_r+0xfa>
 800e512:	9a07      	ldr	r2, [sp, #28]
 800e514:	4654      	mov	r4, sl
 800e516:	2000      	movs	r0, #0
 800e518:	f04f 0c0a 	mov.w	ip, #10
 800e51c:	4621      	mov	r1, r4
 800e51e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e522:	3b30      	subs	r3, #48	@ 0x30
 800e524:	2b09      	cmp	r3, #9
 800e526:	d94b      	bls.n	800e5c0 <_svfiprintf_r+0x17c>
 800e528:	b1b0      	cbz	r0, 800e558 <_svfiprintf_r+0x114>
 800e52a:	9207      	str	r2, [sp, #28]
 800e52c:	e014      	b.n	800e558 <_svfiprintf_r+0x114>
 800e52e:	eba0 0308 	sub.w	r3, r0, r8
 800e532:	46a2      	mov	sl, r4
 800e534:	fa09 f303 	lsl.w	r3, r9, r3
 800e538:	4313      	orrs	r3, r2
 800e53a:	9304      	str	r3, [sp, #16]
 800e53c:	e7d2      	b.n	800e4e4 <_svfiprintf_r+0xa0>
 800e53e:	9b03      	ldr	r3, [sp, #12]
 800e540:	1d19      	adds	r1, r3, #4
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	2b00      	cmp	r3, #0
 800e546:	9103      	str	r1, [sp, #12]
 800e548:	bfbb      	ittet	lt
 800e54a:	425b      	neglt	r3, r3
 800e54c:	f042 0202 	orrlt.w	r2, r2, #2
 800e550:	9307      	strge	r3, [sp, #28]
 800e552:	9307      	strlt	r3, [sp, #28]
 800e554:	bfb8      	it	lt
 800e556:	9204      	strlt	r2, [sp, #16]
 800e558:	7823      	ldrb	r3, [r4, #0]
 800e55a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e55c:	d10a      	bne.n	800e574 <_svfiprintf_r+0x130>
 800e55e:	7863      	ldrb	r3, [r4, #1]
 800e560:	2b2a      	cmp	r3, #42	@ 0x2a
 800e562:	d132      	bne.n	800e5ca <_svfiprintf_r+0x186>
 800e564:	9b03      	ldr	r3, [sp, #12]
 800e566:	3402      	adds	r4, #2
 800e568:	1d1a      	adds	r2, r3, #4
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e570:	9203      	str	r2, [sp, #12]
 800e572:	9305      	str	r3, [sp, #20]
 800e574:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e638 <_svfiprintf_r+0x1f4>
 800e578:	2203      	movs	r2, #3
 800e57a:	7821      	ldrb	r1, [r4, #0]
 800e57c:	4650      	mov	r0, sl
 800e57e:	f7fe fd47 	bl	800d010 <memchr>
 800e582:	b138      	cbz	r0, 800e594 <_svfiprintf_r+0x150>
 800e584:	eba0 000a 	sub.w	r0, r0, sl
 800e588:	2240      	movs	r2, #64	@ 0x40
 800e58a:	9b04      	ldr	r3, [sp, #16]
 800e58c:	3401      	adds	r4, #1
 800e58e:	4082      	lsls	r2, r0
 800e590:	4313      	orrs	r3, r2
 800e592:	9304      	str	r3, [sp, #16]
 800e594:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e598:	2206      	movs	r2, #6
 800e59a:	4824      	ldr	r0, [pc, #144]	@ (800e62c <_svfiprintf_r+0x1e8>)
 800e59c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e5a0:	f7fe fd36 	bl	800d010 <memchr>
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	d036      	beq.n	800e616 <_svfiprintf_r+0x1d2>
 800e5a8:	4b21      	ldr	r3, [pc, #132]	@ (800e630 <_svfiprintf_r+0x1ec>)
 800e5aa:	bb1b      	cbnz	r3, 800e5f4 <_svfiprintf_r+0x1b0>
 800e5ac:	9b03      	ldr	r3, [sp, #12]
 800e5ae:	3307      	adds	r3, #7
 800e5b0:	f023 0307 	bic.w	r3, r3, #7
 800e5b4:	3308      	adds	r3, #8
 800e5b6:	9303      	str	r3, [sp, #12]
 800e5b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5ba:	4433      	add	r3, r6
 800e5bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5be:	e76a      	b.n	800e496 <_svfiprintf_r+0x52>
 800e5c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5c4:	460c      	mov	r4, r1
 800e5c6:	2001      	movs	r0, #1
 800e5c8:	e7a8      	b.n	800e51c <_svfiprintf_r+0xd8>
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	3401      	adds	r4, #1
 800e5ce:	f04f 0c0a 	mov.w	ip, #10
 800e5d2:	4619      	mov	r1, r3
 800e5d4:	9305      	str	r3, [sp, #20]
 800e5d6:	4620      	mov	r0, r4
 800e5d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e5dc:	3a30      	subs	r2, #48	@ 0x30
 800e5de:	2a09      	cmp	r2, #9
 800e5e0:	d903      	bls.n	800e5ea <_svfiprintf_r+0x1a6>
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d0c6      	beq.n	800e574 <_svfiprintf_r+0x130>
 800e5e6:	9105      	str	r1, [sp, #20]
 800e5e8:	e7c4      	b.n	800e574 <_svfiprintf_r+0x130>
 800e5ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800e5ee:	4604      	mov	r4, r0
 800e5f0:	2301      	movs	r3, #1
 800e5f2:	e7f0      	b.n	800e5d6 <_svfiprintf_r+0x192>
 800e5f4:	ab03      	add	r3, sp, #12
 800e5f6:	462a      	mov	r2, r5
 800e5f8:	a904      	add	r1, sp, #16
 800e5fa:	4638      	mov	r0, r7
 800e5fc:	9300      	str	r3, [sp, #0]
 800e5fe:	4b0d      	ldr	r3, [pc, #52]	@ (800e634 <_svfiprintf_r+0x1f0>)
 800e600:	f7fc ff54 	bl	800b4ac <_printf_float>
 800e604:	1c42      	adds	r2, r0, #1
 800e606:	4606      	mov	r6, r0
 800e608:	d1d6      	bne.n	800e5b8 <_svfiprintf_r+0x174>
 800e60a:	89ab      	ldrh	r3, [r5, #12]
 800e60c:	065b      	lsls	r3, r3, #25
 800e60e:	f53f af2d 	bmi.w	800e46c <_svfiprintf_r+0x28>
 800e612:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e614:	e72c      	b.n	800e470 <_svfiprintf_r+0x2c>
 800e616:	ab03      	add	r3, sp, #12
 800e618:	462a      	mov	r2, r5
 800e61a:	a904      	add	r1, sp, #16
 800e61c:	4638      	mov	r0, r7
 800e61e:	9300      	str	r3, [sp, #0]
 800e620:	4b04      	ldr	r3, [pc, #16]	@ (800e634 <_svfiprintf_r+0x1f0>)
 800e622:	f7fd f9df 	bl	800b9e4 <_printf_i>
 800e626:	e7ed      	b.n	800e604 <_svfiprintf_r+0x1c0>
 800e628:	08010008 	.word	0x08010008
 800e62c:	08010012 	.word	0x08010012
 800e630:	0800b4ad 	.word	0x0800b4ad
 800e634:	0800e38f 	.word	0x0800e38f
 800e638:	0801000e 	.word	0x0801000e

0800e63c <malloc>:
 800e63c:	4b02      	ldr	r3, [pc, #8]	@ (800e648 <malloc+0xc>)
 800e63e:	4601      	mov	r1, r0
 800e640:	6818      	ldr	r0, [r3, #0]
 800e642:	f000 b825 	b.w	800e690 <_malloc_r>
 800e646:	bf00      	nop
 800e648:	2000019c 	.word	0x2000019c

0800e64c <sbrk_aligned>:
 800e64c:	b570      	push	{r4, r5, r6, lr}
 800e64e:	4e0f      	ldr	r6, [pc, #60]	@ (800e68c <sbrk_aligned+0x40>)
 800e650:	460c      	mov	r4, r1
 800e652:	4605      	mov	r5, r0
 800e654:	6831      	ldr	r1, [r6, #0]
 800e656:	b911      	cbnz	r1, 800e65e <sbrk_aligned+0x12>
 800e658:	f000 fed6 	bl	800f408 <_sbrk_r>
 800e65c:	6030      	str	r0, [r6, #0]
 800e65e:	4621      	mov	r1, r4
 800e660:	4628      	mov	r0, r5
 800e662:	f000 fed1 	bl	800f408 <_sbrk_r>
 800e666:	1c43      	adds	r3, r0, #1
 800e668:	d103      	bne.n	800e672 <sbrk_aligned+0x26>
 800e66a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800e66e:	4620      	mov	r0, r4
 800e670:	bd70      	pop	{r4, r5, r6, pc}
 800e672:	1cc4      	adds	r4, r0, #3
 800e674:	f024 0403 	bic.w	r4, r4, #3
 800e678:	42a0      	cmp	r0, r4
 800e67a:	d0f8      	beq.n	800e66e <sbrk_aligned+0x22>
 800e67c:	1a21      	subs	r1, r4, r0
 800e67e:	4628      	mov	r0, r5
 800e680:	f000 fec2 	bl	800f408 <_sbrk_r>
 800e684:	3001      	adds	r0, #1
 800e686:	d1f2      	bne.n	800e66e <sbrk_aligned+0x22>
 800e688:	e7ef      	b.n	800e66a <sbrk_aligned+0x1e>
 800e68a:	bf00      	nop
 800e68c:	2000055c 	.word	0x2000055c

0800e690 <_malloc_r>:
 800e690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e694:	1ccd      	adds	r5, r1, #3
 800e696:	4606      	mov	r6, r0
 800e698:	f025 0503 	bic.w	r5, r5, #3
 800e69c:	3508      	adds	r5, #8
 800e69e:	2d0c      	cmp	r5, #12
 800e6a0:	bf38      	it	cc
 800e6a2:	250c      	movcc	r5, #12
 800e6a4:	2d00      	cmp	r5, #0
 800e6a6:	db01      	blt.n	800e6ac <_malloc_r+0x1c>
 800e6a8:	42a9      	cmp	r1, r5
 800e6aa:	d904      	bls.n	800e6b6 <_malloc_r+0x26>
 800e6ac:	230c      	movs	r3, #12
 800e6ae:	6033      	str	r3, [r6, #0]
 800e6b0:	2000      	movs	r0, #0
 800e6b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6b6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e78c <_malloc_r+0xfc>
 800e6ba:	f000 f927 	bl	800e90c <__malloc_lock>
 800e6be:	f8d8 3000 	ldr.w	r3, [r8]
 800e6c2:	461c      	mov	r4, r3
 800e6c4:	bb44      	cbnz	r4, 800e718 <_malloc_r+0x88>
 800e6c6:	4629      	mov	r1, r5
 800e6c8:	4630      	mov	r0, r6
 800e6ca:	f7ff ffbf 	bl	800e64c <sbrk_aligned>
 800e6ce:	1c43      	adds	r3, r0, #1
 800e6d0:	4604      	mov	r4, r0
 800e6d2:	d158      	bne.n	800e786 <_malloc_r+0xf6>
 800e6d4:	f8d8 4000 	ldr.w	r4, [r8]
 800e6d8:	4627      	mov	r7, r4
 800e6da:	2f00      	cmp	r7, #0
 800e6dc:	d143      	bne.n	800e766 <_malloc_r+0xd6>
 800e6de:	2c00      	cmp	r4, #0
 800e6e0:	d04b      	beq.n	800e77a <_malloc_r+0xea>
 800e6e2:	6823      	ldr	r3, [r4, #0]
 800e6e4:	4639      	mov	r1, r7
 800e6e6:	4630      	mov	r0, r6
 800e6e8:	eb04 0903 	add.w	r9, r4, r3
 800e6ec:	f000 fe8c 	bl	800f408 <_sbrk_r>
 800e6f0:	4581      	cmp	r9, r0
 800e6f2:	d142      	bne.n	800e77a <_malloc_r+0xea>
 800e6f4:	6821      	ldr	r1, [r4, #0]
 800e6f6:	4630      	mov	r0, r6
 800e6f8:	1a6d      	subs	r5, r5, r1
 800e6fa:	4629      	mov	r1, r5
 800e6fc:	f7ff ffa6 	bl	800e64c <sbrk_aligned>
 800e700:	3001      	adds	r0, #1
 800e702:	d03a      	beq.n	800e77a <_malloc_r+0xea>
 800e704:	6823      	ldr	r3, [r4, #0]
 800e706:	442b      	add	r3, r5
 800e708:	6023      	str	r3, [r4, #0]
 800e70a:	f8d8 3000 	ldr.w	r3, [r8]
 800e70e:	685a      	ldr	r2, [r3, #4]
 800e710:	bb62      	cbnz	r2, 800e76c <_malloc_r+0xdc>
 800e712:	f8c8 7000 	str.w	r7, [r8]
 800e716:	e00f      	b.n	800e738 <_malloc_r+0xa8>
 800e718:	6822      	ldr	r2, [r4, #0]
 800e71a:	1b52      	subs	r2, r2, r5
 800e71c:	d420      	bmi.n	800e760 <_malloc_r+0xd0>
 800e71e:	2a0b      	cmp	r2, #11
 800e720:	d917      	bls.n	800e752 <_malloc_r+0xc2>
 800e722:	1961      	adds	r1, r4, r5
 800e724:	42a3      	cmp	r3, r4
 800e726:	6025      	str	r5, [r4, #0]
 800e728:	bf18      	it	ne
 800e72a:	6059      	strne	r1, [r3, #4]
 800e72c:	6863      	ldr	r3, [r4, #4]
 800e72e:	bf08      	it	eq
 800e730:	f8c8 1000 	streq.w	r1, [r8]
 800e734:	5162      	str	r2, [r4, r5]
 800e736:	604b      	str	r3, [r1, #4]
 800e738:	4630      	mov	r0, r6
 800e73a:	f000 f8ed 	bl	800e918 <__malloc_unlock>
 800e73e:	f104 000b 	add.w	r0, r4, #11
 800e742:	1d23      	adds	r3, r4, #4
 800e744:	f020 0007 	bic.w	r0, r0, #7
 800e748:	1ac2      	subs	r2, r0, r3
 800e74a:	bf1c      	itt	ne
 800e74c:	1a1b      	subne	r3, r3, r0
 800e74e:	50a3      	strne	r3, [r4, r2]
 800e750:	e7af      	b.n	800e6b2 <_malloc_r+0x22>
 800e752:	6862      	ldr	r2, [r4, #4]
 800e754:	42a3      	cmp	r3, r4
 800e756:	bf0c      	ite	eq
 800e758:	f8c8 2000 	streq.w	r2, [r8]
 800e75c:	605a      	strne	r2, [r3, #4]
 800e75e:	e7eb      	b.n	800e738 <_malloc_r+0xa8>
 800e760:	4623      	mov	r3, r4
 800e762:	6864      	ldr	r4, [r4, #4]
 800e764:	e7ae      	b.n	800e6c4 <_malloc_r+0x34>
 800e766:	463c      	mov	r4, r7
 800e768:	687f      	ldr	r7, [r7, #4]
 800e76a:	e7b6      	b.n	800e6da <_malloc_r+0x4a>
 800e76c:	461a      	mov	r2, r3
 800e76e:	685b      	ldr	r3, [r3, #4]
 800e770:	42a3      	cmp	r3, r4
 800e772:	d1fb      	bne.n	800e76c <_malloc_r+0xdc>
 800e774:	2300      	movs	r3, #0
 800e776:	6053      	str	r3, [r2, #4]
 800e778:	e7de      	b.n	800e738 <_malloc_r+0xa8>
 800e77a:	230c      	movs	r3, #12
 800e77c:	4630      	mov	r0, r6
 800e77e:	6033      	str	r3, [r6, #0]
 800e780:	f000 f8ca 	bl	800e918 <__malloc_unlock>
 800e784:	e794      	b.n	800e6b0 <_malloc_r+0x20>
 800e786:	6005      	str	r5, [r0, #0]
 800e788:	e7d6      	b.n	800e738 <_malloc_r+0xa8>
 800e78a:	bf00      	nop
 800e78c:	20000560 	.word	0x20000560

0800e790 <__ascii_mbtowc>:
 800e790:	b082      	sub	sp, #8
 800e792:	b901      	cbnz	r1, 800e796 <__ascii_mbtowc+0x6>
 800e794:	a901      	add	r1, sp, #4
 800e796:	b142      	cbz	r2, 800e7aa <__ascii_mbtowc+0x1a>
 800e798:	b14b      	cbz	r3, 800e7ae <__ascii_mbtowc+0x1e>
 800e79a:	7813      	ldrb	r3, [r2, #0]
 800e79c:	600b      	str	r3, [r1, #0]
 800e79e:	7812      	ldrb	r2, [r2, #0]
 800e7a0:	1e10      	subs	r0, r2, #0
 800e7a2:	bf18      	it	ne
 800e7a4:	2001      	movne	r0, #1
 800e7a6:	b002      	add	sp, #8
 800e7a8:	4770      	bx	lr
 800e7aa:	4610      	mov	r0, r2
 800e7ac:	e7fb      	b.n	800e7a6 <__ascii_mbtowc+0x16>
 800e7ae:	f06f 0001 	mvn.w	r0, #1
 800e7b2:	e7f8      	b.n	800e7a6 <__ascii_mbtowc+0x16>

0800e7b4 <__sflush_r>:
 800e7b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e7b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7bc:	0716      	lsls	r6, r2, #28
 800e7be:	4605      	mov	r5, r0
 800e7c0:	460c      	mov	r4, r1
 800e7c2:	d454      	bmi.n	800e86e <__sflush_r+0xba>
 800e7c4:	684b      	ldr	r3, [r1, #4]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	dc02      	bgt.n	800e7d0 <__sflush_r+0x1c>
 800e7ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	dd48      	ble.n	800e862 <__sflush_r+0xae>
 800e7d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e7d2:	2e00      	cmp	r6, #0
 800e7d4:	d045      	beq.n	800e862 <__sflush_r+0xae>
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e7dc:	682f      	ldr	r7, [r5, #0]
 800e7de:	6a21      	ldr	r1, [r4, #32]
 800e7e0:	602b      	str	r3, [r5, #0]
 800e7e2:	d030      	beq.n	800e846 <__sflush_r+0x92>
 800e7e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e7e6:	89a3      	ldrh	r3, [r4, #12]
 800e7e8:	0759      	lsls	r1, r3, #29
 800e7ea:	d505      	bpl.n	800e7f8 <__sflush_r+0x44>
 800e7ec:	6863      	ldr	r3, [r4, #4]
 800e7ee:	1ad2      	subs	r2, r2, r3
 800e7f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e7f2:	b10b      	cbz	r3, 800e7f8 <__sflush_r+0x44>
 800e7f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e7f6:	1ad2      	subs	r2, r2, r3
 800e7f8:	2300      	movs	r3, #0
 800e7fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e7fc:	6a21      	ldr	r1, [r4, #32]
 800e7fe:	4628      	mov	r0, r5
 800e800:	47b0      	blx	r6
 800e802:	1c43      	adds	r3, r0, #1
 800e804:	89a3      	ldrh	r3, [r4, #12]
 800e806:	d106      	bne.n	800e816 <__sflush_r+0x62>
 800e808:	6829      	ldr	r1, [r5, #0]
 800e80a:	291d      	cmp	r1, #29
 800e80c:	d82b      	bhi.n	800e866 <__sflush_r+0xb2>
 800e80e:	4a2a      	ldr	r2, [pc, #168]	@ (800e8b8 <__sflush_r+0x104>)
 800e810:	40ca      	lsrs	r2, r1
 800e812:	07d6      	lsls	r6, r2, #31
 800e814:	d527      	bpl.n	800e866 <__sflush_r+0xb2>
 800e816:	2200      	movs	r2, #0
 800e818:	04d9      	lsls	r1, r3, #19
 800e81a:	6062      	str	r2, [r4, #4]
 800e81c:	6922      	ldr	r2, [r4, #16]
 800e81e:	6022      	str	r2, [r4, #0]
 800e820:	d504      	bpl.n	800e82c <__sflush_r+0x78>
 800e822:	1c42      	adds	r2, r0, #1
 800e824:	d101      	bne.n	800e82a <__sflush_r+0x76>
 800e826:	682b      	ldr	r3, [r5, #0]
 800e828:	b903      	cbnz	r3, 800e82c <__sflush_r+0x78>
 800e82a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e82c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e82e:	602f      	str	r7, [r5, #0]
 800e830:	b1b9      	cbz	r1, 800e862 <__sflush_r+0xae>
 800e832:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e836:	4299      	cmp	r1, r3
 800e838:	d002      	beq.n	800e840 <__sflush_r+0x8c>
 800e83a:	4628      	mov	r0, r5
 800e83c:	f000 fe48 	bl	800f4d0 <_free_r>
 800e840:	2300      	movs	r3, #0
 800e842:	6363      	str	r3, [r4, #52]	@ 0x34
 800e844:	e00d      	b.n	800e862 <__sflush_r+0xae>
 800e846:	2301      	movs	r3, #1
 800e848:	4628      	mov	r0, r5
 800e84a:	47b0      	blx	r6
 800e84c:	4602      	mov	r2, r0
 800e84e:	1c50      	adds	r0, r2, #1
 800e850:	d1c9      	bne.n	800e7e6 <__sflush_r+0x32>
 800e852:	682b      	ldr	r3, [r5, #0]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d0c6      	beq.n	800e7e6 <__sflush_r+0x32>
 800e858:	2b1d      	cmp	r3, #29
 800e85a:	d001      	beq.n	800e860 <__sflush_r+0xac>
 800e85c:	2b16      	cmp	r3, #22
 800e85e:	d11d      	bne.n	800e89c <__sflush_r+0xe8>
 800e860:	602f      	str	r7, [r5, #0]
 800e862:	2000      	movs	r0, #0
 800e864:	e021      	b.n	800e8aa <__sflush_r+0xf6>
 800e866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e86a:	b21b      	sxth	r3, r3
 800e86c:	e01a      	b.n	800e8a4 <__sflush_r+0xf0>
 800e86e:	690f      	ldr	r7, [r1, #16]
 800e870:	2f00      	cmp	r7, #0
 800e872:	d0f6      	beq.n	800e862 <__sflush_r+0xae>
 800e874:	0793      	lsls	r3, r2, #30
 800e876:	680e      	ldr	r6, [r1, #0]
 800e878:	600f      	str	r7, [r1, #0]
 800e87a:	bf0c      	ite	eq
 800e87c:	694b      	ldreq	r3, [r1, #20]
 800e87e:	2300      	movne	r3, #0
 800e880:	eba6 0807 	sub.w	r8, r6, r7
 800e884:	608b      	str	r3, [r1, #8]
 800e886:	f1b8 0f00 	cmp.w	r8, #0
 800e88a:	ddea      	ble.n	800e862 <__sflush_r+0xae>
 800e88c:	4643      	mov	r3, r8
 800e88e:	463a      	mov	r2, r7
 800e890:	6a21      	ldr	r1, [r4, #32]
 800e892:	4628      	mov	r0, r5
 800e894:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e896:	47b0      	blx	r6
 800e898:	2800      	cmp	r0, #0
 800e89a:	dc08      	bgt.n	800e8ae <__sflush_r+0xfa>
 800e89c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e8a8:	81a3      	strh	r3, [r4, #12]
 800e8aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8ae:	4407      	add	r7, r0
 800e8b0:	eba8 0800 	sub.w	r8, r8, r0
 800e8b4:	e7e7      	b.n	800e886 <__sflush_r+0xd2>
 800e8b6:	bf00      	nop
 800e8b8:	20400001 	.word	0x20400001

0800e8bc <_fflush_r>:
 800e8bc:	b538      	push	{r3, r4, r5, lr}
 800e8be:	690b      	ldr	r3, [r1, #16]
 800e8c0:	4605      	mov	r5, r0
 800e8c2:	460c      	mov	r4, r1
 800e8c4:	b913      	cbnz	r3, 800e8cc <_fflush_r+0x10>
 800e8c6:	2500      	movs	r5, #0
 800e8c8:	4628      	mov	r0, r5
 800e8ca:	bd38      	pop	{r3, r4, r5, pc}
 800e8cc:	b118      	cbz	r0, 800e8d6 <_fflush_r+0x1a>
 800e8ce:	6a03      	ldr	r3, [r0, #32]
 800e8d0:	b90b      	cbnz	r3, 800e8d6 <_fflush_r+0x1a>
 800e8d2:	f7fd fc97 	bl	800c204 <__sinit>
 800e8d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d0f3      	beq.n	800e8c6 <_fflush_r+0xa>
 800e8de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e8e0:	07d0      	lsls	r0, r2, #31
 800e8e2:	d404      	bmi.n	800e8ee <_fflush_r+0x32>
 800e8e4:	0599      	lsls	r1, r3, #22
 800e8e6:	d402      	bmi.n	800e8ee <_fflush_r+0x32>
 800e8e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e8ea:	f7fe fb8a 	bl	800d002 <__retarget_lock_acquire_recursive>
 800e8ee:	4628      	mov	r0, r5
 800e8f0:	4621      	mov	r1, r4
 800e8f2:	f7ff ff5f 	bl	800e7b4 <__sflush_r>
 800e8f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e8f8:	4605      	mov	r5, r0
 800e8fa:	07da      	lsls	r2, r3, #31
 800e8fc:	d4e4      	bmi.n	800e8c8 <_fflush_r+0xc>
 800e8fe:	89a3      	ldrh	r3, [r4, #12]
 800e900:	059b      	lsls	r3, r3, #22
 800e902:	d4e1      	bmi.n	800e8c8 <_fflush_r+0xc>
 800e904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e906:	f7fe fb7d 	bl	800d004 <__retarget_lock_release_recursive>
 800e90a:	e7dd      	b.n	800e8c8 <_fflush_r+0xc>

0800e90c <__malloc_lock>:
 800e90c:	4801      	ldr	r0, [pc, #4]	@ (800e914 <__malloc_lock+0x8>)
 800e90e:	f7fe bb78 	b.w	800d002 <__retarget_lock_acquire_recursive>
 800e912:	bf00      	nop
 800e914:	20000558 	.word	0x20000558

0800e918 <__malloc_unlock>:
 800e918:	4801      	ldr	r0, [pc, #4]	@ (800e920 <__malloc_unlock+0x8>)
 800e91a:	f7fe bb73 	b.w	800d004 <__retarget_lock_release_recursive>
 800e91e:	bf00      	nop
 800e920:	20000558 	.word	0x20000558

0800e924 <_Balloc>:
 800e924:	b570      	push	{r4, r5, r6, lr}
 800e926:	69c6      	ldr	r6, [r0, #28]
 800e928:	4604      	mov	r4, r0
 800e92a:	460d      	mov	r5, r1
 800e92c:	b976      	cbnz	r6, 800e94c <_Balloc+0x28>
 800e92e:	2010      	movs	r0, #16
 800e930:	f7ff fe84 	bl	800e63c <malloc>
 800e934:	4602      	mov	r2, r0
 800e936:	61e0      	str	r0, [r4, #28]
 800e938:	b920      	cbnz	r0, 800e944 <_Balloc+0x20>
 800e93a:	4b18      	ldr	r3, [pc, #96]	@ (800e99c <_Balloc+0x78>)
 800e93c:	216b      	movs	r1, #107	@ 0x6b
 800e93e:	4818      	ldr	r0, [pc, #96]	@ (800e9a0 <_Balloc+0x7c>)
 800e940:	f000 fd94 	bl	800f46c <__assert_func>
 800e944:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e948:	6006      	str	r6, [r0, #0]
 800e94a:	60c6      	str	r6, [r0, #12]
 800e94c:	69e6      	ldr	r6, [r4, #28]
 800e94e:	68f3      	ldr	r3, [r6, #12]
 800e950:	b183      	cbz	r3, 800e974 <_Balloc+0x50>
 800e952:	69e3      	ldr	r3, [r4, #28]
 800e954:	68db      	ldr	r3, [r3, #12]
 800e956:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e95a:	b9b8      	cbnz	r0, 800e98c <_Balloc+0x68>
 800e95c:	2101      	movs	r1, #1
 800e95e:	4620      	mov	r0, r4
 800e960:	fa01 f605 	lsl.w	r6, r1, r5
 800e964:	1d72      	adds	r2, r6, #5
 800e966:	0092      	lsls	r2, r2, #2
 800e968:	f000 fd9e 	bl	800f4a8 <_calloc_r>
 800e96c:	b160      	cbz	r0, 800e988 <_Balloc+0x64>
 800e96e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e972:	e00e      	b.n	800e992 <_Balloc+0x6e>
 800e974:	2221      	movs	r2, #33	@ 0x21
 800e976:	2104      	movs	r1, #4
 800e978:	4620      	mov	r0, r4
 800e97a:	f000 fd95 	bl	800f4a8 <_calloc_r>
 800e97e:	69e3      	ldr	r3, [r4, #28]
 800e980:	60f0      	str	r0, [r6, #12]
 800e982:	68db      	ldr	r3, [r3, #12]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d1e4      	bne.n	800e952 <_Balloc+0x2e>
 800e988:	2000      	movs	r0, #0
 800e98a:	bd70      	pop	{r4, r5, r6, pc}
 800e98c:	6802      	ldr	r2, [r0, #0]
 800e98e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e992:	2300      	movs	r3, #0
 800e994:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e998:	e7f7      	b.n	800e98a <_Balloc+0x66>
 800e99a:	bf00      	nop
 800e99c:	0800ff28 	.word	0x0800ff28
 800e9a0:	08010019 	.word	0x08010019

0800e9a4 <_Bfree>:
 800e9a4:	b570      	push	{r4, r5, r6, lr}
 800e9a6:	69c6      	ldr	r6, [r0, #28]
 800e9a8:	4605      	mov	r5, r0
 800e9aa:	460c      	mov	r4, r1
 800e9ac:	b976      	cbnz	r6, 800e9cc <_Bfree+0x28>
 800e9ae:	2010      	movs	r0, #16
 800e9b0:	f7ff fe44 	bl	800e63c <malloc>
 800e9b4:	4602      	mov	r2, r0
 800e9b6:	61e8      	str	r0, [r5, #28]
 800e9b8:	b920      	cbnz	r0, 800e9c4 <_Bfree+0x20>
 800e9ba:	4b09      	ldr	r3, [pc, #36]	@ (800e9e0 <_Bfree+0x3c>)
 800e9bc:	218f      	movs	r1, #143	@ 0x8f
 800e9be:	4809      	ldr	r0, [pc, #36]	@ (800e9e4 <_Bfree+0x40>)
 800e9c0:	f000 fd54 	bl	800f46c <__assert_func>
 800e9c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e9c8:	6006      	str	r6, [r0, #0]
 800e9ca:	60c6      	str	r6, [r0, #12]
 800e9cc:	b13c      	cbz	r4, 800e9de <_Bfree+0x3a>
 800e9ce:	69eb      	ldr	r3, [r5, #28]
 800e9d0:	6862      	ldr	r2, [r4, #4]
 800e9d2:	68db      	ldr	r3, [r3, #12]
 800e9d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e9d8:	6021      	str	r1, [r4, #0]
 800e9da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e9de:	bd70      	pop	{r4, r5, r6, pc}
 800e9e0:	0800ff28 	.word	0x0800ff28
 800e9e4:	08010019 	.word	0x08010019

0800e9e8 <__multadd>:
 800e9e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9ec:	f101 0c14 	add.w	ip, r1, #20
 800e9f0:	4607      	mov	r7, r0
 800e9f2:	460c      	mov	r4, r1
 800e9f4:	461e      	mov	r6, r3
 800e9f6:	690d      	ldr	r5, [r1, #16]
 800e9f8:	2000      	movs	r0, #0
 800e9fa:	f8dc 3000 	ldr.w	r3, [ip]
 800e9fe:	3001      	adds	r0, #1
 800ea00:	b299      	uxth	r1, r3
 800ea02:	4285      	cmp	r5, r0
 800ea04:	fb02 6101 	mla	r1, r2, r1, r6
 800ea08:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ea0c:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800ea10:	b289      	uxth	r1, r1
 800ea12:	fb02 3306 	mla	r3, r2, r6, r3
 800ea16:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ea1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ea1e:	f84c 1b04 	str.w	r1, [ip], #4
 800ea22:	dcea      	bgt.n	800e9fa <__multadd+0x12>
 800ea24:	b30e      	cbz	r6, 800ea6a <__multadd+0x82>
 800ea26:	68a3      	ldr	r3, [r4, #8]
 800ea28:	42ab      	cmp	r3, r5
 800ea2a:	dc19      	bgt.n	800ea60 <__multadd+0x78>
 800ea2c:	6861      	ldr	r1, [r4, #4]
 800ea2e:	4638      	mov	r0, r7
 800ea30:	3101      	adds	r1, #1
 800ea32:	f7ff ff77 	bl	800e924 <_Balloc>
 800ea36:	4680      	mov	r8, r0
 800ea38:	b928      	cbnz	r0, 800ea46 <__multadd+0x5e>
 800ea3a:	4602      	mov	r2, r0
 800ea3c:	4b0c      	ldr	r3, [pc, #48]	@ (800ea70 <__multadd+0x88>)
 800ea3e:	21ba      	movs	r1, #186	@ 0xba
 800ea40:	480c      	ldr	r0, [pc, #48]	@ (800ea74 <__multadd+0x8c>)
 800ea42:	f000 fd13 	bl	800f46c <__assert_func>
 800ea46:	6922      	ldr	r2, [r4, #16]
 800ea48:	f104 010c 	add.w	r1, r4, #12
 800ea4c:	300c      	adds	r0, #12
 800ea4e:	3202      	adds	r2, #2
 800ea50:	0092      	lsls	r2, r2, #2
 800ea52:	f7fe faeb 	bl	800d02c <memcpy>
 800ea56:	4621      	mov	r1, r4
 800ea58:	4644      	mov	r4, r8
 800ea5a:	4638      	mov	r0, r7
 800ea5c:	f7ff ffa2 	bl	800e9a4 <_Bfree>
 800ea60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ea64:	3501      	adds	r5, #1
 800ea66:	615e      	str	r6, [r3, #20]
 800ea68:	6125      	str	r5, [r4, #16]
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea70:	0800ff97 	.word	0x0800ff97
 800ea74:	08010019 	.word	0x08010019

0800ea78 <__s2b>:
 800ea78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea7c:	4615      	mov	r5, r2
 800ea7e:	461f      	mov	r7, r3
 800ea80:	2209      	movs	r2, #9
 800ea82:	3308      	adds	r3, #8
 800ea84:	460c      	mov	r4, r1
 800ea86:	4606      	mov	r6, r0
 800ea88:	2100      	movs	r1, #0
 800ea8a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea8e:	2201      	movs	r2, #1
 800ea90:	429a      	cmp	r2, r3
 800ea92:	db09      	blt.n	800eaa8 <__s2b+0x30>
 800ea94:	4630      	mov	r0, r6
 800ea96:	f7ff ff45 	bl	800e924 <_Balloc>
 800ea9a:	b940      	cbnz	r0, 800eaae <__s2b+0x36>
 800ea9c:	4602      	mov	r2, r0
 800ea9e:	4b19      	ldr	r3, [pc, #100]	@ (800eb04 <__s2b+0x8c>)
 800eaa0:	21d3      	movs	r1, #211	@ 0xd3
 800eaa2:	4819      	ldr	r0, [pc, #100]	@ (800eb08 <__s2b+0x90>)
 800eaa4:	f000 fce2 	bl	800f46c <__assert_func>
 800eaa8:	0052      	lsls	r2, r2, #1
 800eaaa:	3101      	adds	r1, #1
 800eaac:	e7f0      	b.n	800ea90 <__s2b+0x18>
 800eaae:	9b08      	ldr	r3, [sp, #32]
 800eab0:	2d09      	cmp	r5, #9
 800eab2:	6143      	str	r3, [r0, #20]
 800eab4:	f04f 0301 	mov.w	r3, #1
 800eab8:	6103      	str	r3, [r0, #16]
 800eaba:	dd16      	ble.n	800eaea <__s2b+0x72>
 800eabc:	f104 0909 	add.w	r9, r4, #9
 800eac0:	442c      	add	r4, r5
 800eac2:	46c8      	mov	r8, r9
 800eac4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800eac8:	4601      	mov	r1, r0
 800eaca:	220a      	movs	r2, #10
 800eacc:	4630      	mov	r0, r6
 800eace:	3b30      	subs	r3, #48	@ 0x30
 800ead0:	f7ff ff8a 	bl	800e9e8 <__multadd>
 800ead4:	45a0      	cmp	r8, r4
 800ead6:	d1f5      	bne.n	800eac4 <__s2b+0x4c>
 800ead8:	f1a5 0408 	sub.w	r4, r5, #8
 800eadc:	444c      	add	r4, r9
 800eade:	1b2d      	subs	r5, r5, r4
 800eae0:	1963      	adds	r3, r4, r5
 800eae2:	42bb      	cmp	r3, r7
 800eae4:	db04      	blt.n	800eaf0 <__s2b+0x78>
 800eae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eaea:	340a      	adds	r4, #10
 800eaec:	2509      	movs	r5, #9
 800eaee:	e7f6      	b.n	800eade <__s2b+0x66>
 800eaf0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800eaf4:	4601      	mov	r1, r0
 800eaf6:	220a      	movs	r2, #10
 800eaf8:	4630      	mov	r0, r6
 800eafa:	3b30      	subs	r3, #48	@ 0x30
 800eafc:	f7ff ff74 	bl	800e9e8 <__multadd>
 800eb00:	e7ee      	b.n	800eae0 <__s2b+0x68>
 800eb02:	bf00      	nop
 800eb04:	0800ff97 	.word	0x0800ff97
 800eb08:	08010019 	.word	0x08010019

0800eb0c <__hi0bits>:
 800eb0c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800eb10:	4603      	mov	r3, r0
 800eb12:	bf36      	itet	cc
 800eb14:	0403      	lslcc	r3, r0, #16
 800eb16:	2000      	movcs	r0, #0
 800eb18:	2010      	movcc	r0, #16
 800eb1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eb1e:	bf3c      	itt	cc
 800eb20:	021b      	lslcc	r3, r3, #8
 800eb22:	3008      	addcc	r0, #8
 800eb24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb28:	bf3c      	itt	cc
 800eb2a:	011b      	lslcc	r3, r3, #4
 800eb2c:	3004      	addcc	r0, #4
 800eb2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eb32:	bf3c      	itt	cc
 800eb34:	009b      	lslcc	r3, r3, #2
 800eb36:	3002      	addcc	r0, #2
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	db05      	blt.n	800eb48 <__hi0bits+0x3c>
 800eb3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eb40:	f100 0001 	add.w	r0, r0, #1
 800eb44:	bf08      	it	eq
 800eb46:	2020      	moveq	r0, #32
 800eb48:	4770      	bx	lr

0800eb4a <__lo0bits>:
 800eb4a:	6803      	ldr	r3, [r0, #0]
 800eb4c:	4602      	mov	r2, r0
 800eb4e:	f013 0007 	ands.w	r0, r3, #7
 800eb52:	d00b      	beq.n	800eb6c <__lo0bits+0x22>
 800eb54:	07d9      	lsls	r1, r3, #31
 800eb56:	d421      	bmi.n	800eb9c <__lo0bits+0x52>
 800eb58:	0798      	lsls	r0, r3, #30
 800eb5a:	bf47      	ittee	mi
 800eb5c:	085b      	lsrmi	r3, r3, #1
 800eb5e:	2001      	movmi	r0, #1
 800eb60:	089b      	lsrpl	r3, r3, #2
 800eb62:	2002      	movpl	r0, #2
 800eb64:	bf4c      	ite	mi
 800eb66:	6013      	strmi	r3, [r2, #0]
 800eb68:	6013      	strpl	r3, [r2, #0]
 800eb6a:	4770      	bx	lr
 800eb6c:	b299      	uxth	r1, r3
 800eb6e:	b909      	cbnz	r1, 800eb74 <__lo0bits+0x2a>
 800eb70:	0c1b      	lsrs	r3, r3, #16
 800eb72:	2010      	movs	r0, #16
 800eb74:	b2d9      	uxtb	r1, r3
 800eb76:	b909      	cbnz	r1, 800eb7c <__lo0bits+0x32>
 800eb78:	3008      	adds	r0, #8
 800eb7a:	0a1b      	lsrs	r3, r3, #8
 800eb7c:	0719      	lsls	r1, r3, #28
 800eb7e:	bf04      	itt	eq
 800eb80:	091b      	lsreq	r3, r3, #4
 800eb82:	3004      	addeq	r0, #4
 800eb84:	0799      	lsls	r1, r3, #30
 800eb86:	bf04      	itt	eq
 800eb88:	089b      	lsreq	r3, r3, #2
 800eb8a:	3002      	addeq	r0, #2
 800eb8c:	07d9      	lsls	r1, r3, #31
 800eb8e:	d403      	bmi.n	800eb98 <__lo0bits+0x4e>
 800eb90:	085b      	lsrs	r3, r3, #1
 800eb92:	f100 0001 	add.w	r0, r0, #1
 800eb96:	d003      	beq.n	800eba0 <__lo0bits+0x56>
 800eb98:	6013      	str	r3, [r2, #0]
 800eb9a:	4770      	bx	lr
 800eb9c:	2000      	movs	r0, #0
 800eb9e:	4770      	bx	lr
 800eba0:	2020      	movs	r0, #32
 800eba2:	4770      	bx	lr

0800eba4 <__i2b>:
 800eba4:	b510      	push	{r4, lr}
 800eba6:	460c      	mov	r4, r1
 800eba8:	2101      	movs	r1, #1
 800ebaa:	f7ff febb 	bl	800e924 <_Balloc>
 800ebae:	4602      	mov	r2, r0
 800ebb0:	b928      	cbnz	r0, 800ebbe <__i2b+0x1a>
 800ebb2:	4b05      	ldr	r3, [pc, #20]	@ (800ebc8 <__i2b+0x24>)
 800ebb4:	f240 1145 	movw	r1, #325	@ 0x145
 800ebb8:	4804      	ldr	r0, [pc, #16]	@ (800ebcc <__i2b+0x28>)
 800ebba:	f000 fc57 	bl	800f46c <__assert_func>
 800ebbe:	2301      	movs	r3, #1
 800ebc0:	6144      	str	r4, [r0, #20]
 800ebc2:	6103      	str	r3, [r0, #16]
 800ebc4:	bd10      	pop	{r4, pc}
 800ebc6:	bf00      	nop
 800ebc8:	0800ff97 	.word	0x0800ff97
 800ebcc:	08010019 	.word	0x08010019

0800ebd0 <__multiply>:
 800ebd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebd4:	4617      	mov	r7, r2
 800ebd6:	690a      	ldr	r2, [r1, #16]
 800ebd8:	4689      	mov	r9, r1
 800ebda:	b085      	sub	sp, #20
 800ebdc:	693b      	ldr	r3, [r7, #16]
 800ebde:	429a      	cmp	r2, r3
 800ebe0:	bfa2      	ittt	ge
 800ebe2:	463b      	movge	r3, r7
 800ebe4:	460f      	movge	r7, r1
 800ebe6:	4699      	movge	r9, r3
 800ebe8:	693d      	ldr	r5, [r7, #16]
 800ebea:	68bb      	ldr	r3, [r7, #8]
 800ebec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ebf0:	6879      	ldr	r1, [r7, #4]
 800ebf2:	eb05 060a 	add.w	r6, r5, sl
 800ebf6:	42b3      	cmp	r3, r6
 800ebf8:	bfb8      	it	lt
 800ebfa:	3101      	addlt	r1, #1
 800ebfc:	f7ff fe92 	bl	800e924 <_Balloc>
 800ec00:	b930      	cbnz	r0, 800ec10 <__multiply+0x40>
 800ec02:	4602      	mov	r2, r0
 800ec04:	4b42      	ldr	r3, [pc, #264]	@ (800ed10 <__multiply+0x140>)
 800ec06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ec0a:	4842      	ldr	r0, [pc, #264]	@ (800ed14 <__multiply+0x144>)
 800ec0c:	f000 fc2e 	bl	800f46c <__assert_func>
 800ec10:	f100 0414 	add.w	r4, r0, #20
 800ec14:	2200      	movs	r2, #0
 800ec16:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ec1a:	4623      	mov	r3, r4
 800ec1c:	4573      	cmp	r3, lr
 800ec1e:	d320      	bcc.n	800ec62 <__multiply+0x92>
 800ec20:	f107 0814 	add.w	r8, r7, #20
 800ec24:	f109 0114 	add.w	r1, r9, #20
 800ec28:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ec2c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ec30:	9302      	str	r3, [sp, #8]
 800ec32:	1beb      	subs	r3, r5, r7
 800ec34:	3715      	adds	r7, #21
 800ec36:	3b15      	subs	r3, #21
 800ec38:	f023 0303 	bic.w	r3, r3, #3
 800ec3c:	3304      	adds	r3, #4
 800ec3e:	42bd      	cmp	r5, r7
 800ec40:	bf38      	it	cc
 800ec42:	2304      	movcc	r3, #4
 800ec44:	9301      	str	r3, [sp, #4]
 800ec46:	9b02      	ldr	r3, [sp, #8]
 800ec48:	9103      	str	r1, [sp, #12]
 800ec4a:	428b      	cmp	r3, r1
 800ec4c:	d80c      	bhi.n	800ec68 <__multiply+0x98>
 800ec4e:	2e00      	cmp	r6, #0
 800ec50:	dd03      	ble.n	800ec5a <__multiply+0x8a>
 800ec52:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d057      	beq.n	800ed0a <__multiply+0x13a>
 800ec5a:	6106      	str	r6, [r0, #16]
 800ec5c:	b005      	add	sp, #20
 800ec5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec62:	f843 2b04 	str.w	r2, [r3], #4
 800ec66:	e7d9      	b.n	800ec1c <__multiply+0x4c>
 800ec68:	f8b1 a000 	ldrh.w	sl, [r1]
 800ec6c:	f1ba 0f00 	cmp.w	sl, #0
 800ec70:	d021      	beq.n	800ecb6 <__multiply+0xe6>
 800ec72:	46c4      	mov	ip, r8
 800ec74:	46a1      	mov	r9, r4
 800ec76:	2700      	movs	r7, #0
 800ec78:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ec7c:	f8d9 3000 	ldr.w	r3, [r9]
 800ec80:	fa1f fb82 	uxth.w	fp, r2
 800ec84:	4565      	cmp	r5, ip
 800ec86:	b29b      	uxth	r3, r3
 800ec88:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800ec8c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ec90:	443b      	add	r3, r7
 800ec92:	f8d9 7000 	ldr.w	r7, [r9]
 800ec96:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800ec9a:	fb0a 7202 	mla	r2, sl, r2, r7
 800ec9e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eca2:	b29b      	uxth	r3, r3
 800eca4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eca8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ecac:	f849 3b04 	str.w	r3, [r9], #4
 800ecb0:	d8e2      	bhi.n	800ec78 <__multiply+0xa8>
 800ecb2:	9b01      	ldr	r3, [sp, #4]
 800ecb4:	50e7      	str	r7, [r4, r3]
 800ecb6:	9b03      	ldr	r3, [sp, #12]
 800ecb8:	3104      	adds	r1, #4
 800ecba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ecbe:	f1b9 0f00 	cmp.w	r9, #0
 800ecc2:	d020      	beq.n	800ed06 <__multiply+0x136>
 800ecc4:	6823      	ldr	r3, [r4, #0]
 800ecc6:	4647      	mov	r7, r8
 800ecc8:	46a4      	mov	ip, r4
 800ecca:	f04f 0a00 	mov.w	sl, #0
 800ecce:	f8b7 b000 	ldrh.w	fp, [r7]
 800ecd2:	b29b      	uxth	r3, r3
 800ecd4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ecd8:	fb09 220b 	mla	r2, r9, fp, r2
 800ecdc:	4452      	add	r2, sl
 800ecde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ece2:	f84c 3b04 	str.w	r3, [ip], #4
 800ece6:	f857 3b04 	ldr.w	r3, [r7], #4
 800ecea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecee:	f8bc 3000 	ldrh.w	r3, [ip]
 800ecf2:	42bd      	cmp	r5, r7
 800ecf4:	fb09 330a 	mla	r3, r9, sl, r3
 800ecf8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ecfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ed00:	d8e5      	bhi.n	800ecce <__multiply+0xfe>
 800ed02:	9a01      	ldr	r2, [sp, #4]
 800ed04:	50a3      	str	r3, [r4, r2]
 800ed06:	3404      	adds	r4, #4
 800ed08:	e79d      	b.n	800ec46 <__multiply+0x76>
 800ed0a:	3e01      	subs	r6, #1
 800ed0c:	e79f      	b.n	800ec4e <__multiply+0x7e>
 800ed0e:	bf00      	nop
 800ed10:	0800ff97 	.word	0x0800ff97
 800ed14:	08010019 	.word	0x08010019

0800ed18 <__pow5mult>:
 800ed18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed1c:	4615      	mov	r5, r2
 800ed1e:	f012 0203 	ands.w	r2, r2, #3
 800ed22:	4607      	mov	r7, r0
 800ed24:	460e      	mov	r6, r1
 800ed26:	d007      	beq.n	800ed38 <__pow5mult+0x20>
 800ed28:	3a01      	subs	r2, #1
 800ed2a:	4c25      	ldr	r4, [pc, #148]	@ (800edc0 <__pow5mult+0xa8>)
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ed32:	f7ff fe59 	bl	800e9e8 <__multadd>
 800ed36:	4606      	mov	r6, r0
 800ed38:	10ad      	asrs	r5, r5, #2
 800ed3a:	d03d      	beq.n	800edb8 <__pow5mult+0xa0>
 800ed3c:	69fc      	ldr	r4, [r7, #28]
 800ed3e:	b97c      	cbnz	r4, 800ed60 <__pow5mult+0x48>
 800ed40:	2010      	movs	r0, #16
 800ed42:	f7ff fc7b 	bl	800e63c <malloc>
 800ed46:	4602      	mov	r2, r0
 800ed48:	61f8      	str	r0, [r7, #28]
 800ed4a:	b928      	cbnz	r0, 800ed58 <__pow5mult+0x40>
 800ed4c:	4b1d      	ldr	r3, [pc, #116]	@ (800edc4 <__pow5mult+0xac>)
 800ed4e:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ed52:	481d      	ldr	r0, [pc, #116]	@ (800edc8 <__pow5mult+0xb0>)
 800ed54:	f000 fb8a 	bl	800f46c <__assert_func>
 800ed58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ed5c:	6004      	str	r4, [r0, #0]
 800ed5e:	60c4      	str	r4, [r0, #12]
 800ed60:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ed64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed68:	b94c      	cbnz	r4, 800ed7e <__pow5mult+0x66>
 800ed6a:	f240 2171 	movw	r1, #625	@ 0x271
 800ed6e:	4638      	mov	r0, r7
 800ed70:	f7ff ff18 	bl	800eba4 <__i2b>
 800ed74:	2300      	movs	r3, #0
 800ed76:	4604      	mov	r4, r0
 800ed78:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed7c:	6003      	str	r3, [r0, #0]
 800ed7e:	f04f 0900 	mov.w	r9, #0
 800ed82:	07eb      	lsls	r3, r5, #31
 800ed84:	d50a      	bpl.n	800ed9c <__pow5mult+0x84>
 800ed86:	4631      	mov	r1, r6
 800ed88:	4622      	mov	r2, r4
 800ed8a:	4638      	mov	r0, r7
 800ed8c:	f7ff ff20 	bl	800ebd0 <__multiply>
 800ed90:	4680      	mov	r8, r0
 800ed92:	4631      	mov	r1, r6
 800ed94:	4638      	mov	r0, r7
 800ed96:	4646      	mov	r6, r8
 800ed98:	f7ff fe04 	bl	800e9a4 <_Bfree>
 800ed9c:	106d      	asrs	r5, r5, #1
 800ed9e:	d00b      	beq.n	800edb8 <__pow5mult+0xa0>
 800eda0:	6820      	ldr	r0, [r4, #0]
 800eda2:	b938      	cbnz	r0, 800edb4 <__pow5mult+0x9c>
 800eda4:	4622      	mov	r2, r4
 800eda6:	4621      	mov	r1, r4
 800eda8:	4638      	mov	r0, r7
 800edaa:	f7ff ff11 	bl	800ebd0 <__multiply>
 800edae:	6020      	str	r0, [r4, #0]
 800edb0:	f8c0 9000 	str.w	r9, [r0]
 800edb4:	4604      	mov	r4, r0
 800edb6:	e7e4      	b.n	800ed82 <__pow5mult+0x6a>
 800edb8:	4630      	mov	r0, r6
 800edba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edbe:	bf00      	nop
 800edc0:	08010204 	.word	0x08010204
 800edc4:	0800ff28 	.word	0x0800ff28
 800edc8:	08010019 	.word	0x08010019

0800edcc <__lshift>:
 800edcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800edd0:	460c      	mov	r4, r1
 800edd2:	4607      	mov	r7, r0
 800edd4:	4691      	mov	r9, r2
 800edd6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800edda:	6923      	ldr	r3, [r4, #16]
 800eddc:	6849      	ldr	r1, [r1, #4]
 800edde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ede2:	68a3      	ldr	r3, [r4, #8]
 800ede4:	f108 0601 	add.w	r6, r8, #1
 800ede8:	42b3      	cmp	r3, r6
 800edea:	db0b      	blt.n	800ee04 <__lshift+0x38>
 800edec:	4638      	mov	r0, r7
 800edee:	f7ff fd99 	bl	800e924 <_Balloc>
 800edf2:	4605      	mov	r5, r0
 800edf4:	b948      	cbnz	r0, 800ee0a <__lshift+0x3e>
 800edf6:	4602      	mov	r2, r0
 800edf8:	4b28      	ldr	r3, [pc, #160]	@ (800ee9c <__lshift+0xd0>)
 800edfa:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800edfe:	4828      	ldr	r0, [pc, #160]	@ (800eea0 <__lshift+0xd4>)
 800ee00:	f000 fb34 	bl	800f46c <__assert_func>
 800ee04:	3101      	adds	r1, #1
 800ee06:	005b      	lsls	r3, r3, #1
 800ee08:	e7ee      	b.n	800ede8 <__lshift+0x1c>
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	f100 0114 	add.w	r1, r0, #20
 800ee10:	f100 0210 	add.w	r2, r0, #16
 800ee14:	4618      	mov	r0, r3
 800ee16:	4553      	cmp	r3, sl
 800ee18:	db33      	blt.n	800ee82 <__lshift+0xb6>
 800ee1a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ee1e:	f104 0314 	add.w	r3, r4, #20
 800ee22:	6920      	ldr	r0, [r4, #16]
 800ee24:	f019 091f 	ands.w	r9, r9, #31
 800ee28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ee2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ee30:	d02b      	beq.n	800ee8a <__lshift+0xbe>
 800ee32:	f1c9 0e20 	rsb	lr, r9, #32
 800ee36:	468a      	mov	sl, r1
 800ee38:	2200      	movs	r2, #0
 800ee3a:	6818      	ldr	r0, [r3, #0]
 800ee3c:	fa00 f009 	lsl.w	r0, r0, r9
 800ee40:	4310      	orrs	r0, r2
 800ee42:	f84a 0b04 	str.w	r0, [sl], #4
 800ee46:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee4a:	459c      	cmp	ip, r3
 800ee4c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ee50:	d8f3      	bhi.n	800ee3a <__lshift+0x6e>
 800ee52:	ebac 0304 	sub.w	r3, ip, r4
 800ee56:	f104 0015 	add.w	r0, r4, #21
 800ee5a:	3b15      	subs	r3, #21
 800ee5c:	f023 0303 	bic.w	r3, r3, #3
 800ee60:	3304      	adds	r3, #4
 800ee62:	4560      	cmp	r0, ip
 800ee64:	bf88      	it	hi
 800ee66:	2304      	movhi	r3, #4
 800ee68:	50ca      	str	r2, [r1, r3]
 800ee6a:	b10a      	cbz	r2, 800ee70 <__lshift+0xa4>
 800ee6c:	f108 0602 	add.w	r6, r8, #2
 800ee70:	3e01      	subs	r6, #1
 800ee72:	4638      	mov	r0, r7
 800ee74:	4621      	mov	r1, r4
 800ee76:	612e      	str	r6, [r5, #16]
 800ee78:	f7ff fd94 	bl	800e9a4 <_Bfree>
 800ee7c:	4628      	mov	r0, r5
 800ee7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee82:	3301      	adds	r3, #1
 800ee84:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee88:	e7c5      	b.n	800ee16 <__lshift+0x4a>
 800ee8a:	3904      	subs	r1, #4
 800ee8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee90:	459c      	cmp	ip, r3
 800ee92:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee96:	d8f9      	bhi.n	800ee8c <__lshift+0xc0>
 800ee98:	e7ea      	b.n	800ee70 <__lshift+0xa4>
 800ee9a:	bf00      	nop
 800ee9c:	0800ff97 	.word	0x0800ff97
 800eea0:	08010019 	.word	0x08010019

0800eea4 <__mcmp>:
 800eea4:	4603      	mov	r3, r0
 800eea6:	690a      	ldr	r2, [r1, #16]
 800eea8:	6900      	ldr	r0, [r0, #16]
 800eeaa:	1a80      	subs	r0, r0, r2
 800eeac:	b530      	push	{r4, r5, lr}
 800eeae:	d10e      	bne.n	800eece <__mcmp+0x2a>
 800eeb0:	3314      	adds	r3, #20
 800eeb2:	3114      	adds	r1, #20
 800eeb4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800eeb8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800eebc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800eec0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800eec4:	4295      	cmp	r5, r2
 800eec6:	d003      	beq.n	800eed0 <__mcmp+0x2c>
 800eec8:	d205      	bcs.n	800eed6 <__mcmp+0x32>
 800eeca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eece:	bd30      	pop	{r4, r5, pc}
 800eed0:	42a3      	cmp	r3, r4
 800eed2:	d3f3      	bcc.n	800eebc <__mcmp+0x18>
 800eed4:	e7fb      	b.n	800eece <__mcmp+0x2a>
 800eed6:	2001      	movs	r0, #1
 800eed8:	e7f9      	b.n	800eece <__mcmp+0x2a>
	...

0800eedc <__mdiff>:
 800eedc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eee0:	4689      	mov	r9, r1
 800eee2:	4606      	mov	r6, r0
 800eee4:	4611      	mov	r1, r2
 800eee6:	4614      	mov	r4, r2
 800eee8:	4648      	mov	r0, r9
 800eeea:	f7ff ffdb 	bl	800eea4 <__mcmp>
 800eeee:	1e05      	subs	r5, r0, #0
 800eef0:	d112      	bne.n	800ef18 <__mdiff+0x3c>
 800eef2:	4629      	mov	r1, r5
 800eef4:	4630      	mov	r0, r6
 800eef6:	f7ff fd15 	bl	800e924 <_Balloc>
 800eefa:	4602      	mov	r2, r0
 800eefc:	b928      	cbnz	r0, 800ef0a <__mdiff+0x2e>
 800eefe:	4b41      	ldr	r3, [pc, #260]	@ (800f004 <__mdiff+0x128>)
 800ef00:	f240 2137 	movw	r1, #567	@ 0x237
 800ef04:	4840      	ldr	r0, [pc, #256]	@ (800f008 <__mdiff+0x12c>)
 800ef06:	f000 fab1 	bl	800f46c <__assert_func>
 800ef0a:	2301      	movs	r3, #1
 800ef0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ef10:	4610      	mov	r0, r2
 800ef12:	b003      	add	sp, #12
 800ef14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef18:	bfbc      	itt	lt
 800ef1a:	464b      	movlt	r3, r9
 800ef1c:	46a1      	movlt	r9, r4
 800ef1e:	4630      	mov	r0, r6
 800ef20:	bfb8      	it	lt
 800ef22:	2501      	movlt	r5, #1
 800ef24:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ef28:	bfb4      	ite	lt
 800ef2a:	461c      	movlt	r4, r3
 800ef2c:	2500      	movge	r5, #0
 800ef2e:	f7ff fcf9 	bl	800e924 <_Balloc>
 800ef32:	4602      	mov	r2, r0
 800ef34:	b918      	cbnz	r0, 800ef3e <__mdiff+0x62>
 800ef36:	4b33      	ldr	r3, [pc, #204]	@ (800f004 <__mdiff+0x128>)
 800ef38:	f240 2145 	movw	r1, #581	@ 0x245
 800ef3c:	e7e2      	b.n	800ef04 <__mdiff+0x28>
 800ef3e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ef42:	f104 0e14 	add.w	lr, r4, #20
 800ef46:	6926      	ldr	r6, [r4, #16]
 800ef48:	f100 0b14 	add.w	fp, r0, #20
 800ef4c:	60c5      	str	r5, [r0, #12]
 800ef4e:	f109 0514 	add.w	r5, r9, #20
 800ef52:	f109 0310 	add.w	r3, r9, #16
 800ef56:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ef5a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ef5e:	46d9      	mov	r9, fp
 800ef60:	f04f 0c00 	mov.w	ip, #0
 800ef64:	9301      	str	r3, [sp, #4]
 800ef66:	9b01      	ldr	r3, [sp, #4]
 800ef68:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ef6c:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ef70:	4576      	cmp	r6, lr
 800ef72:	9301      	str	r3, [sp, #4]
 800ef74:	fa1f f38a 	uxth.w	r3, sl
 800ef78:	4619      	mov	r1, r3
 800ef7a:	b283      	uxth	r3, r0
 800ef7c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ef80:	eba1 0303 	sub.w	r3, r1, r3
 800ef84:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ef88:	4463      	add	r3, ip
 800ef8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ef8e:	b29b      	uxth	r3, r3
 800ef90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ef94:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ef98:	f849 3b04 	str.w	r3, [r9], #4
 800ef9c:	d8e3      	bhi.n	800ef66 <__mdiff+0x8a>
 800ef9e:	1b33      	subs	r3, r6, r4
 800efa0:	3415      	adds	r4, #21
 800efa2:	3b15      	subs	r3, #21
 800efa4:	f023 0303 	bic.w	r3, r3, #3
 800efa8:	3304      	adds	r3, #4
 800efaa:	42a6      	cmp	r6, r4
 800efac:	bf38      	it	cc
 800efae:	2304      	movcc	r3, #4
 800efb0:	441d      	add	r5, r3
 800efb2:	445b      	add	r3, fp
 800efb4:	462c      	mov	r4, r5
 800efb6:	461e      	mov	r6, r3
 800efb8:	4544      	cmp	r4, r8
 800efba:	d30e      	bcc.n	800efda <__mdiff+0xfe>
 800efbc:	f108 0103 	add.w	r1, r8, #3
 800efc0:	1b49      	subs	r1, r1, r5
 800efc2:	3d03      	subs	r5, #3
 800efc4:	f021 0103 	bic.w	r1, r1, #3
 800efc8:	45a8      	cmp	r8, r5
 800efca:	bf38      	it	cc
 800efcc:	2100      	movcc	r1, #0
 800efce:	440b      	add	r3, r1
 800efd0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800efd4:	b199      	cbz	r1, 800effe <__mdiff+0x122>
 800efd6:	6117      	str	r7, [r2, #16]
 800efd8:	e79a      	b.n	800ef10 <__mdiff+0x34>
 800efda:	f854 1b04 	ldr.w	r1, [r4], #4
 800efde:	46e6      	mov	lr, ip
 800efe0:	fa1f fc81 	uxth.w	ip, r1
 800efe4:	0c08      	lsrs	r0, r1, #16
 800efe6:	4471      	add	r1, lr
 800efe8:	44f4      	add	ip, lr
 800efea:	b289      	uxth	r1, r1
 800efec:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800eff0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800eff4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eff8:	f846 1b04 	str.w	r1, [r6], #4
 800effc:	e7dc      	b.n	800efb8 <__mdiff+0xdc>
 800effe:	3f01      	subs	r7, #1
 800f000:	e7e6      	b.n	800efd0 <__mdiff+0xf4>
 800f002:	bf00      	nop
 800f004:	0800ff97 	.word	0x0800ff97
 800f008:	08010019 	.word	0x08010019

0800f00c <__ulp>:
 800f00c:	b082      	sub	sp, #8
 800f00e:	4b11      	ldr	r3, [pc, #68]	@ (800f054 <__ulp+0x48>)
 800f010:	ed8d 0b00 	vstr	d0, [sp]
 800f014:	9a01      	ldr	r2, [sp, #4]
 800f016:	4013      	ands	r3, r2
 800f018:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	dc08      	bgt.n	800f032 <__ulp+0x26>
 800f020:	425b      	negs	r3, r3
 800f022:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f026:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f02a:	da04      	bge.n	800f036 <__ulp+0x2a>
 800f02c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f030:	4113      	asrs	r3, r2
 800f032:	2200      	movs	r2, #0
 800f034:	e008      	b.n	800f048 <__ulp+0x3c>
 800f036:	f1a2 0314 	sub.w	r3, r2, #20
 800f03a:	2b1e      	cmp	r3, #30
 800f03c:	bfd6      	itet	le
 800f03e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f042:	2201      	movgt	r2, #1
 800f044:	40da      	lsrle	r2, r3
 800f046:	2300      	movs	r3, #0
 800f048:	4619      	mov	r1, r3
 800f04a:	4610      	mov	r0, r2
 800f04c:	ec41 0b10 	vmov	d0, r0, r1
 800f050:	b002      	add	sp, #8
 800f052:	4770      	bx	lr
 800f054:	7ff00000 	.word	0x7ff00000

0800f058 <__b2d>:
 800f058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f05c:	6906      	ldr	r6, [r0, #16]
 800f05e:	f100 0814 	add.w	r8, r0, #20
 800f062:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f066:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f06a:	1f37      	subs	r7, r6, #4
 800f06c:	4610      	mov	r0, r2
 800f06e:	f7ff fd4d 	bl	800eb0c <__hi0bits>
 800f072:	f1c0 0320 	rsb	r3, r0, #32
 800f076:	280a      	cmp	r0, #10
 800f078:	600b      	str	r3, [r1, #0]
 800f07a:	491d      	ldr	r1, [pc, #116]	@ (800f0f0 <__b2d+0x98>)
 800f07c:	dc16      	bgt.n	800f0ac <__b2d+0x54>
 800f07e:	f1c0 0c0b 	rsb	ip, r0, #11
 800f082:	45b8      	cmp	r8, r7
 800f084:	f100 0015 	add.w	r0, r0, #21
 800f088:	fa22 f30c 	lsr.w	r3, r2, ip
 800f08c:	fa02 f000 	lsl.w	r0, r2, r0
 800f090:	ea43 0501 	orr.w	r5, r3, r1
 800f094:	bf34      	ite	cc
 800f096:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f09a:	2300      	movcs	r3, #0
 800f09c:	fa23 f30c 	lsr.w	r3, r3, ip
 800f0a0:	4303      	orrs	r3, r0
 800f0a2:	461c      	mov	r4, r3
 800f0a4:	ec45 4b10 	vmov	d0, r4, r5
 800f0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f0ac:	45b8      	cmp	r8, r7
 800f0ae:	bf3a      	itte	cc
 800f0b0:	f1a6 0708 	subcc.w	r7, r6, #8
 800f0b4:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f0b8:	2300      	movcs	r3, #0
 800f0ba:	380b      	subs	r0, #11
 800f0bc:	d014      	beq.n	800f0e8 <__b2d+0x90>
 800f0be:	f1c0 0120 	rsb	r1, r0, #32
 800f0c2:	4082      	lsls	r2, r0
 800f0c4:	4547      	cmp	r7, r8
 800f0c6:	fa23 f401 	lsr.w	r4, r3, r1
 800f0ca:	fa03 f300 	lsl.w	r3, r3, r0
 800f0ce:	ea42 0204 	orr.w	r2, r2, r4
 800f0d2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f0d6:	bf8c      	ite	hi
 800f0d8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f0dc:	2200      	movls	r2, #0
 800f0de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f0e2:	40ca      	lsrs	r2, r1
 800f0e4:	4313      	orrs	r3, r2
 800f0e6:	e7dc      	b.n	800f0a2 <__b2d+0x4a>
 800f0e8:	ea42 0501 	orr.w	r5, r2, r1
 800f0ec:	e7d9      	b.n	800f0a2 <__b2d+0x4a>
 800f0ee:	bf00      	nop
 800f0f0:	3ff00000 	.word	0x3ff00000

0800f0f4 <__d2b>:
 800f0f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f0f8:	460f      	mov	r7, r1
 800f0fa:	2101      	movs	r1, #1
 800f0fc:	4616      	mov	r6, r2
 800f0fe:	ec59 8b10 	vmov	r8, r9, d0
 800f102:	f7ff fc0f 	bl	800e924 <_Balloc>
 800f106:	4604      	mov	r4, r0
 800f108:	b930      	cbnz	r0, 800f118 <__d2b+0x24>
 800f10a:	4602      	mov	r2, r0
 800f10c:	4b23      	ldr	r3, [pc, #140]	@ (800f19c <__d2b+0xa8>)
 800f10e:	f240 310f 	movw	r1, #783	@ 0x30f
 800f112:	4823      	ldr	r0, [pc, #140]	@ (800f1a0 <__d2b+0xac>)
 800f114:	f000 f9aa 	bl	800f46c <__assert_func>
 800f118:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f11c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f120:	b10d      	cbz	r5, 800f126 <__d2b+0x32>
 800f122:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f126:	9301      	str	r3, [sp, #4]
 800f128:	f1b8 0300 	subs.w	r3, r8, #0
 800f12c:	d023      	beq.n	800f176 <__d2b+0x82>
 800f12e:	4668      	mov	r0, sp
 800f130:	9300      	str	r3, [sp, #0]
 800f132:	f7ff fd0a 	bl	800eb4a <__lo0bits>
 800f136:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f13a:	b1d0      	cbz	r0, 800f172 <__d2b+0x7e>
 800f13c:	f1c0 0320 	rsb	r3, r0, #32
 800f140:	fa02 f303 	lsl.w	r3, r2, r3
 800f144:	40c2      	lsrs	r2, r0
 800f146:	430b      	orrs	r3, r1
 800f148:	9201      	str	r2, [sp, #4]
 800f14a:	6163      	str	r3, [r4, #20]
 800f14c:	9b01      	ldr	r3, [sp, #4]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	61a3      	str	r3, [r4, #24]
 800f152:	bf0c      	ite	eq
 800f154:	2201      	moveq	r2, #1
 800f156:	2202      	movne	r2, #2
 800f158:	6122      	str	r2, [r4, #16]
 800f15a:	b1a5      	cbz	r5, 800f186 <__d2b+0x92>
 800f15c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f160:	4405      	add	r5, r0
 800f162:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f166:	603d      	str	r5, [r7, #0]
 800f168:	6030      	str	r0, [r6, #0]
 800f16a:	4620      	mov	r0, r4
 800f16c:	b003      	add	sp, #12
 800f16e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f172:	6161      	str	r1, [r4, #20]
 800f174:	e7ea      	b.n	800f14c <__d2b+0x58>
 800f176:	a801      	add	r0, sp, #4
 800f178:	f7ff fce7 	bl	800eb4a <__lo0bits>
 800f17c:	9b01      	ldr	r3, [sp, #4]
 800f17e:	3020      	adds	r0, #32
 800f180:	2201      	movs	r2, #1
 800f182:	6163      	str	r3, [r4, #20]
 800f184:	e7e8      	b.n	800f158 <__d2b+0x64>
 800f186:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f18a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f18e:	6038      	str	r0, [r7, #0]
 800f190:	6918      	ldr	r0, [r3, #16]
 800f192:	f7ff fcbb 	bl	800eb0c <__hi0bits>
 800f196:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f19a:	e7e5      	b.n	800f168 <__d2b+0x74>
 800f19c:	0800ff97 	.word	0x0800ff97
 800f1a0:	08010019 	.word	0x08010019

0800f1a4 <__ratio>:
 800f1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1a8:	b085      	sub	sp, #20
 800f1aa:	e9cd 1000 	strd	r1, r0, [sp]
 800f1ae:	a902      	add	r1, sp, #8
 800f1b0:	f7ff ff52 	bl	800f058 <__b2d>
 800f1b4:	a903      	add	r1, sp, #12
 800f1b6:	9800      	ldr	r0, [sp, #0]
 800f1b8:	ec55 4b10 	vmov	r4, r5, d0
 800f1bc:	f7ff ff4c 	bl	800f058 <__b2d>
 800f1c0:	9b01      	ldr	r3, [sp, #4]
 800f1c2:	462f      	mov	r7, r5
 800f1c4:	4620      	mov	r0, r4
 800f1c6:	6919      	ldr	r1, [r3, #16]
 800f1c8:	9b00      	ldr	r3, [sp, #0]
 800f1ca:	691b      	ldr	r3, [r3, #16]
 800f1cc:	1ac9      	subs	r1, r1, r3
 800f1ce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f1d2:	ec5b ab10 	vmov	sl, fp, d0
 800f1d6:	1a9b      	subs	r3, r3, r2
 800f1d8:	46d9      	mov	r9, fp
 800f1da:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	bfcd      	iteet	gt
 800f1e2:	462a      	movgt	r2, r5
 800f1e4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f1e8:	465a      	movle	r2, fp
 800f1ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f1ee:	bfd8      	it	le
 800f1f0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f1f4:	4652      	mov	r2, sl
 800f1f6:	4639      	mov	r1, r7
 800f1f8:	464b      	mov	r3, r9
 800f1fa:	f7f1 fb37 	bl	800086c <__aeabi_ddiv>
 800f1fe:	ec41 0b10 	vmov	d0, r0, r1
 800f202:	b005      	add	sp, #20
 800f204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f208 <__copybits>:
 800f208:	3901      	subs	r1, #1
 800f20a:	f102 0314 	add.w	r3, r2, #20
 800f20e:	1149      	asrs	r1, r1, #5
 800f210:	b570      	push	{r4, r5, r6, lr}
 800f212:	3101      	adds	r1, #1
 800f214:	6914      	ldr	r4, [r2, #16]
 800f216:	1f05      	subs	r5, r0, #4
 800f218:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f21c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f220:	42a3      	cmp	r3, r4
 800f222:	d30c      	bcc.n	800f23e <__copybits+0x36>
 800f224:	1aa3      	subs	r3, r4, r2
 800f226:	3211      	adds	r2, #17
 800f228:	3b11      	subs	r3, #17
 800f22a:	f023 0303 	bic.w	r3, r3, #3
 800f22e:	42a2      	cmp	r2, r4
 800f230:	bf88      	it	hi
 800f232:	2300      	movhi	r3, #0
 800f234:	4418      	add	r0, r3
 800f236:	2300      	movs	r3, #0
 800f238:	4288      	cmp	r0, r1
 800f23a:	d305      	bcc.n	800f248 <__copybits+0x40>
 800f23c:	bd70      	pop	{r4, r5, r6, pc}
 800f23e:	f853 6b04 	ldr.w	r6, [r3], #4
 800f242:	f845 6f04 	str.w	r6, [r5, #4]!
 800f246:	e7eb      	b.n	800f220 <__copybits+0x18>
 800f248:	f840 3b04 	str.w	r3, [r0], #4
 800f24c:	e7f4      	b.n	800f238 <__copybits+0x30>

0800f24e <__any_on>:
 800f24e:	f100 0214 	add.w	r2, r0, #20
 800f252:	114b      	asrs	r3, r1, #5
 800f254:	6900      	ldr	r0, [r0, #16]
 800f256:	4298      	cmp	r0, r3
 800f258:	b510      	push	{r4, lr}
 800f25a:	db11      	blt.n	800f280 <__any_on+0x32>
 800f25c:	dd0a      	ble.n	800f274 <__any_on+0x26>
 800f25e:	f011 011f 	ands.w	r1, r1, #31
 800f262:	d007      	beq.n	800f274 <__any_on+0x26>
 800f264:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f268:	fa24 f001 	lsr.w	r0, r4, r1
 800f26c:	fa00 f101 	lsl.w	r1, r0, r1
 800f270:	428c      	cmp	r4, r1
 800f272:	d10b      	bne.n	800f28c <__any_on+0x3e>
 800f274:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f278:	4293      	cmp	r3, r2
 800f27a:	d803      	bhi.n	800f284 <__any_on+0x36>
 800f27c:	2000      	movs	r0, #0
 800f27e:	bd10      	pop	{r4, pc}
 800f280:	4603      	mov	r3, r0
 800f282:	e7f7      	b.n	800f274 <__any_on+0x26>
 800f284:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f288:	2900      	cmp	r1, #0
 800f28a:	d0f5      	beq.n	800f278 <__any_on+0x2a>
 800f28c:	2001      	movs	r0, #1
 800f28e:	e7f6      	b.n	800f27e <__any_on+0x30>

0800f290 <__sread>:
 800f290:	b510      	push	{r4, lr}
 800f292:	460c      	mov	r4, r1
 800f294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f298:	f000 f8a4 	bl	800f3e4 <_read_r>
 800f29c:	2800      	cmp	r0, #0
 800f29e:	bfab      	itete	ge
 800f2a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f2a2:	89a3      	ldrhlt	r3, [r4, #12]
 800f2a4:	181b      	addge	r3, r3, r0
 800f2a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f2aa:	bfac      	ite	ge
 800f2ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f2ae:	81a3      	strhlt	r3, [r4, #12]
 800f2b0:	bd10      	pop	{r4, pc}

0800f2b2 <__swrite>:
 800f2b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2b6:	461f      	mov	r7, r3
 800f2b8:	898b      	ldrh	r3, [r1, #12]
 800f2ba:	4605      	mov	r5, r0
 800f2bc:	460c      	mov	r4, r1
 800f2be:	05db      	lsls	r3, r3, #23
 800f2c0:	4616      	mov	r6, r2
 800f2c2:	d505      	bpl.n	800f2d0 <__swrite+0x1e>
 800f2c4:	2302      	movs	r3, #2
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2cc:	f000 f878 	bl	800f3c0 <_lseek_r>
 800f2d0:	89a3      	ldrh	r3, [r4, #12]
 800f2d2:	4632      	mov	r2, r6
 800f2d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f2d8:	4628      	mov	r0, r5
 800f2da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f2de:	81a3      	strh	r3, [r4, #12]
 800f2e0:	463b      	mov	r3, r7
 800f2e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2e6:	f000 b89f 	b.w	800f428 <_write_r>

0800f2ea <__sseek>:
 800f2ea:	b510      	push	{r4, lr}
 800f2ec:	460c      	mov	r4, r1
 800f2ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2f2:	f000 f865 	bl	800f3c0 <_lseek_r>
 800f2f6:	1c43      	adds	r3, r0, #1
 800f2f8:	89a3      	ldrh	r3, [r4, #12]
 800f2fa:	bf15      	itete	ne
 800f2fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f2fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f302:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f306:	81a3      	strheq	r3, [r4, #12]
 800f308:	bf18      	it	ne
 800f30a:	81a3      	strhne	r3, [r4, #12]
 800f30c:	bd10      	pop	{r4, pc}

0800f30e <__sclose>:
 800f30e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f312:	f000 b89b 	b.w	800f44c <_close_r>

0800f316 <_realloc_r>:
 800f316:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f31a:	4607      	mov	r7, r0
 800f31c:	4614      	mov	r4, r2
 800f31e:	460d      	mov	r5, r1
 800f320:	b921      	cbnz	r1, 800f32c <_realloc_r+0x16>
 800f322:	4611      	mov	r1, r2
 800f324:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f328:	f7ff b9b2 	b.w	800e690 <_malloc_r>
 800f32c:	b92a      	cbnz	r2, 800f33a <_realloc_r+0x24>
 800f32e:	4625      	mov	r5, r4
 800f330:	f000 f8ce 	bl	800f4d0 <_free_r>
 800f334:	4628      	mov	r0, r5
 800f336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f33a:	f000 f913 	bl	800f564 <_malloc_usable_size_r>
 800f33e:	4284      	cmp	r4, r0
 800f340:	4606      	mov	r6, r0
 800f342:	d802      	bhi.n	800f34a <_realloc_r+0x34>
 800f344:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f348:	d8f4      	bhi.n	800f334 <_realloc_r+0x1e>
 800f34a:	4621      	mov	r1, r4
 800f34c:	4638      	mov	r0, r7
 800f34e:	f7ff f99f 	bl	800e690 <_malloc_r>
 800f352:	4680      	mov	r8, r0
 800f354:	b908      	cbnz	r0, 800f35a <_realloc_r+0x44>
 800f356:	4645      	mov	r5, r8
 800f358:	e7ec      	b.n	800f334 <_realloc_r+0x1e>
 800f35a:	42b4      	cmp	r4, r6
 800f35c:	4622      	mov	r2, r4
 800f35e:	4629      	mov	r1, r5
 800f360:	bf28      	it	cs
 800f362:	4632      	movcs	r2, r6
 800f364:	f7fd fe62 	bl	800d02c <memcpy>
 800f368:	4629      	mov	r1, r5
 800f36a:	4638      	mov	r0, r7
 800f36c:	f000 f8b0 	bl	800f4d0 <_free_r>
 800f370:	e7f1      	b.n	800f356 <_realloc_r+0x40>

0800f372 <__ascii_wctomb>:
 800f372:	4603      	mov	r3, r0
 800f374:	4608      	mov	r0, r1
 800f376:	b141      	cbz	r1, 800f38a <__ascii_wctomb+0x18>
 800f378:	2aff      	cmp	r2, #255	@ 0xff
 800f37a:	d904      	bls.n	800f386 <__ascii_wctomb+0x14>
 800f37c:	228a      	movs	r2, #138	@ 0x8a
 800f37e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f382:	601a      	str	r2, [r3, #0]
 800f384:	4770      	bx	lr
 800f386:	2001      	movs	r0, #1
 800f388:	700a      	strb	r2, [r1, #0]
 800f38a:	4770      	bx	lr

0800f38c <memmove>:
 800f38c:	4288      	cmp	r0, r1
 800f38e:	b510      	push	{r4, lr}
 800f390:	eb01 0402 	add.w	r4, r1, r2
 800f394:	d902      	bls.n	800f39c <memmove+0x10>
 800f396:	4284      	cmp	r4, r0
 800f398:	4623      	mov	r3, r4
 800f39a:	d807      	bhi.n	800f3ac <memmove+0x20>
 800f39c:	1e43      	subs	r3, r0, #1
 800f39e:	42a1      	cmp	r1, r4
 800f3a0:	d008      	beq.n	800f3b4 <memmove+0x28>
 800f3a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f3a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f3aa:	e7f8      	b.n	800f39e <memmove+0x12>
 800f3ac:	4402      	add	r2, r0
 800f3ae:	4601      	mov	r1, r0
 800f3b0:	428a      	cmp	r2, r1
 800f3b2:	d100      	bne.n	800f3b6 <memmove+0x2a>
 800f3b4:	bd10      	pop	{r4, pc}
 800f3b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f3ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f3be:	e7f7      	b.n	800f3b0 <memmove+0x24>

0800f3c0 <_lseek_r>:
 800f3c0:	b538      	push	{r3, r4, r5, lr}
 800f3c2:	4604      	mov	r4, r0
 800f3c4:	4d06      	ldr	r5, [pc, #24]	@ (800f3e0 <_lseek_r+0x20>)
 800f3c6:	4608      	mov	r0, r1
 800f3c8:	4611      	mov	r1, r2
 800f3ca:	2200      	movs	r2, #0
 800f3cc:	602a      	str	r2, [r5, #0]
 800f3ce:	461a      	mov	r2, r3
 800f3d0:	f7f3 fe93 	bl	80030fa <_lseek>
 800f3d4:	1c43      	adds	r3, r0, #1
 800f3d6:	d102      	bne.n	800f3de <_lseek_r+0x1e>
 800f3d8:	682b      	ldr	r3, [r5, #0]
 800f3da:	b103      	cbz	r3, 800f3de <_lseek_r+0x1e>
 800f3dc:	6023      	str	r3, [r4, #0]
 800f3de:	bd38      	pop	{r3, r4, r5, pc}
 800f3e0:	20000564 	.word	0x20000564

0800f3e4 <_read_r>:
 800f3e4:	b538      	push	{r3, r4, r5, lr}
 800f3e6:	4604      	mov	r4, r0
 800f3e8:	4d06      	ldr	r5, [pc, #24]	@ (800f404 <_read_r+0x20>)
 800f3ea:	4608      	mov	r0, r1
 800f3ec:	4611      	mov	r1, r2
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	602a      	str	r2, [r5, #0]
 800f3f2:	461a      	mov	r2, r3
 800f3f4:	f7f3 fe21 	bl	800303a <_read>
 800f3f8:	1c43      	adds	r3, r0, #1
 800f3fa:	d102      	bne.n	800f402 <_read_r+0x1e>
 800f3fc:	682b      	ldr	r3, [r5, #0]
 800f3fe:	b103      	cbz	r3, 800f402 <_read_r+0x1e>
 800f400:	6023      	str	r3, [r4, #0]
 800f402:	bd38      	pop	{r3, r4, r5, pc}
 800f404:	20000564 	.word	0x20000564

0800f408 <_sbrk_r>:
 800f408:	b538      	push	{r3, r4, r5, lr}
 800f40a:	2300      	movs	r3, #0
 800f40c:	4d05      	ldr	r5, [pc, #20]	@ (800f424 <_sbrk_r+0x1c>)
 800f40e:	4604      	mov	r4, r0
 800f410:	4608      	mov	r0, r1
 800f412:	602b      	str	r3, [r5, #0]
 800f414:	f7f3 fe7e 	bl	8003114 <_sbrk>
 800f418:	1c43      	adds	r3, r0, #1
 800f41a:	d102      	bne.n	800f422 <_sbrk_r+0x1a>
 800f41c:	682b      	ldr	r3, [r5, #0]
 800f41e:	b103      	cbz	r3, 800f422 <_sbrk_r+0x1a>
 800f420:	6023      	str	r3, [r4, #0]
 800f422:	bd38      	pop	{r3, r4, r5, pc}
 800f424:	20000564 	.word	0x20000564

0800f428 <_write_r>:
 800f428:	b538      	push	{r3, r4, r5, lr}
 800f42a:	4604      	mov	r4, r0
 800f42c:	4d06      	ldr	r5, [pc, #24]	@ (800f448 <_write_r+0x20>)
 800f42e:	4608      	mov	r0, r1
 800f430:	4611      	mov	r1, r2
 800f432:	2200      	movs	r2, #0
 800f434:	602a      	str	r2, [r5, #0]
 800f436:	461a      	mov	r2, r3
 800f438:	f7f3 fe1c 	bl	8003074 <_write>
 800f43c:	1c43      	adds	r3, r0, #1
 800f43e:	d102      	bne.n	800f446 <_write_r+0x1e>
 800f440:	682b      	ldr	r3, [r5, #0]
 800f442:	b103      	cbz	r3, 800f446 <_write_r+0x1e>
 800f444:	6023      	str	r3, [r4, #0]
 800f446:	bd38      	pop	{r3, r4, r5, pc}
 800f448:	20000564 	.word	0x20000564

0800f44c <_close_r>:
 800f44c:	b538      	push	{r3, r4, r5, lr}
 800f44e:	2300      	movs	r3, #0
 800f450:	4d05      	ldr	r5, [pc, #20]	@ (800f468 <_close_r+0x1c>)
 800f452:	4604      	mov	r4, r0
 800f454:	4608      	mov	r0, r1
 800f456:	602b      	str	r3, [r5, #0]
 800f458:	f7f3 fe28 	bl	80030ac <_close>
 800f45c:	1c43      	adds	r3, r0, #1
 800f45e:	d102      	bne.n	800f466 <_close_r+0x1a>
 800f460:	682b      	ldr	r3, [r5, #0]
 800f462:	b103      	cbz	r3, 800f466 <_close_r+0x1a>
 800f464:	6023      	str	r3, [r4, #0]
 800f466:	bd38      	pop	{r3, r4, r5, pc}
 800f468:	20000564 	.word	0x20000564

0800f46c <__assert_func>:
 800f46c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f46e:	4614      	mov	r4, r2
 800f470:	461a      	mov	r2, r3
 800f472:	4b09      	ldr	r3, [pc, #36]	@ (800f498 <__assert_func+0x2c>)
 800f474:	4605      	mov	r5, r0
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	68d8      	ldr	r0, [r3, #12]
 800f47a:	b14c      	cbz	r4, 800f490 <__assert_func+0x24>
 800f47c:	4b07      	ldr	r3, [pc, #28]	@ (800f49c <__assert_func+0x30>)
 800f47e:	9100      	str	r1, [sp, #0]
 800f480:	4907      	ldr	r1, [pc, #28]	@ (800f4a0 <__assert_func+0x34>)
 800f482:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f486:	462b      	mov	r3, r5
 800f488:	f000 f874 	bl	800f574 <fiprintf>
 800f48c:	f000 f884 	bl	800f598 <abort>
 800f490:	4b04      	ldr	r3, [pc, #16]	@ (800f4a4 <__assert_func+0x38>)
 800f492:	461c      	mov	r4, r3
 800f494:	e7f3      	b.n	800f47e <__assert_func+0x12>
 800f496:	bf00      	nop
 800f498:	2000019c 	.word	0x2000019c
 800f49c:	08010072 	.word	0x08010072
 800f4a0:	0801007f 	.word	0x0801007f
 800f4a4:	080100ad 	.word	0x080100ad

0800f4a8 <_calloc_r>:
 800f4a8:	b570      	push	{r4, r5, r6, lr}
 800f4aa:	fba1 5402 	umull	r5, r4, r1, r2
 800f4ae:	b934      	cbnz	r4, 800f4be <_calloc_r+0x16>
 800f4b0:	4629      	mov	r1, r5
 800f4b2:	f7ff f8ed 	bl	800e690 <_malloc_r>
 800f4b6:	4606      	mov	r6, r0
 800f4b8:	b928      	cbnz	r0, 800f4c6 <_calloc_r+0x1e>
 800f4ba:	4630      	mov	r0, r6
 800f4bc:	bd70      	pop	{r4, r5, r6, pc}
 800f4be:	220c      	movs	r2, #12
 800f4c0:	2600      	movs	r6, #0
 800f4c2:	6002      	str	r2, [r0, #0]
 800f4c4:	e7f9      	b.n	800f4ba <_calloc_r+0x12>
 800f4c6:	462a      	mov	r2, r5
 800f4c8:	4621      	mov	r1, r4
 800f4ca:	f7fd fd55 	bl	800cf78 <memset>
 800f4ce:	e7f4      	b.n	800f4ba <_calloc_r+0x12>

0800f4d0 <_free_r>:
 800f4d0:	b538      	push	{r3, r4, r5, lr}
 800f4d2:	4605      	mov	r5, r0
 800f4d4:	2900      	cmp	r1, #0
 800f4d6:	d041      	beq.n	800f55c <_free_r+0x8c>
 800f4d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f4dc:	1f0c      	subs	r4, r1, #4
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	bfb8      	it	lt
 800f4e2:	18e4      	addlt	r4, r4, r3
 800f4e4:	f7ff fa12 	bl	800e90c <__malloc_lock>
 800f4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800f560 <_free_r+0x90>)
 800f4ea:	6813      	ldr	r3, [r2, #0]
 800f4ec:	b933      	cbnz	r3, 800f4fc <_free_r+0x2c>
 800f4ee:	6063      	str	r3, [r4, #4]
 800f4f0:	6014      	str	r4, [r2, #0]
 800f4f2:	4628      	mov	r0, r5
 800f4f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f4f8:	f7ff ba0e 	b.w	800e918 <__malloc_unlock>
 800f4fc:	42a3      	cmp	r3, r4
 800f4fe:	d908      	bls.n	800f512 <_free_r+0x42>
 800f500:	6820      	ldr	r0, [r4, #0]
 800f502:	1821      	adds	r1, r4, r0
 800f504:	428b      	cmp	r3, r1
 800f506:	bf01      	itttt	eq
 800f508:	6819      	ldreq	r1, [r3, #0]
 800f50a:	685b      	ldreq	r3, [r3, #4]
 800f50c:	1809      	addeq	r1, r1, r0
 800f50e:	6021      	streq	r1, [r4, #0]
 800f510:	e7ed      	b.n	800f4ee <_free_r+0x1e>
 800f512:	461a      	mov	r2, r3
 800f514:	685b      	ldr	r3, [r3, #4]
 800f516:	b10b      	cbz	r3, 800f51c <_free_r+0x4c>
 800f518:	42a3      	cmp	r3, r4
 800f51a:	d9fa      	bls.n	800f512 <_free_r+0x42>
 800f51c:	6811      	ldr	r1, [r2, #0]
 800f51e:	1850      	adds	r0, r2, r1
 800f520:	42a0      	cmp	r0, r4
 800f522:	d10b      	bne.n	800f53c <_free_r+0x6c>
 800f524:	6820      	ldr	r0, [r4, #0]
 800f526:	4401      	add	r1, r0
 800f528:	1850      	adds	r0, r2, r1
 800f52a:	6011      	str	r1, [r2, #0]
 800f52c:	4283      	cmp	r3, r0
 800f52e:	d1e0      	bne.n	800f4f2 <_free_r+0x22>
 800f530:	6818      	ldr	r0, [r3, #0]
 800f532:	685b      	ldr	r3, [r3, #4]
 800f534:	4408      	add	r0, r1
 800f536:	6053      	str	r3, [r2, #4]
 800f538:	6010      	str	r0, [r2, #0]
 800f53a:	e7da      	b.n	800f4f2 <_free_r+0x22>
 800f53c:	d902      	bls.n	800f544 <_free_r+0x74>
 800f53e:	230c      	movs	r3, #12
 800f540:	602b      	str	r3, [r5, #0]
 800f542:	e7d6      	b.n	800f4f2 <_free_r+0x22>
 800f544:	6820      	ldr	r0, [r4, #0]
 800f546:	1821      	adds	r1, r4, r0
 800f548:	428b      	cmp	r3, r1
 800f54a:	bf02      	ittt	eq
 800f54c:	6819      	ldreq	r1, [r3, #0]
 800f54e:	685b      	ldreq	r3, [r3, #4]
 800f550:	1809      	addeq	r1, r1, r0
 800f552:	6063      	str	r3, [r4, #4]
 800f554:	bf08      	it	eq
 800f556:	6021      	streq	r1, [r4, #0]
 800f558:	6054      	str	r4, [r2, #4]
 800f55a:	e7ca      	b.n	800f4f2 <_free_r+0x22>
 800f55c:	bd38      	pop	{r3, r4, r5, pc}
 800f55e:	bf00      	nop
 800f560:	20000560 	.word	0x20000560

0800f564 <_malloc_usable_size_r>:
 800f564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f568:	1f18      	subs	r0, r3, #4
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	bfbc      	itt	lt
 800f56e:	580b      	ldrlt	r3, [r1, r0]
 800f570:	18c0      	addlt	r0, r0, r3
 800f572:	4770      	bx	lr

0800f574 <fiprintf>:
 800f574:	b40e      	push	{r1, r2, r3}
 800f576:	b503      	push	{r0, r1, lr}
 800f578:	ab03      	add	r3, sp, #12
 800f57a:	4601      	mov	r1, r0
 800f57c:	4805      	ldr	r0, [pc, #20]	@ (800f594 <fiprintf+0x20>)
 800f57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f582:	6800      	ldr	r0, [r0, #0]
 800f584:	9301      	str	r3, [sp, #4]
 800f586:	f000 f837 	bl	800f5f8 <_vfiprintf_r>
 800f58a:	b002      	add	sp, #8
 800f58c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f590:	b003      	add	sp, #12
 800f592:	4770      	bx	lr
 800f594:	2000019c 	.word	0x2000019c

0800f598 <abort>:
 800f598:	2006      	movs	r0, #6
 800f59a:	b508      	push	{r3, lr}
 800f59c:	f000 fa62 	bl	800fa64 <raise>
 800f5a0:	2001      	movs	r0, #1
 800f5a2:	f7f3 fd3f 	bl	8003024 <_exit>

0800f5a6 <__sfputc_r>:
 800f5a6:	6893      	ldr	r3, [r2, #8]
 800f5a8:	3b01      	subs	r3, #1
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	b410      	push	{r4}
 800f5ae:	6093      	str	r3, [r2, #8]
 800f5b0:	da08      	bge.n	800f5c4 <__sfputc_r+0x1e>
 800f5b2:	6994      	ldr	r4, [r2, #24]
 800f5b4:	42a3      	cmp	r3, r4
 800f5b6:	db01      	blt.n	800f5bc <__sfputc_r+0x16>
 800f5b8:	290a      	cmp	r1, #10
 800f5ba:	d103      	bne.n	800f5c4 <__sfputc_r+0x1e>
 800f5bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5c0:	f000 b932 	b.w	800f828 <__swbuf_r>
 800f5c4:	6813      	ldr	r3, [r2, #0]
 800f5c6:	1c58      	adds	r0, r3, #1
 800f5c8:	6010      	str	r0, [r2, #0]
 800f5ca:	4608      	mov	r0, r1
 800f5cc:	7019      	strb	r1, [r3, #0]
 800f5ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5d2:	4770      	bx	lr

0800f5d4 <__sfputs_r>:
 800f5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5d6:	4606      	mov	r6, r0
 800f5d8:	460f      	mov	r7, r1
 800f5da:	4614      	mov	r4, r2
 800f5dc:	18d5      	adds	r5, r2, r3
 800f5de:	42ac      	cmp	r4, r5
 800f5e0:	d101      	bne.n	800f5e6 <__sfputs_r+0x12>
 800f5e2:	2000      	movs	r0, #0
 800f5e4:	e007      	b.n	800f5f6 <__sfputs_r+0x22>
 800f5e6:	463a      	mov	r2, r7
 800f5e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5ec:	4630      	mov	r0, r6
 800f5ee:	f7ff ffda 	bl	800f5a6 <__sfputc_r>
 800f5f2:	1c43      	adds	r3, r0, #1
 800f5f4:	d1f3      	bne.n	800f5de <__sfputs_r+0xa>
 800f5f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f5f8 <_vfiprintf_r>:
 800f5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5fc:	460d      	mov	r5, r1
 800f5fe:	b09d      	sub	sp, #116	@ 0x74
 800f600:	4614      	mov	r4, r2
 800f602:	4698      	mov	r8, r3
 800f604:	4606      	mov	r6, r0
 800f606:	b118      	cbz	r0, 800f610 <_vfiprintf_r+0x18>
 800f608:	6a03      	ldr	r3, [r0, #32]
 800f60a:	b90b      	cbnz	r3, 800f610 <_vfiprintf_r+0x18>
 800f60c:	f7fc fdfa 	bl	800c204 <__sinit>
 800f610:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f612:	07d9      	lsls	r1, r3, #31
 800f614:	d405      	bmi.n	800f622 <_vfiprintf_r+0x2a>
 800f616:	89ab      	ldrh	r3, [r5, #12]
 800f618:	059a      	lsls	r2, r3, #22
 800f61a:	d402      	bmi.n	800f622 <_vfiprintf_r+0x2a>
 800f61c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f61e:	f7fd fcf0 	bl	800d002 <__retarget_lock_acquire_recursive>
 800f622:	89ab      	ldrh	r3, [r5, #12]
 800f624:	071b      	lsls	r3, r3, #28
 800f626:	d501      	bpl.n	800f62c <_vfiprintf_r+0x34>
 800f628:	692b      	ldr	r3, [r5, #16]
 800f62a:	b99b      	cbnz	r3, 800f654 <_vfiprintf_r+0x5c>
 800f62c:	4629      	mov	r1, r5
 800f62e:	4630      	mov	r0, r6
 800f630:	f000 f938 	bl	800f8a4 <__swsetup_r>
 800f634:	b170      	cbz	r0, 800f654 <_vfiprintf_r+0x5c>
 800f636:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f638:	07dc      	lsls	r4, r3, #31
 800f63a:	d504      	bpl.n	800f646 <_vfiprintf_r+0x4e>
 800f63c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f640:	b01d      	add	sp, #116	@ 0x74
 800f642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f646:	89ab      	ldrh	r3, [r5, #12]
 800f648:	0598      	lsls	r0, r3, #22
 800f64a:	d4f7      	bmi.n	800f63c <_vfiprintf_r+0x44>
 800f64c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f64e:	f7fd fcd9 	bl	800d004 <__retarget_lock_release_recursive>
 800f652:	e7f3      	b.n	800f63c <_vfiprintf_r+0x44>
 800f654:	2300      	movs	r3, #0
 800f656:	f8cd 800c 	str.w	r8, [sp, #12]
 800f65a:	f04f 0901 	mov.w	r9, #1
 800f65e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800f814 <_vfiprintf_r+0x21c>
 800f662:	9309      	str	r3, [sp, #36]	@ 0x24
 800f664:	2320      	movs	r3, #32
 800f666:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f66a:	2330      	movs	r3, #48	@ 0x30
 800f66c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f670:	4623      	mov	r3, r4
 800f672:	469a      	mov	sl, r3
 800f674:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f678:	b10a      	cbz	r2, 800f67e <_vfiprintf_r+0x86>
 800f67a:	2a25      	cmp	r2, #37	@ 0x25
 800f67c:	d1f9      	bne.n	800f672 <_vfiprintf_r+0x7a>
 800f67e:	ebba 0b04 	subs.w	fp, sl, r4
 800f682:	d00b      	beq.n	800f69c <_vfiprintf_r+0xa4>
 800f684:	465b      	mov	r3, fp
 800f686:	4622      	mov	r2, r4
 800f688:	4629      	mov	r1, r5
 800f68a:	4630      	mov	r0, r6
 800f68c:	f7ff ffa2 	bl	800f5d4 <__sfputs_r>
 800f690:	3001      	adds	r0, #1
 800f692:	f000 80a7 	beq.w	800f7e4 <_vfiprintf_r+0x1ec>
 800f696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f698:	445a      	add	r2, fp
 800f69a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f69c:	f89a 3000 	ldrb.w	r3, [sl]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	f000 809f 	beq.w	800f7e4 <_vfiprintf_r+0x1ec>
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f6ac:	f10a 0a01 	add.w	sl, sl, #1
 800f6b0:	9304      	str	r3, [sp, #16]
 800f6b2:	9307      	str	r3, [sp, #28]
 800f6b4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f6b8:	931a      	str	r3, [sp, #104]	@ 0x68
 800f6ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6be:	4654      	mov	r4, sl
 800f6c0:	2205      	movs	r2, #5
 800f6c2:	4854      	ldr	r0, [pc, #336]	@ (800f814 <_vfiprintf_r+0x21c>)
 800f6c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6c8:	f7fd fca2 	bl	800d010 <memchr>
 800f6cc:	9a04      	ldr	r2, [sp, #16]
 800f6ce:	b9d8      	cbnz	r0, 800f708 <_vfiprintf_r+0x110>
 800f6d0:	06d1      	lsls	r1, r2, #27
 800f6d2:	bf44      	itt	mi
 800f6d4:	2320      	movmi	r3, #32
 800f6d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f6da:	0713      	lsls	r3, r2, #28
 800f6dc:	bf44      	itt	mi
 800f6de:	232b      	movmi	r3, #43	@ 0x2b
 800f6e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f6e4:	f89a 3000 	ldrb.w	r3, [sl]
 800f6e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f6ea:	d015      	beq.n	800f718 <_vfiprintf_r+0x120>
 800f6ec:	9a07      	ldr	r2, [sp, #28]
 800f6ee:	4654      	mov	r4, sl
 800f6f0:	2000      	movs	r0, #0
 800f6f2:	f04f 0c0a 	mov.w	ip, #10
 800f6f6:	4621      	mov	r1, r4
 800f6f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6fc:	3b30      	subs	r3, #48	@ 0x30
 800f6fe:	2b09      	cmp	r3, #9
 800f700:	d94b      	bls.n	800f79a <_vfiprintf_r+0x1a2>
 800f702:	b1b0      	cbz	r0, 800f732 <_vfiprintf_r+0x13a>
 800f704:	9207      	str	r2, [sp, #28]
 800f706:	e014      	b.n	800f732 <_vfiprintf_r+0x13a>
 800f708:	eba0 0308 	sub.w	r3, r0, r8
 800f70c:	46a2      	mov	sl, r4
 800f70e:	fa09 f303 	lsl.w	r3, r9, r3
 800f712:	4313      	orrs	r3, r2
 800f714:	9304      	str	r3, [sp, #16]
 800f716:	e7d2      	b.n	800f6be <_vfiprintf_r+0xc6>
 800f718:	9b03      	ldr	r3, [sp, #12]
 800f71a:	1d19      	adds	r1, r3, #4
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	9103      	str	r1, [sp, #12]
 800f722:	bfbb      	ittet	lt
 800f724:	425b      	neglt	r3, r3
 800f726:	f042 0202 	orrlt.w	r2, r2, #2
 800f72a:	9307      	strge	r3, [sp, #28]
 800f72c:	9307      	strlt	r3, [sp, #28]
 800f72e:	bfb8      	it	lt
 800f730:	9204      	strlt	r2, [sp, #16]
 800f732:	7823      	ldrb	r3, [r4, #0]
 800f734:	2b2e      	cmp	r3, #46	@ 0x2e
 800f736:	d10a      	bne.n	800f74e <_vfiprintf_r+0x156>
 800f738:	7863      	ldrb	r3, [r4, #1]
 800f73a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f73c:	d132      	bne.n	800f7a4 <_vfiprintf_r+0x1ac>
 800f73e:	9b03      	ldr	r3, [sp, #12]
 800f740:	3402      	adds	r4, #2
 800f742:	1d1a      	adds	r2, r3, #4
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f74a:	9203      	str	r2, [sp, #12]
 800f74c:	9305      	str	r3, [sp, #20]
 800f74e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f824 <_vfiprintf_r+0x22c>
 800f752:	2203      	movs	r2, #3
 800f754:	7821      	ldrb	r1, [r4, #0]
 800f756:	4650      	mov	r0, sl
 800f758:	f7fd fc5a 	bl	800d010 <memchr>
 800f75c:	b138      	cbz	r0, 800f76e <_vfiprintf_r+0x176>
 800f75e:	eba0 000a 	sub.w	r0, r0, sl
 800f762:	2240      	movs	r2, #64	@ 0x40
 800f764:	9b04      	ldr	r3, [sp, #16]
 800f766:	3401      	adds	r4, #1
 800f768:	4082      	lsls	r2, r0
 800f76a:	4313      	orrs	r3, r2
 800f76c:	9304      	str	r3, [sp, #16]
 800f76e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f772:	2206      	movs	r2, #6
 800f774:	4828      	ldr	r0, [pc, #160]	@ (800f818 <_vfiprintf_r+0x220>)
 800f776:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f77a:	f7fd fc49 	bl	800d010 <memchr>
 800f77e:	2800      	cmp	r0, #0
 800f780:	d03f      	beq.n	800f802 <_vfiprintf_r+0x20a>
 800f782:	4b26      	ldr	r3, [pc, #152]	@ (800f81c <_vfiprintf_r+0x224>)
 800f784:	bb1b      	cbnz	r3, 800f7ce <_vfiprintf_r+0x1d6>
 800f786:	9b03      	ldr	r3, [sp, #12]
 800f788:	3307      	adds	r3, #7
 800f78a:	f023 0307 	bic.w	r3, r3, #7
 800f78e:	3308      	adds	r3, #8
 800f790:	9303      	str	r3, [sp, #12]
 800f792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f794:	443b      	add	r3, r7
 800f796:	9309      	str	r3, [sp, #36]	@ 0x24
 800f798:	e76a      	b.n	800f670 <_vfiprintf_r+0x78>
 800f79a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f79e:	460c      	mov	r4, r1
 800f7a0:	2001      	movs	r0, #1
 800f7a2:	e7a8      	b.n	800f6f6 <_vfiprintf_r+0xfe>
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	3401      	adds	r4, #1
 800f7a8:	f04f 0c0a 	mov.w	ip, #10
 800f7ac:	4619      	mov	r1, r3
 800f7ae:	9305      	str	r3, [sp, #20]
 800f7b0:	4620      	mov	r0, r4
 800f7b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7b6:	3a30      	subs	r2, #48	@ 0x30
 800f7b8:	2a09      	cmp	r2, #9
 800f7ba:	d903      	bls.n	800f7c4 <_vfiprintf_r+0x1cc>
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d0c6      	beq.n	800f74e <_vfiprintf_r+0x156>
 800f7c0:	9105      	str	r1, [sp, #20]
 800f7c2:	e7c4      	b.n	800f74e <_vfiprintf_r+0x156>
 800f7c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7c8:	4604      	mov	r4, r0
 800f7ca:	2301      	movs	r3, #1
 800f7cc:	e7f0      	b.n	800f7b0 <_vfiprintf_r+0x1b8>
 800f7ce:	ab03      	add	r3, sp, #12
 800f7d0:	462a      	mov	r2, r5
 800f7d2:	a904      	add	r1, sp, #16
 800f7d4:	4630      	mov	r0, r6
 800f7d6:	9300      	str	r3, [sp, #0]
 800f7d8:	4b11      	ldr	r3, [pc, #68]	@ (800f820 <_vfiprintf_r+0x228>)
 800f7da:	f7fb fe67 	bl	800b4ac <_printf_float>
 800f7de:	4607      	mov	r7, r0
 800f7e0:	1c78      	adds	r0, r7, #1
 800f7e2:	d1d6      	bne.n	800f792 <_vfiprintf_r+0x19a>
 800f7e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f7e6:	07d9      	lsls	r1, r3, #31
 800f7e8:	d405      	bmi.n	800f7f6 <_vfiprintf_r+0x1fe>
 800f7ea:	89ab      	ldrh	r3, [r5, #12]
 800f7ec:	059a      	lsls	r2, r3, #22
 800f7ee:	d402      	bmi.n	800f7f6 <_vfiprintf_r+0x1fe>
 800f7f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7f2:	f7fd fc07 	bl	800d004 <__retarget_lock_release_recursive>
 800f7f6:	89ab      	ldrh	r3, [r5, #12]
 800f7f8:	065b      	lsls	r3, r3, #25
 800f7fa:	f53f af1f 	bmi.w	800f63c <_vfiprintf_r+0x44>
 800f7fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f800:	e71e      	b.n	800f640 <_vfiprintf_r+0x48>
 800f802:	ab03      	add	r3, sp, #12
 800f804:	462a      	mov	r2, r5
 800f806:	a904      	add	r1, sp, #16
 800f808:	4630      	mov	r0, r6
 800f80a:	9300      	str	r3, [sp, #0]
 800f80c:	4b04      	ldr	r3, [pc, #16]	@ (800f820 <_vfiprintf_r+0x228>)
 800f80e:	f7fc f8e9 	bl	800b9e4 <_printf_i>
 800f812:	e7e4      	b.n	800f7de <_vfiprintf_r+0x1e6>
 800f814:	08010008 	.word	0x08010008
 800f818:	08010012 	.word	0x08010012
 800f81c:	0800b4ad 	.word	0x0800b4ad
 800f820:	0800f5d5 	.word	0x0800f5d5
 800f824:	0801000e 	.word	0x0801000e

0800f828 <__swbuf_r>:
 800f828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f82a:	460e      	mov	r6, r1
 800f82c:	4614      	mov	r4, r2
 800f82e:	4605      	mov	r5, r0
 800f830:	b118      	cbz	r0, 800f83a <__swbuf_r+0x12>
 800f832:	6a03      	ldr	r3, [r0, #32]
 800f834:	b90b      	cbnz	r3, 800f83a <__swbuf_r+0x12>
 800f836:	f7fc fce5 	bl	800c204 <__sinit>
 800f83a:	69a3      	ldr	r3, [r4, #24]
 800f83c:	60a3      	str	r3, [r4, #8]
 800f83e:	89a3      	ldrh	r3, [r4, #12]
 800f840:	071a      	lsls	r2, r3, #28
 800f842:	d501      	bpl.n	800f848 <__swbuf_r+0x20>
 800f844:	6923      	ldr	r3, [r4, #16]
 800f846:	b943      	cbnz	r3, 800f85a <__swbuf_r+0x32>
 800f848:	4621      	mov	r1, r4
 800f84a:	4628      	mov	r0, r5
 800f84c:	f000 f82a 	bl	800f8a4 <__swsetup_r>
 800f850:	b118      	cbz	r0, 800f85a <__swbuf_r+0x32>
 800f852:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800f856:	4638      	mov	r0, r7
 800f858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f85a:	6823      	ldr	r3, [r4, #0]
 800f85c:	b2f6      	uxtb	r6, r6
 800f85e:	6922      	ldr	r2, [r4, #16]
 800f860:	4637      	mov	r7, r6
 800f862:	1a98      	subs	r0, r3, r2
 800f864:	6963      	ldr	r3, [r4, #20]
 800f866:	4283      	cmp	r3, r0
 800f868:	dc05      	bgt.n	800f876 <__swbuf_r+0x4e>
 800f86a:	4621      	mov	r1, r4
 800f86c:	4628      	mov	r0, r5
 800f86e:	f7ff f825 	bl	800e8bc <_fflush_r>
 800f872:	2800      	cmp	r0, #0
 800f874:	d1ed      	bne.n	800f852 <__swbuf_r+0x2a>
 800f876:	68a3      	ldr	r3, [r4, #8]
 800f878:	3b01      	subs	r3, #1
 800f87a:	60a3      	str	r3, [r4, #8]
 800f87c:	6823      	ldr	r3, [r4, #0]
 800f87e:	1c5a      	adds	r2, r3, #1
 800f880:	6022      	str	r2, [r4, #0]
 800f882:	701e      	strb	r6, [r3, #0]
 800f884:	1c43      	adds	r3, r0, #1
 800f886:	6962      	ldr	r2, [r4, #20]
 800f888:	429a      	cmp	r2, r3
 800f88a:	d004      	beq.n	800f896 <__swbuf_r+0x6e>
 800f88c:	89a3      	ldrh	r3, [r4, #12]
 800f88e:	07db      	lsls	r3, r3, #31
 800f890:	d5e1      	bpl.n	800f856 <__swbuf_r+0x2e>
 800f892:	2e0a      	cmp	r6, #10
 800f894:	d1df      	bne.n	800f856 <__swbuf_r+0x2e>
 800f896:	4621      	mov	r1, r4
 800f898:	4628      	mov	r0, r5
 800f89a:	f7ff f80f 	bl	800e8bc <_fflush_r>
 800f89e:	2800      	cmp	r0, #0
 800f8a0:	d0d9      	beq.n	800f856 <__swbuf_r+0x2e>
 800f8a2:	e7d6      	b.n	800f852 <__swbuf_r+0x2a>

0800f8a4 <__swsetup_r>:
 800f8a4:	b538      	push	{r3, r4, r5, lr}
 800f8a6:	4b29      	ldr	r3, [pc, #164]	@ (800f94c <__swsetup_r+0xa8>)
 800f8a8:	4605      	mov	r5, r0
 800f8aa:	460c      	mov	r4, r1
 800f8ac:	6818      	ldr	r0, [r3, #0]
 800f8ae:	b118      	cbz	r0, 800f8b8 <__swsetup_r+0x14>
 800f8b0:	6a03      	ldr	r3, [r0, #32]
 800f8b2:	b90b      	cbnz	r3, 800f8b8 <__swsetup_r+0x14>
 800f8b4:	f7fc fca6 	bl	800c204 <__sinit>
 800f8b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8bc:	0719      	lsls	r1, r3, #28
 800f8be:	d422      	bmi.n	800f906 <__swsetup_r+0x62>
 800f8c0:	06da      	lsls	r2, r3, #27
 800f8c2:	d407      	bmi.n	800f8d4 <__swsetup_r+0x30>
 800f8c4:	2209      	movs	r2, #9
 800f8c6:	602a      	str	r2, [r5, #0]
 800f8c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f8d0:	81a3      	strh	r3, [r4, #12]
 800f8d2:	e033      	b.n	800f93c <__swsetup_r+0x98>
 800f8d4:	0758      	lsls	r0, r3, #29
 800f8d6:	d512      	bpl.n	800f8fe <__swsetup_r+0x5a>
 800f8d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f8da:	b141      	cbz	r1, 800f8ee <__swsetup_r+0x4a>
 800f8dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f8e0:	4299      	cmp	r1, r3
 800f8e2:	d002      	beq.n	800f8ea <__swsetup_r+0x46>
 800f8e4:	4628      	mov	r0, r5
 800f8e6:	f7ff fdf3 	bl	800f4d0 <_free_r>
 800f8ea:	2300      	movs	r3, #0
 800f8ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800f8ee:	89a3      	ldrh	r3, [r4, #12]
 800f8f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f8f4:	81a3      	strh	r3, [r4, #12]
 800f8f6:	2300      	movs	r3, #0
 800f8f8:	6063      	str	r3, [r4, #4]
 800f8fa:	6923      	ldr	r3, [r4, #16]
 800f8fc:	6023      	str	r3, [r4, #0]
 800f8fe:	89a3      	ldrh	r3, [r4, #12]
 800f900:	f043 0308 	orr.w	r3, r3, #8
 800f904:	81a3      	strh	r3, [r4, #12]
 800f906:	6923      	ldr	r3, [r4, #16]
 800f908:	b94b      	cbnz	r3, 800f91e <__swsetup_r+0x7a>
 800f90a:	89a3      	ldrh	r3, [r4, #12]
 800f90c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f914:	d003      	beq.n	800f91e <__swsetup_r+0x7a>
 800f916:	4621      	mov	r1, r4
 800f918:	4628      	mov	r0, r5
 800f91a:	f000 f83e 	bl	800f99a <__smakebuf_r>
 800f91e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f922:	f013 0201 	ands.w	r2, r3, #1
 800f926:	d00a      	beq.n	800f93e <__swsetup_r+0x9a>
 800f928:	2200      	movs	r2, #0
 800f92a:	60a2      	str	r2, [r4, #8]
 800f92c:	6962      	ldr	r2, [r4, #20]
 800f92e:	4252      	negs	r2, r2
 800f930:	61a2      	str	r2, [r4, #24]
 800f932:	6922      	ldr	r2, [r4, #16]
 800f934:	b942      	cbnz	r2, 800f948 <__swsetup_r+0xa4>
 800f936:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f93a:	d1c5      	bne.n	800f8c8 <__swsetup_r+0x24>
 800f93c:	bd38      	pop	{r3, r4, r5, pc}
 800f93e:	0799      	lsls	r1, r3, #30
 800f940:	bf58      	it	pl
 800f942:	6962      	ldrpl	r2, [r4, #20]
 800f944:	60a2      	str	r2, [r4, #8]
 800f946:	e7f4      	b.n	800f932 <__swsetup_r+0x8e>
 800f948:	2000      	movs	r0, #0
 800f94a:	e7f7      	b.n	800f93c <__swsetup_r+0x98>
 800f94c:	2000019c 	.word	0x2000019c

0800f950 <__swhatbuf_r>:
 800f950:	b570      	push	{r4, r5, r6, lr}
 800f952:	460c      	mov	r4, r1
 800f954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f958:	b096      	sub	sp, #88	@ 0x58
 800f95a:	4615      	mov	r5, r2
 800f95c:	2900      	cmp	r1, #0
 800f95e:	461e      	mov	r6, r3
 800f960:	da0c      	bge.n	800f97c <__swhatbuf_r+0x2c>
 800f962:	89a3      	ldrh	r3, [r4, #12]
 800f964:	2100      	movs	r1, #0
 800f966:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f96a:	bf14      	ite	ne
 800f96c:	2340      	movne	r3, #64	@ 0x40
 800f96e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f972:	2000      	movs	r0, #0
 800f974:	6031      	str	r1, [r6, #0]
 800f976:	602b      	str	r3, [r5, #0]
 800f978:	b016      	add	sp, #88	@ 0x58
 800f97a:	bd70      	pop	{r4, r5, r6, pc}
 800f97c:	466a      	mov	r2, sp
 800f97e:	f000 f89d 	bl	800fabc <_fstat_r>
 800f982:	2800      	cmp	r0, #0
 800f984:	dbed      	blt.n	800f962 <__swhatbuf_r+0x12>
 800f986:	9901      	ldr	r1, [sp, #4]
 800f988:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f98c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f990:	4259      	negs	r1, r3
 800f992:	4159      	adcs	r1, r3
 800f994:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f998:	e7eb      	b.n	800f972 <__swhatbuf_r+0x22>

0800f99a <__smakebuf_r>:
 800f99a:	898b      	ldrh	r3, [r1, #12]
 800f99c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f99e:	079d      	lsls	r5, r3, #30
 800f9a0:	4606      	mov	r6, r0
 800f9a2:	460c      	mov	r4, r1
 800f9a4:	d507      	bpl.n	800f9b6 <__smakebuf_r+0x1c>
 800f9a6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f9aa:	6023      	str	r3, [r4, #0]
 800f9ac:	6123      	str	r3, [r4, #16]
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	6163      	str	r3, [r4, #20]
 800f9b2:	b003      	add	sp, #12
 800f9b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9b6:	ab01      	add	r3, sp, #4
 800f9b8:	466a      	mov	r2, sp
 800f9ba:	f7ff ffc9 	bl	800f950 <__swhatbuf_r>
 800f9be:	9f00      	ldr	r7, [sp, #0]
 800f9c0:	4605      	mov	r5, r0
 800f9c2:	4630      	mov	r0, r6
 800f9c4:	4639      	mov	r1, r7
 800f9c6:	f7fe fe63 	bl	800e690 <_malloc_r>
 800f9ca:	b948      	cbnz	r0, 800f9e0 <__smakebuf_r+0x46>
 800f9cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9d0:	059a      	lsls	r2, r3, #22
 800f9d2:	d4ee      	bmi.n	800f9b2 <__smakebuf_r+0x18>
 800f9d4:	f023 0303 	bic.w	r3, r3, #3
 800f9d8:	f043 0302 	orr.w	r3, r3, #2
 800f9dc:	81a3      	strh	r3, [r4, #12]
 800f9de:	e7e2      	b.n	800f9a6 <__smakebuf_r+0xc>
 800f9e0:	89a3      	ldrh	r3, [r4, #12]
 800f9e2:	6020      	str	r0, [r4, #0]
 800f9e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f9e8:	81a3      	strh	r3, [r4, #12]
 800f9ea:	9b01      	ldr	r3, [sp, #4]
 800f9ec:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f9f0:	b15b      	cbz	r3, 800fa0a <__smakebuf_r+0x70>
 800f9f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f9f6:	4630      	mov	r0, r6
 800f9f8:	f000 f83c 	bl	800fa74 <_isatty_r>
 800f9fc:	b128      	cbz	r0, 800fa0a <__smakebuf_r+0x70>
 800f9fe:	89a3      	ldrh	r3, [r4, #12]
 800fa00:	f023 0303 	bic.w	r3, r3, #3
 800fa04:	f043 0301 	orr.w	r3, r3, #1
 800fa08:	81a3      	strh	r3, [r4, #12]
 800fa0a:	89a3      	ldrh	r3, [r4, #12]
 800fa0c:	431d      	orrs	r5, r3
 800fa0e:	81a5      	strh	r5, [r4, #12]
 800fa10:	e7cf      	b.n	800f9b2 <__smakebuf_r+0x18>

0800fa12 <_raise_r>:
 800fa12:	291f      	cmp	r1, #31
 800fa14:	b538      	push	{r3, r4, r5, lr}
 800fa16:	4605      	mov	r5, r0
 800fa18:	460c      	mov	r4, r1
 800fa1a:	d904      	bls.n	800fa26 <_raise_r+0x14>
 800fa1c:	2316      	movs	r3, #22
 800fa1e:	6003      	str	r3, [r0, #0]
 800fa20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fa24:	bd38      	pop	{r3, r4, r5, pc}
 800fa26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fa28:	b112      	cbz	r2, 800fa30 <_raise_r+0x1e>
 800fa2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fa2e:	b94b      	cbnz	r3, 800fa44 <_raise_r+0x32>
 800fa30:	4628      	mov	r0, r5
 800fa32:	f000 f841 	bl	800fab8 <_getpid_r>
 800fa36:	4622      	mov	r2, r4
 800fa38:	4601      	mov	r1, r0
 800fa3a:	4628      	mov	r0, r5
 800fa3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fa40:	f000 b828 	b.w	800fa94 <_kill_r>
 800fa44:	2b01      	cmp	r3, #1
 800fa46:	d00a      	beq.n	800fa5e <_raise_r+0x4c>
 800fa48:	1c59      	adds	r1, r3, #1
 800fa4a:	d103      	bne.n	800fa54 <_raise_r+0x42>
 800fa4c:	2316      	movs	r3, #22
 800fa4e:	6003      	str	r3, [r0, #0]
 800fa50:	2001      	movs	r0, #1
 800fa52:	e7e7      	b.n	800fa24 <_raise_r+0x12>
 800fa54:	2100      	movs	r1, #0
 800fa56:	4620      	mov	r0, r4
 800fa58:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fa5c:	4798      	blx	r3
 800fa5e:	2000      	movs	r0, #0
 800fa60:	e7e0      	b.n	800fa24 <_raise_r+0x12>
	...

0800fa64 <raise>:
 800fa64:	4b02      	ldr	r3, [pc, #8]	@ (800fa70 <raise+0xc>)
 800fa66:	4601      	mov	r1, r0
 800fa68:	6818      	ldr	r0, [r3, #0]
 800fa6a:	f7ff bfd2 	b.w	800fa12 <_raise_r>
 800fa6e:	bf00      	nop
 800fa70:	2000019c 	.word	0x2000019c

0800fa74 <_isatty_r>:
 800fa74:	b538      	push	{r3, r4, r5, lr}
 800fa76:	2300      	movs	r3, #0
 800fa78:	4d05      	ldr	r5, [pc, #20]	@ (800fa90 <_isatty_r+0x1c>)
 800fa7a:	4604      	mov	r4, r0
 800fa7c:	4608      	mov	r0, r1
 800fa7e:	602b      	str	r3, [r5, #0]
 800fa80:	f7f3 fb30 	bl	80030e4 <_isatty>
 800fa84:	1c43      	adds	r3, r0, #1
 800fa86:	d102      	bne.n	800fa8e <_isatty_r+0x1a>
 800fa88:	682b      	ldr	r3, [r5, #0]
 800fa8a:	b103      	cbz	r3, 800fa8e <_isatty_r+0x1a>
 800fa8c:	6023      	str	r3, [r4, #0]
 800fa8e:	bd38      	pop	{r3, r4, r5, pc}
 800fa90:	20000564 	.word	0x20000564

0800fa94 <_kill_r>:
 800fa94:	b538      	push	{r3, r4, r5, lr}
 800fa96:	2300      	movs	r3, #0
 800fa98:	4d06      	ldr	r5, [pc, #24]	@ (800fab4 <_kill_r+0x20>)
 800fa9a:	4604      	mov	r4, r0
 800fa9c:	4608      	mov	r0, r1
 800fa9e:	4611      	mov	r1, r2
 800faa0:	602b      	str	r3, [r5, #0]
 800faa2:	f7f3 faaf 	bl	8003004 <_kill>
 800faa6:	1c43      	adds	r3, r0, #1
 800faa8:	d102      	bne.n	800fab0 <_kill_r+0x1c>
 800faaa:	682b      	ldr	r3, [r5, #0]
 800faac:	b103      	cbz	r3, 800fab0 <_kill_r+0x1c>
 800faae:	6023      	str	r3, [r4, #0]
 800fab0:	bd38      	pop	{r3, r4, r5, pc}
 800fab2:	bf00      	nop
 800fab4:	20000564 	.word	0x20000564

0800fab8 <_getpid_r>:
 800fab8:	f7f3 ba9c 	b.w	8002ff4 <_getpid>

0800fabc <_fstat_r>:
 800fabc:	b538      	push	{r3, r4, r5, lr}
 800fabe:	2300      	movs	r3, #0
 800fac0:	4d06      	ldr	r5, [pc, #24]	@ (800fadc <_fstat_r+0x20>)
 800fac2:	4604      	mov	r4, r0
 800fac4:	4608      	mov	r0, r1
 800fac6:	4611      	mov	r1, r2
 800fac8:	602b      	str	r3, [r5, #0]
 800faca:	f7f3 fafb 	bl	80030c4 <_fstat>
 800face:	1c43      	adds	r3, r0, #1
 800fad0:	d102      	bne.n	800fad8 <_fstat_r+0x1c>
 800fad2:	682b      	ldr	r3, [r5, #0]
 800fad4:	b103      	cbz	r3, 800fad8 <_fstat_r+0x1c>
 800fad6:	6023      	str	r3, [r4, #0]
 800fad8:	bd38      	pop	{r3, r4, r5, pc}
 800fada:	bf00      	nop
 800fadc:	20000564 	.word	0x20000564

0800fae0 <_init>:
 800fae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fae2:	bf00      	nop
 800fae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fae6:	bc08      	pop	{r3}
 800fae8:	469e      	mov	lr, r3
 800faea:	4770      	bx	lr

0800faec <_fini>:
 800faec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faee:	bf00      	nop
 800faf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800faf2:	bc08      	pop	{r3}
 800faf4:	469e      	mov	lr, r3
 800faf6:	4770      	bx	lr
