<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: failing sequence with local variables
rc: 10 (means success: 0)
should_fail_because: pipeline increments value by 4 but sequence expects incrementation by 3
tags: 16.10
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-16/16.10--sequence-local-var-fail.sv.html" target="file-frame">tests/chapter-16/16.10--sequence-local-var-fail.sv</a>
defines: 
time_elapsed: 2.572s
ram usage: 50376 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpp07srhrx/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../tests/chapter-16/16.10--sequence-local-var-fail.sv.html" target="file-frame">tests/chapter-16/16.10--sequence-local-var-fail.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.10--sequence-local-var-fail.sv.html#l-9" target="file-frame">tests/chapter-16/16.10--sequence-local-var-fail.sv:9</a>: No timescale set for &#34;clk_gen&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.10--sequence-local-var-fail.sv.html#l-38" target="file-frame">tests/chapter-16/16.10--sequence-local-var-fail.sv:38</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.10--sequence-local-var-fail.sv.html#l-9" target="file-frame">tests/chapter-16/16.10--sequence-local-var-fail.sv:9</a>: Compile module &#34;work@clk_gen&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.10--sequence-local-var-fail.sv.html#l-38" target="file-frame">tests/chapter-16/16.10--sequence-local-var-fail.sv:38</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.10--sequence-local-var-fail.sv.html#l-38" target="file-frame">tests/chapter-16/16.10--sequence-local-var-fail.sv:38</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_clk_gen of type 32 (module) @ 9
Object:  of type 24 (initial) @ 0
Object: work_clk_gen of type 4 (begin) @ 20
Object:  of type 3 (assignment) @ 21
Object:  of type 7 (constant) @ 21
Object: data_reg_0 of type 608 (ref_obj) @ 21
Object:  of type 3 (assignment) @ 22
Object:  of type 7 (constant) @ 22
Object: data_reg_1 of type 608 (ref_obj) @ 22
Object:  of type 3 (assignment) @ 23
Object:  of type 7 (constant) @ 23
Object: data_reg_2 of type 608 (ref_obj) @ 23
Object:  of type 3 (assignment) @ 24
Object:  of type 7 (constant) @ 24
Object: out of type 608 (ref_obj) @ 24
Object:  of type 1 (always) @ 27
Object:  of type 39 (operation) @ 27
Object: clk of type 608 (ref_obj) @ 27
Object: work_clk_gen of type 4 (begin) @ 27
Object:  of type 22 (if_stmt) @ 28
Object: valid of type 608 (ref_obj) @ 28
Object: work_clk_gen of type 4 (begin) @ 28
Object:  of type 3 (assignment) @ 29
Object:  of type 39 (operation) @ 29
Object: in of type 608 (ref_obj) @ 29
Object:  of type 7 (constant) @ 29
Object: data_reg_0 of type 608 (ref_obj) @ 29
Object:  of type 3 (assignment) @ 30
Object:  of type 39 (operation) @ 30
Object: data_reg_0 of type 608 (ref_obj) @ 30
Object:  of type 7 (constant) @ 30
Object: data_reg_1 of type 608 (ref_obj) @ 30
Object:  of type 3 (assignment) @ 31
Object:  of type 39 (operation) @ 31
Object: data_reg_1 of type 608 (ref_obj) @ 31
Object:  of type 7 (constant) @ 31
Object: data_reg_2 of type 608 (ref_obj) @ 31
Object:  of type 3 (assignment) @ 32
Object:  of type 39 (operation) @ 32
Object: data_reg_2 of type 608 (ref_obj) @ 32
Object:  of type 7 (constant) @ 32
Object: out of type 608 (ref_obj) @ 32
Object: work_top of type 32 (module) @ 38
Object:  of type 8 (cont_assign) @ 61
Object: cycle of type 608 (ref_obj) @ 61
Object: in of type 608 (ref_obj) @ 61
Object:  of type 24 (initial) @ 0
Object: work_top of type 4 (begin) @ 48
Object:  of type 3 (assignment) @ 49
Object:  of type 7 (constant) @ 49
Object: cycle of type 608 (ref_obj) @ 49
Object:  of type 3 (assignment) @ 50
Object:  of type 7 (constant) @ 50
Object: clk of type 608 (ref_obj) @ 50
Object:  of type 3 (assignment) @ 51
Object:  of type 7 (constant) @ 51
Object: valid of type 608 (ref_obj) @ 51
Object:  of type 1 (always) @ 63
Object:  of type 39 (operation) @ 63
Object: clk of type 608 (ref_obj) @ 63
Object:  of type 3 (assignment) @ 64
Object:  of type 39 (operation) @ 64
Object: cycle of type 608 (ref_obj) @ 64
Object:  of type 7 (constant) @ 64
Object: cycle of type 608 (ref_obj) @ 64
Object:  of type 24 (initial) @ 0
Object: work_top of type 4 (begin) @ 66
Object:  of type 17 (forever_stmt) @ 67
%Error: 	! Unhandled type: 17
Object:  of type 24 (initial) @ 0
Object:  of type 11 (delay_control) @ 72
%Error: 	! Unhandled type: 11
Object: builtin of type 600 (package) @ 0
Object: work_top of type 32 (module) @ 38
Object: dut of type 32 (module) @ 46
Object: valid of type 44 (port) @ 10
Object: clk of type 44 (port) @ 11
Object: out of type 44 (port) @ 12
Object:  of type 115 (range) @ 12
Object:  of type 7 (constant) @ 12
Object:  of type 7 (constant) @ 12
Object: in of type 44 (port) @ 13
Object:  of type 115 (range) @ 13
Object:  of type 7 (constant) @ 13
Object:  of type 7 (constant) @ 13
Object: valid of type 36 (logic_net) @ 10
Object: clk of type 36 (logic_net) @ 11
Object: out of type 36 (logic_net) @ 12
Object:  of type 115 (range) @ 12
Object:  of type 7 (constant) @ 12
Object:  of type 7 (constant) @ 12
Object: in of type 36 (logic_net) @ 13
Object: data_reg_0 of type 36 (logic_net) @ 16
Object:  of type 115 (range) @ 16
Object:  of type 7 (constant) @ 16
Object:  of type 7 (constant) @ 16
Object: data_reg_1 of type 36 (logic_net) @ 17
Object:  of type 115 (range) @ 17
Object:  of type 7 (constant) @ 17
Object:  of type 7 (constant) @ 17
Object: data_reg_2 of type 36 (logic_net) @ 18
Object:  of type 115 (range) @ 18
Object:  of type 7 (constant) @ 18
Object:  of type 7 (constant) @ 18
Object: valid of type 608 (ref_obj) @ 46
Object: clk of type 608 (ref_obj) @ 46
Object: out of type 608 (ref_obj) @ 46
Object: in of type 608 (ref_obj) @ 46
Object: cycle of type 36 (logic_net) @ 40
-Info: 	! Unhandled net type: 0
Object: valid of type 36 (logic_net) @ 41
Object: clk of type 36 (logic_net) @ 42
Object: out of type 36 (logic_net) @ 43
Object:  of type 115 (range) @ 43
Object:  of type 7 (constant) @ 43
Object:  of type 7 (constant) @ 43
Object: in of type 36 (logic_net) @ 44
Object:  of type 115 (range) @ 44
Object:  of type 7 (constant) @ 44
Object:  of type 7 (constant) @ 44
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>