============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.17-s066_1
  Generated on:           Apr 29 2025  12:20:52 am
  Module:                 Top_PipelinedCipher
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3 ps) Setup Check with Pin U_SUB/ROM[15].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[15].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[15].ROM/g10134/z               (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[15].ROM/g10087/z               (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[15].ROM/g9883/z                (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[15].ROM/g9596/z                (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[15].ROM/g9477/z                (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[15].ROM/g9310/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[15].ROM/g9212/z                (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[15].ROM/g9191/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[15].ROM/g9164/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[15].ROM/g9128/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[15].ROM/g9114/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[15].ROM/g9102/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[15].ROM/dout_reg[4]/d          -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (3 ps) Setup Check with Pin U_SUB/ROM[14].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[14].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[14].ROM/g10134/z               (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[14].ROM/g10087/z               (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[14].ROM/g9883/z                (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[14].ROM/g9596/z                (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[14].ROM/g9477/z                (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[14].ROM/g9310/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[14].ROM/g9212/z                (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[14].ROM/g9191/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[14].ROM/g9164/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[14].ROM/g9128/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[14].ROM/g9114/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[14].ROM/g9102/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[14].ROM/dout_reg[4]/d          -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (3 ps) Setup Check with Pin U_SUB/ROM[13].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[13].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[13].ROM/g10134/z               (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[13].ROM/g10087/z               (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[13].ROM/g9883/z                (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[13].ROM/g9596/z                (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[13].ROM/g9477/z                (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[13].ROM/g9310/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[13].ROM/g9212/z                (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[13].ROM/g9191/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[13].ROM/g9164/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[13].ROM/g9128/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[13].ROM/g9114/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[13].ROM/g9102/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[13].ROM/dout_reg[4]/d          -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (3 ps) Setup Check with Pin U_SUB/ROM[12].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[12].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[12].ROM/g10134/z               (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[12].ROM/g10087/z               (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[12].ROM/g9883/z                (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[12].ROM/g9596/z                (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[12].ROM/g9477/z                (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[12].ROM/g9310/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[12].ROM/g9212/z                (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[12].ROM/g9191/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[12].ROM/g9164/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[12].ROM/g9128/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[12].ROM/g9114/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[12].ROM/g9102/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[12].ROM/dout_reg[4]/d          -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (3 ps) Setup Check with Pin U_SUB/ROM[11].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[11].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[11].ROM/g10134/z               (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[11].ROM/g10087/z               (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[11].ROM/g9883/z                (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[11].ROM/g9596/z                (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[11].ROM/g9477/z                (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[11].ROM/g9310/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[11].ROM/g9212/z                (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[11].ROM/g9191/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[11].ROM/g9164/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[11].ROM/g9128/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[11].ROM/g9114/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[11].ROM/g9102/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[11].ROM/dout_reg[4]/d          -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (3 ps) Setup Check with Pin U_SUB/ROM[10].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[10].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[10].ROM/g10134/z               (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[10].ROM/g10087/z               (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[10].ROM/g9883/z                (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[10].ROM/g9596/z                (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[10].ROM/g9477/z                (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[10].ROM/g9310/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[10].ROM/g9212/z                (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[10].ROM/g9191/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[10].ROM/g9164/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[10].ROM/g9128/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[10].ROM/g9114/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[10].ROM/g9102/z                (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[10].ROM/dout_reg[4]/d          -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (3 ps) Setup Check with Pin U_SUB/ROM[9].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[9].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[9].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[9].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[9].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[9].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[9].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[9].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[9].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[9].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[9].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[9].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[9].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[9].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[9].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (3 ps) Setup Check with Pin U_SUB/ROM[8].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[8].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[8].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[8].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[8].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[8].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[8].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[8].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[8].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[8].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[8].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[8].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[8].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[8].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[8].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (3 ps) Setup Check with Pin U_SUB/ROM[7].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[7].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[7].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[7].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[7].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[7].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[7].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[7].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[7].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[7].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[7].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[7].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[7].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[7].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[7].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (3 ps) Setup Check with Pin U_SUB/ROM[6].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[6].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[6].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[6].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[6].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[6].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[6].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[6].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[6].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[6].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[6].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[6].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[6].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[6].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[6].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (3 ps) Setup Check with Pin U_SUB/ROM[5].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[5].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[5].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[5].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[5].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[5].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[5].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[5].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[5].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[5].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[5].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[5].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[5].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[5].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[5].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (3 ps) Setup Check with Pin U_SUB/ROM[4].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[4].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[4].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[4].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[4].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[4].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[4].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[4].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[4].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[4].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[4].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[4].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[4].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[4].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[4].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (3 ps) Setup Check with Pin U_SUB/ROM[3].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[3].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[3].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[3].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[3].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[3].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[3].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[3].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[3].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[3].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[3].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[3].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[3].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[3].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[3].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (3 ps) Setup Check with Pin U_SUB/ROM[2].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[2].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[2].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[2].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[2].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[2].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[2].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[2].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[2].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[2].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[2].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[2].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[2].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[2].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[2].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (3 ps) Setup Check with Pin U_SUB/ROM[1].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[1].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[1].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[1].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[1].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[1].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[1].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[1].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[1].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[1].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[1].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[1].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[1].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[1].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[1].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (3 ps) Setup Check with Pin U_SUB/ROM[0].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) U_SUB/ROM[0].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/clk -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[8].U_ROUND/U_KEY/valid_out_reg/q   (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  U_SUB/ROM[0].ROM/g10134/z                (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  U_SUB/ROM[0].ROM/g10087/z                (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  U_SUB/ROM[0].ROM/g9883/z                 (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  U_SUB/ROM[0].ROM/g9596/z                 (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  U_SUB/ROM[0].ROM/g9477/z                 (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  U_SUB/ROM[0].ROM/g9310/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  U_SUB/ROM[0].ROM/g9212/z                 (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  U_SUB/ROM[0].ROM/g9191/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  U_SUB/ROM[0].ROM/g9164/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  U_SUB/ROM[0].ROM/g9128/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  U_SUB/ROM[0].ROM/g9114/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  U_SUB/ROM[0].ROM/g9102/z                 (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  U_SUB/ROM[0].ROM/dout_reg[4]/d           -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (3 ps) Setup Check with Pin ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[7].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[8].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[13].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[12].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[11].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[10].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[9].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[8].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[7].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[6].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[5].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[4].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[3].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[2].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[1].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (3 ps) Setup Check with Pin ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/clk        -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[6].U_ROUND/U_KEY/valid_out_reg/q          (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[7].U_ROUND/U_SUB/ROM[0].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (3 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[15].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (3 ps) Setup Check with Pin ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/clk->d
          Group: clk
     Startpoint: (R) ROUND[5].U_ROUND/U_KEY/valid_out_reg/clk
          Clock: (R) clk
       Endpoint: (R) ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     260            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     260            0     
                                              
             Setup:-       9                  
     Required Time:=     251                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=       3                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                    Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/clk         -       -       R     (arrival)          10769    -     0     0       0    (-,-) 
  ROUND[5].U_ROUND/U_KEY/valid_out_reg/q           (u)     clk->q  R     unmapped_d_flop      353 19.0     0    99      99    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g10134/z      (u)     in_0->z F     unmapped_complex2     13 13.0     0    28     126    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g10087/z      (u)     in_0->z F     unmapped_or2          14 14.0     0    29     155    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9883/z       (u)     in_0->z F     unmapped_complex2      2  2.0     0    13     168    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9596/z       (u)     in_0->z F     unmapped_or2           1  1.0     0     9     177    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9477/z       (u)     in_1->z R     unmapped_nand2         1  1.0     0     9     186    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9310/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     194    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9212/z       (u)     in_0->z R     unmapped_or2           1  1.0     0     9     203    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9191/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     212    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9164/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     221    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9128/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     230    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9114/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     239    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/g9102/z       (u)     in_1->z R     unmapped_or2           1  1.0     0     9     248    (-,-) 
  ROUND[6].U_ROUND/U_SUB/ROM[14].ROM/dout_reg[4]/d -       -       R     unmapped_d_flop        1    -     -     0     248    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

