# RTL-design_workshop
A Verilog RTL design workshop from design to synthesis held during 23 June to 27 June 2021
