Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 15:55:08 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.333        0.000                      0                   83        0.209        0.000                      0                   83        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.333        0.000                      0                   83        0.209        0.000                      0                   83        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.088ns (27.354%)  route 2.890ns (72.646%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.675     8.131    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I1_O)        0.356     8.487 r  display/D_sclk_q_i_1/O
                         net (fo=1, routed)           0.633     9.120    display/D_sclk_q_i_1_n_0
    SLICE_X33Y34         FDRE                                         r  display/D_sclk_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.844    display/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  display/D_sclk_q_reg/C
                         clock pessimism              0.276    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X33Y34         FDRE (Setup_fdre_C_R)       -0.632    14.453    display/D_sclk_q_reg
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.086ns (27.005%)  route 2.935ns (72.995%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.509     9.164    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.655    display/D_pixel_idx_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.086ns (27.005%)  route 2.935ns (72.995%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.509     9.164    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.655    display/D_pixel_idx_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.086ns (27.005%)  route 2.935ns (72.995%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.509     9.164    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.655    display/D_pixel_idx_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.086ns (27.005%)  route 2.935ns (72.995%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.509     9.164    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.655    display/D_pixel_idx_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.086ns (27.005%)  route 2.935ns (72.995%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.509     9.164    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X33Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.655    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.086ns (27.005%)  route 2.935ns (72.995%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.509     9.164    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.440    14.845    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[5]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X33Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.655    display/D_pixel_idx_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.086ns (28.112%)  route 2.777ns (71.888%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.351     9.006    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.844    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X34Y35         FDRE (Setup_fdre_C_CE)      -0.393    14.675    display/D_pixel_idx_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.086ns (28.112%)  route 2.777ns (71.888%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.351     9.006    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.844    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X34Y35         FDRE (Setup_fdre_C_CE)      -0.393    14.675    display/D_pixel_idx_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.086ns (28.112%)  route 2.777ns (71.888%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.907     6.505    display/D_sclk_counter_q_reg[6]
    SLICE_X32Y34         LUT6 (Prop_lut6_I0_O)        0.124     6.629 r  display/D_pixel_idx_q[10]_i_6/O
                         net (fo=1, routed)           0.674     7.304    display/D_pixel_idx_q[10]_i_6_n_0
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.152     7.456 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=6, routed)           0.845     8.300    display/D_pixel_idx_q[10]_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.354     8.654 r  display/D_pixel_idx_q[10]_i_1/O
                         net (fo=11, routed)          0.351     9.006    display/D_pixel_idx_q[10]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.844    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
                         clock pessimism              0.259    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X34Y35         FDRE (Setup_fdre_C_CE)      -0.393    14.675    display/D_pixel_idx_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 D_pixeldata_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_rgb_data_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  D_pixeldata_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  D_pixeldata_q_reg[0]/Q
                         net (fo=5, routed)           0.128     1.794    display/D_pixeldata_q[0]
    SLICE_X35Y34         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.070     1.585    display/D_rgb_data_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.087     1.737    display/D_pixel_idx_q_reg[10]_0[1]
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.098     1.835 r  display/D_pixel_idx_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.835    display/D_pixel_idx_q[8]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121     1.623    display/D_pixel_idx_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_pixel_idx_q_reg[4]/Q
                         net (fo=3, routed)           0.123     1.767    display/D_pixel_idx_q[4]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.812    display/D_pixel_idx_q[4]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    display/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091     1.594    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.911%)  route 0.140ns (40.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.140     1.806    display/D_pixel_idx_q_reg[10]_0[3]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  display/D_pixel_idx_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.851    display/D_pixel_idx_q[9]_i_1_n_0
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121     1.623    display/D_pixel_idx_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.149     1.815    display/D_pixel_idx_q_reg[10]_0[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  display/D_pixel_idx_q[10]_i_2/O
                         net (fo=1, routed)           0.000     1.860    display/D_pixel_idx_q[10]_i_2_n_0
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121     1.623    display/D_pixel_idx_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=5, routed)           0.104     1.734    display/D_pixel_idx_q[2]
    SLICE_X32Y35         LUT6 (Prop_lut6_I0_O)        0.099     1.833 r  display/D_pixel_idx_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    display/D_pixel_idx_q[3]_i_1_n_0
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     2.017    display/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.092     1.595    display/D_pixel_idx_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_sclk_counter_q_reg[6]/Q
                         net (fo=6, routed)           0.170     1.814    display/D_sclk_counter_q_reg[6]
    SLICE_X33Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.859 r  display/D_sclk_q_i_3/O
                         net (fo=1, routed)           0.000     1.859    display/D_state_d18_out
    SLICE_X33Y34         FDRE                                         r  display/D_sclk_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    display/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  display/D_sclk_q_reg/C
                         clock pessimism             -0.500     1.516    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.092     1.608    display/D_sclk_q_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.190ns (51.067%)  route 0.182ns (48.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_sclk_counter_q_reg[2]/Q
                         net (fo=7, routed)           0.182     1.826    display/D_sclk_counter_q_reg[2]
    SLICE_X33Y33         LUT5 (Prop_lut5_I1_O)        0.049     1.875 r  display/D_sclk_counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.875    display/D_sclk_counter_d[4]
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[4]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.107     1.623    display/D_sclk_counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.534%)  route 0.168ns (47.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_sclk_counter_q_reg[0]/Q
                         net (fo=14, routed)          0.168     1.811    display/D_sclk_counter_q_reg[0]
    SLICE_X33Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.856 r  display/D_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    display/D_sclk_counter_d[5]
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.092     1.594    display/D_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_sclk_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.535%)  route 0.182ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  display/D_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_sclk_counter_q_reg[2]/Q
                         net (fo=7, routed)           0.182     1.826    display/D_sclk_counter_q_reg[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.871 r  display/D_sclk_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    display/D_sclk_counter_d[3]
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     2.015    display/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  display/D_sclk_counter_q_reg[3]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.092     1.608    display/D_sclk_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y34   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y34   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y34   display/D_latch_blank_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   display/D_latch_blank_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y35   display/D_pixel_idx_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y35   display/D_pixel_idx_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y35   display/D_pixel_idx_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y35   display/D_pixel_idx_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y35   display/D_pixel_idx_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   display/D_latch_blank_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   display/D_latch_blank_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   display/D_pixel_idx_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   display/D_pixel_idx_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y34   D_pixeldata_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   display/D_latch_blank_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y34   display/D_latch_blank_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   display/D_latch_blank_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   display/D_pixel_idx_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y35   display/D_pixel_idx_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 4.035ns (49.353%)  route 4.141ns (50.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=17, routed)          4.141     9.738    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         3.579    13.317 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000    13.317    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.582ns  (logic 4.045ns (53.344%)  route 3.538ns (46.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           3.538     9.199    mataddr_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         3.527    12.726 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.726    mataddr[4]
    J4                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 4.025ns (53.835%)  route 3.451ns (46.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.558     5.142    display/clk_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           3.451     9.050    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.569    12.618 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000    12.618    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 4.094ns (55.131%)  route 3.332ns (44.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           3.332     8.993    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         3.576    12.570 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.570    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 3.982ns (53.623%)  route 3.444ns (46.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           3.444     9.043    mattop_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.526    12.569 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.569    mattop[0]
    G1                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 3.978ns (53.986%)  route 3.391ns (46.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           3.391     8.988    matbot_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         3.522    12.510 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.510    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 3.985ns (54.359%)  route 3.346ns (45.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.141    display/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           3.346     8.943    matbot_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.529    12.471 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.471    matbot[0]
    J1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.258ns  (logic 4.167ns (57.421%)  route 3.090ns (42.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.478     5.621 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           3.090     8.712    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.689    12.401 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.401    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.247ns  (logic 4.049ns (55.877%)  route 3.197ns (44.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           3.197     8.859    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         3.531    12.390 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.390    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 4.084ns (56.591%)  route 3.132ns (43.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.559     5.143    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           3.132     8.794    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.566    12.359 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.359    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.343ns (58.086%)  route 0.969ns (41.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.969     2.612    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.813 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.813    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.420ns (58.197%)  route 1.020ns (41.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.148     1.650 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           1.020     2.670    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.943 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.943    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.386ns (56.704%)  route 1.058ns (43.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.058     2.701    matbot_OBUF[1]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.945 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.945    matbot[1]
    H3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.409ns (56.967%)  route 1.065ns (43.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X33Y34         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           1.065     2.708    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.976 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.976    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.396ns (56.283%)  route 1.084ns (43.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           1.084     2.750    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.982 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.982    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.430ns (56.990%)  route 1.080ns (43.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.557     1.501    display/clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           1.080     2.721    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     4.011 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.011    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.370ns (54.600%)  route 1.140ns (45.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.140     2.782    matbot_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.012 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.012    matbot[0]
    J1                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.364ns (54.329%)  route 1.147ns (45.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.147     2.789    matbot_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.013 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.013    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.430ns (56.671%)  route 1.093ns (43.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           1.093     2.759    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     4.025 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.025    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.368ns (53.564%)  route 1.186ns (46.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           1.186     2.828    mattop_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.055 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.055    mattop[0]
    G1                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.634ns (30.596%)  route 3.706ns (69.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.014     4.524    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692     5.340    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.634ns (30.596%)  route 3.706ns (69.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.014     4.524    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692     5.340    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.634ns (30.596%)  route 3.706ns (69.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.014     4.524    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692     5.340    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.340ns  (logic 1.634ns (30.596%)  route 3.706ns (69.404%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.014     4.524    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692     5.340    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.322ns (16.856%)  route 1.590ns (83.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.340     1.618    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.663 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     1.913    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.322ns (16.856%)  route 1.590ns (83.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.340     1.618    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.663 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     1.913    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.322ns (16.856%)  route 1.590ns (83.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.340     1.618    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.663 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     1.913    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.913ns  (logic 0.322ns (16.856%)  route 1.590ns (83.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.340     1.618    reset_cond/rst_n_IBUF
    SLICE_X34Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.663 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     1.913    reset_cond/M_reset_cond_in
    SLICE_X34Y36         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     2.016    reset_cond/clk_IBUF_BUFG
    SLICE_X34Y36         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





